
19_USB_KEYPAD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003dcc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  08003e8c  08003e8c  00013e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004010  08004010  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08004010  08004010  00014010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004018  08004018  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004018  08004018  00014018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800401c  0800401c  0001401c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004020  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  20000068  08004088  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  08004088  00020274  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008c44  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000017a6  00000000  00000000  00028d17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000770  00000000  00000000  0002a4c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005ab  00000000  00000000  0002ac30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000146c9  00000000  00000000  0002b1db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a044  00000000  00000000  0003f8a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007959e  00000000  00000000  000498e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000020d4  00000000  00000000  000c2e88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000c4f5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003e74 	.word	0x08003e74

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08003e74 	.word	0x08003e74

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	; (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	; (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f834 	bl	80002d0 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_lmul>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	46ce      	mov	lr, r9
 8000278:	4699      	mov	r9, r3
 800027a:	0c03      	lsrs	r3, r0, #16
 800027c:	469c      	mov	ip, r3
 800027e:	0413      	lsls	r3, r2, #16
 8000280:	4647      	mov	r7, r8
 8000282:	0c1b      	lsrs	r3, r3, #16
 8000284:	001d      	movs	r5, r3
 8000286:	000e      	movs	r6, r1
 8000288:	4661      	mov	r1, ip
 800028a:	0404      	lsls	r4, r0, #16
 800028c:	0c24      	lsrs	r4, r4, #16
 800028e:	b580      	push	{r7, lr}
 8000290:	0007      	movs	r7, r0
 8000292:	0c10      	lsrs	r0, r2, #16
 8000294:	434b      	muls	r3, r1
 8000296:	4365      	muls	r5, r4
 8000298:	4341      	muls	r1, r0
 800029a:	4360      	muls	r0, r4
 800029c:	0c2c      	lsrs	r4, r5, #16
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	1820      	adds	r0, r4, r0
 80002a2:	468c      	mov	ip, r1
 80002a4:	4283      	cmp	r3, r0
 80002a6:	d903      	bls.n	80002b0 <__aeabi_lmul+0x3c>
 80002a8:	2380      	movs	r3, #128	; 0x80
 80002aa:	025b      	lsls	r3, r3, #9
 80002ac:	4698      	mov	r8, r3
 80002ae:	44c4      	add	ip, r8
 80002b0:	4649      	mov	r1, r9
 80002b2:	4379      	muls	r1, r7
 80002b4:	4356      	muls	r6, r2
 80002b6:	0c03      	lsrs	r3, r0, #16
 80002b8:	042d      	lsls	r5, r5, #16
 80002ba:	0c2d      	lsrs	r5, r5, #16
 80002bc:	1989      	adds	r1, r1, r6
 80002be:	4463      	add	r3, ip
 80002c0:	0400      	lsls	r0, r0, #16
 80002c2:	1940      	adds	r0, r0, r5
 80002c4:	18c9      	adds	r1, r1, r3
 80002c6:	bcc0      	pop	{r6, r7}
 80002c8:	46b9      	mov	r9, r7
 80002ca:	46b0      	mov	r8, r6
 80002cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ce:	46c0      	nop			; (mov r8, r8)

080002d0 <__udivmoddi4>:
 80002d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d2:	4657      	mov	r7, sl
 80002d4:	464e      	mov	r6, r9
 80002d6:	4645      	mov	r5, r8
 80002d8:	46de      	mov	lr, fp
 80002da:	b5e0      	push	{r5, r6, r7, lr}
 80002dc:	0004      	movs	r4, r0
 80002de:	000d      	movs	r5, r1
 80002e0:	4692      	mov	sl, r2
 80002e2:	4699      	mov	r9, r3
 80002e4:	b083      	sub	sp, #12
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d830      	bhi.n	800034c <__udivmoddi4+0x7c>
 80002ea:	d02d      	beq.n	8000348 <__udivmoddi4+0x78>
 80002ec:	4649      	mov	r1, r9
 80002ee:	4650      	mov	r0, sl
 80002f0:	f000 f8ba 	bl	8000468 <__clzdi2>
 80002f4:	0029      	movs	r1, r5
 80002f6:	0006      	movs	r6, r0
 80002f8:	0020      	movs	r0, r4
 80002fa:	f000 f8b5 	bl	8000468 <__clzdi2>
 80002fe:	1a33      	subs	r3, r6, r0
 8000300:	4698      	mov	r8, r3
 8000302:	3b20      	subs	r3, #32
 8000304:	d434      	bmi.n	8000370 <__udivmoddi4+0xa0>
 8000306:	469b      	mov	fp, r3
 8000308:	4653      	mov	r3, sl
 800030a:	465a      	mov	r2, fp
 800030c:	4093      	lsls	r3, r2
 800030e:	4642      	mov	r2, r8
 8000310:	001f      	movs	r7, r3
 8000312:	4653      	mov	r3, sl
 8000314:	4093      	lsls	r3, r2
 8000316:	001e      	movs	r6, r3
 8000318:	42af      	cmp	r7, r5
 800031a:	d83b      	bhi.n	8000394 <__udivmoddi4+0xc4>
 800031c:	42af      	cmp	r7, r5
 800031e:	d100      	bne.n	8000322 <__udivmoddi4+0x52>
 8000320:	e079      	b.n	8000416 <__udivmoddi4+0x146>
 8000322:	465b      	mov	r3, fp
 8000324:	1ba4      	subs	r4, r4, r6
 8000326:	41bd      	sbcs	r5, r7
 8000328:	2b00      	cmp	r3, #0
 800032a:	da00      	bge.n	800032e <__udivmoddi4+0x5e>
 800032c:	e076      	b.n	800041c <__udivmoddi4+0x14c>
 800032e:	2200      	movs	r2, #0
 8000330:	2300      	movs	r3, #0
 8000332:	9200      	str	r2, [sp, #0]
 8000334:	9301      	str	r3, [sp, #4]
 8000336:	2301      	movs	r3, #1
 8000338:	465a      	mov	r2, fp
 800033a:	4093      	lsls	r3, r2
 800033c:	9301      	str	r3, [sp, #4]
 800033e:	2301      	movs	r3, #1
 8000340:	4642      	mov	r2, r8
 8000342:	4093      	lsls	r3, r2
 8000344:	9300      	str	r3, [sp, #0]
 8000346:	e029      	b.n	800039c <__udivmoddi4+0xcc>
 8000348:	4282      	cmp	r2, r0
 800034a:	d9cf      	bls.n	80002ec <__udivmoddi4+0x1c>
 800034c:	2200      	movs	r2, #0
 800034e:	2300      	movs	r3, #0
 8000350:	9200      	str	r2, [sp, #0]
 8000352:	9301      	str	r3, [sp, #4]
 8000354:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <__udivmoddi4+0x8e>
 800035a:	601c      	str	r4, [r3, #0]
 800035c:	605d      	str	r5, [r3, #4]
 800035e:	9800      	ldr	r0, [sp, #0]
 8000360:	9901      	ldr	r1, [sp, #4]
 8000362:	b003      	add	sp, #12
 8000364:	bcf0      	pop	{r4, r5, r6, r7}
 8000366:	46bb      	mov	fp, r7
 8000368:	46b2      	mov	sl, r6
 800036a:	46a9      	mov	r9, r5
 800036c:	46a0      	mov	r8, r4
 800036e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000370:	4642      	mov	r2, r8
 8000372:	469b      	mov	fp, r3
 8000374:	2320      	movs	r3, #32
 8000376:	1a9b      	subs	r3, r3, r2
 8000378:	4652      	mov	r2, sl
 800037a:	40da      	lsrs	r2, r3
 800037c:	4641      	mov	r1, r8
 800037e:	0013      	movs	r3, r2
 8000380:	464a      	mov	r2, r9
 8000382:	408a      	lsls	r2, r1
 8000384:	0017      	movs	r7, r2
 8000386:	4642      	mov	r2, r8
 8000388:	431f      	orrs	r7, r3
 800038a:	4653      	mov	r3, sl
 800038c:	4093      	lsls	r3, r2
 800038e:	001e      	movs	r6, r3
 8000390:	42af      	cmp	r7, r5
 8000392:	d9c3      	bls.n	800031c <__udivmoddi4+0x4c>
 8000394:	2200      	movs	r2, #0
 8000396:	2300      	movs	r3, #0
 8000398:	9200      	str	r2, [sp, #0]
 800039a:	9301      	str	r3, [sp, #4]
 800039c:	4643      	mov	r3, r8
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d0d8      	beq.n	8000354 <__udivmoddi4+0x84>
 80003a2:	07fb      	lsls	r3, r7, #31
 80003a4:	0872      	lsrs	r2, r6, #1
 80003a6:	431a      	orrs	r2, r3
 80003a8:	4646      	mov	r6, r8
 80003aa:	087b      	lsrs	r3, r7, #1
 80003ac:	e00e      	b.n	80003cc <__udivmoddi4+0xfc>
 80003ae:	42ab      	cmp	r3, r5
 80003b0:	d101      	bne.n	80003b6 <__udivmoddi4+0xe6>
 80003b2:	42a2      	cmp	r2, r4
 80003b4:	d80c      	bhi.n	80003d0 <__udivmoddi4+0x100>
 80003b6:	1aa4      	subs	r4, r4, r2
 80003b8:	419d      	sbcs	r5, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	1924      	adds	r4, r4, r4
 80003be:	416d      	adcs	r5, r5
 80003c0:	2100      	movs	r1, #0
 80003c2:	3e01      	subs	r6, #1
 80003c4:	1824      	adds	r4, r4, r0
 80003c6:	414d      	adcs	r5, r1
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d006      	beq.n	80003da <__udivmoddi4+0x10a>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	d9ee      	bls.n	80003ae <__udivmoddi4+0xde>
 80003d0:	3e01      	subs	r6, #1
 80003d2:	1924      	adds	r4, r4, r4
 80003d4:	416d      	adcs	r5, r5
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d1f8      	bne.n	80003cc <__udivmoddi4+0xfc>
 80003da:	9800      	ldr	r0, [sp, #0]
 80003dc:	9901      	ldr	r1, [sp, #4]
 80003de:	465b      	mov	r3, fp
 80003e0:	1900      	adds	r0, r0, r4
 80003e2:	4169      	adcs	r1, r5
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	db24      	blt.n	8000432 <__udivmoddi4+0x162>
 80003e8:	002b      	movs	r3, r5
 80003ea:	465a      	mov	r2, fp
 80003ec:	4644      	mov	r4, r8
 80003ee:	40d3      	lsrs	r3, r2
 80003f0:	002a      	movs	r2, r5
 80003f2:	40e2      	lsrs	r2, r4
 80003f4:	001c      	movs	r4, r3
 80003f6:	465b      	mov	r3, fp
 80003f8:	0015      	movs	r5, r2
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	db2a      	blt.n	8000454 <__udivmoddi4+0x184>
 80003fe:	0026      	movs	r6, r4
 8000400:	409e      	lsls	r6, r3
 8000402:	0033      	movs	r3, r6
 8000404:	0026      	movs	r6, r4
 8000406:	4647      	mov	r7, r8
 8000408:	40be      	lsls	r6, r7
 800040a:	0032      	movs	r2, r6
 800040c:	1a80      	subs	r0, r0, r2
 800040e:	4199      	sbcs	r1, r3
 8000410:	9000      	str	r0, [sp, #0]
 8000412:	9101      	str	r1, [sp, #4]
 8000414:	e79e      	b.n	8000354 <__udivmoddi4+0x84>
 8000416:	42a3      	cmp	r3, r4
 8000418:	d8bc      	bhi.n	8000394 <__udivmoddi4+0xc4>
 800041a:	e782      	b.n	8000322 <__udivmoddi4+0x52>
 800041c:	4642      	mov	r2, r8
 800041e:	2320      	movs	r3, #32
 8000420:	2100      	movs	r1, #0
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	2200      	movs	r2, #0
 8000426:	9100      	str	r1, [sp, #0]
 8000428:	9201      	str	r2, [sp, #4]
 800042a:	2201      	movs	r2, #1
 800042c:	40da      	lsrs	r2, r3
 800042e:	9201      	str	r2, [sp, #4]
 8000430:	e785      	b.n	800033e <__udivmoddi4+0x6e>
 8000432:	4642      	mov	r2, r8
 8000434:	2320      	movs	r3, #32
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	002a      	movs	r2, r5
 800043a:	4646      	mov	r6, r8
 800043c:	409a      	lsls	r2, r3
 800043e:	0023      	movs	r3, r4
 8000440:	40f3      	lsrs	r3, r6
 8000442:	4644      	mov	r4, r8
 8000444:	4313      	orrs	r3, r2
 8000446:	002a      	movs	r2, r5
 8000448:	40e2      	lsrs	r2, r4
 800044a:	001c      	movs	r4, r3
 800044c:	465b      	mov	r3, fp
 800044e:	0015      	movs	r5, r2
 8000450:	2b00      	cmp	r3, #0
 8000452:	dad4      	bge.n	80003fe <__udivmoddi4+0x12e>
 8000454:	4642      	mov	r2, r8
 8000456:	002f      	movs	r7, r5
 8000458:	2320      	movs	r3, #32
 800045a:	0026      	movs	r6, r4
 800045c:	4097      	lsls	r7, r2
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	40de      	lsrs	r6, r3
 8000462:	003b      	movs	r3, r7
 8000464:	4333      	orrs	r3, r6
 8000466:	e7cd      	b.n	8000404 <__udivmoddi4+0x134>

08000468 <__clzdi2>:
 8000468:	b510      	push	{r4, lr}
 800046a:	2900      	cmp	r1, #0
 800046c:	d103      	bne.n	8000476 <__clzdi2+0xe>
 800046e:	f000 f807 	bl	8000480 <__clzsi2>
 8000472:	3020      	adds	r0, #32
 8000474:	e002      	b.n	800047c <__clzdi2+0x14>
 8000476:	0008      	movs	r0, r1
 8000478:	f000 f802 	bl	8000480 <__clzsi2>
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__clzsi2>:
 8000480:	211c      	movs	r1, #28
 8000482:	2301      	movs	r3, #1
 8000484:	041b      	lsls	r3, r3, #16
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0xe>
 800048a:	0c00      	lsrs	r0, r0, #16
 800048c:	3910      	subs	r1, #16
 800048e:	0a1b      	lsrs	r3, r3, #8
 8000490:	4298      	cmp	r0, r3
 8000492:	d301      	bcc.n	8000498 <__clzsi2+0x18>
 8000494:	0a00      	lsrs	r0, r0, #8
 8000496:	3908      	subs	r1, #8
 8000498:	091b      	lsrs	r3, r3, #4
 800049a:	4298      	cmp	r0, r3
 800049c:	d301      	bcc.n	80004a2 <__clzsi2+0x22>
 800049e:	0900      	lsrs	r0, r0, #4
 80004a0:	3904      	subs	r1, #4
 80004a2:	a202      	add	r2, pc, #8	; (adr r2, 80004ac <__clzsi2+0x2c>)
 80004a4:	5c10      	ldrb	r0, [r2, r0]
 80004a6:	1840      	adds	r0, r0, r1
 80004a8:	4770      	bx	lr
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	02020304 	.word	0x02020304
 80004b0:	01010101 	.word	0x01010101
	...

080004bc <GPIO_Initialize>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void GPIO_Initialize(void) {
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(R1_PORT, R1_PIN, GPIO_PIN_RESET);
 80004c0:	23a0      	movs	r3, #160	; 0xa0
 80004c2:	05db      	lsls	r3, r3, #23
 80004c4:	2200      	movs	r2, #0
 80004c6:	2180      	movs	r1, #128	; 0x80
 80004c8:	0018      	movs	r0, r3
 80004ca:	f001 f834 	bl	8001536 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(R2_PORT, R2_PIN, GPIO_PIN_RESET);
 80004ce:	23a0      	movs	r3, #160	; 0xa0
 80004d0:	05db      	lsls	r3, r3, #23
 80004d2:	2200      	movs	r2, #0
 80004d4:	2140      	movs	r1, #64	; 0x40
 80004d6:	0018      	movs	r0, r3
 80004d8:	f001 f82d 	bl	8001536 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(R3_PORT, R3_PIN, GPIO_PIN_RESET);
 80004dc:	23a0      	movs	r3, #160	; 0xa0
 80004de:	05db      	lsls	r3, r3, #23
 80004e0:	2200      	movs	r2, #0
 80004e2:	2120      	movs	r1, #32
 80004e4:	0018      	movs	r0, r3
 80004e6:	f001 f826 	bl	8001536 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(R4_PORT, R4_PIN, GPIO_PIN_RESET);
 80004ea:	23a0      	movs	r3, #160	; 0xa0
 80004ec:	05db      	lsls	r3, r3, #23
 80004ee:	2200      	movs	r2, #0
 80004f0:	2110      	movs	r1, #16
 80004f2:	0018      	movs	r0, r3
 80004f4:	f001 f81f 	bl	8001536 <HAL_GPIO_WritePin>
}
 80004f8:	46c0      	nop			; (mov r8, r8)
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
	...

08000500 <read_keypad>:

char read_keypad(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0


	pinstatus1 = (HAL_GPIO_ReadPin(C1_PORT, C1_PIN));
 8000504:	2380      	movs	r3, #128	; 0x80
 8000506:	015b      	lsls	r3, r3, #5
 8000508:	4ad6      	ldr	r2, [pc, #856]	; (8000864 <read_keypad+0x364>)
 800050a:	0019      	movs	r1, r3
 800050c:	0010      	movs	r0, r2
 800050e:	f000 fff5 	bl	80014fc <HAL_GPIO_ReadPin>
 8000512:	0003      	movs	r3, r0
 8000514:	001a      	movs	r2, r3
 8000516:	4bd4      	ldr	r3, [pc, #848]	; (8000868 <read_keypad+0x368>)
 8000518:	601a      	str	r2, [r3, #0]
	printf("pinstatus1 = %d\r\n",pinstatus1);
 800051a:	4bd3      	ldr	r3, [pc, #844]	; (8000868 <read_keypad+0x368>)
 800051c:	681a      	ldr	r2, [r3, #0]
 800051e:	4bd3      	ldr	r3, [pc, #844]	; (800086c <read_keypad+0x36c>)
 8000520:	0011      	movs	r1, r2
 8000522:	0018      	movs	r0, r3
 8000524:	f002 fe00 	bl	8003128 <iprintf>

	pinstatus2 = (HAL_GPIO_ReadPin(C2_PORT, C2_PIN));
 8000528:	2380      	movs	r3, #128	; 0x80
 800052a:	019b      	lsls	r3, r3, #6
 800052c:	4acd      	ldr	r2, [pc, #820]	; (8000864 <read_keypad+0x364>)
 800052e:	0019      	movs	r1, r3
 8000530:	0010      	movs	r0, r2
 8000532:	f000 ffe3 	bl	80014fc <HAL_GPIO_ReadPin>
 8000536:	0003      	movs	r3, r0
 8000538:	001a      	movs	r2, r3
 800053a:	4bcd      	ldr	r3, [pc, #820]	; (8000870 <read_keypad+0x370>)
 800053c:	601a      	str	r2, [r3, #0]
	printf("pinstatus2 = %d\r\n",pinstatus2);
 800053e:	4bcc      	ldr	r3, [pc, #816]	; (8000870 <read_keypad+0x370>)
 8000540:	681a      	ldr	r2, [r3, #0]
 8000542:	4bcc      	ldr	r3, [pc, #816]	; (8000874 <read_keypad+0x374>)
 8000544:	0011      	movs	r1, r2
 8000546:	0018      	movs	r0, r3
 8000548:	f002 fdee 	bl	8003128 <iprintf>

	pinstatus3 = (HAL_GPIO_ReadPin(C3_PORT, C3_PIN));
 800054c:	2380      	movs	r3, #128	; 0x80
 800054e:	01db      	lsls	r3, r3, #7
 8000550:	4ac4      	ldr	r2, [pc, #784]	; (8000864 <read_keypad+0x364>)
 8000552:	0019      	movs	r1, r3
 8000554:	0010      	movs	r0, r2
 8000556:	f000 ffd1 	bl	80014fc <HAL_GPIO_ReadPin>
 800055a:	0003      	movs	r3, r0
 800055c:	001a      	movs	r2, r3
 800055e:	4bc6      	ldr	r3, [pc, #792]	; (8000878 <read_keypad+0x378>)
 8000560:	601a      	str	r2, [r3, #0]
	printf("pinstatus3 = %d\r\n",pinstatus3);
 8000562:	4bc5      	ldr	r3, [pc, #788]	; (8000878 <read_keypad+0x378>)
 8000564:	681a      	ldr	r2, [r3, #0]
 8000566:	4bc5      	ldr	r3, [pc, #788]	; (800087c <read_keypad+0x37c>)
 8000568:	0011      	movs	r1, r2
 800056a:	0018      	movs	r0, r3
 800056c:	f002 fddc 	bl	8003128 <iprintf>

	pinstatus4 = (HAL_GPIO_ReadPin(C4_PORT, C4_PIN));
 8000570:	2380      	movs	r3, #128	; 0x80
 8000572:	021b      	lsls	r3, r3, #8
 8000574:	4abb      	ldr	r2, [pc, #748]	; (8000864 <read_keypad+0x364>)
 8000576:	0019      	movs	r1, r3
 8000578:	0010      	movs	r0, r2
 800057a:	f000 ffbf 	bl	80014fc <HAL_GPIO_ReadPin>
 800057e:	0003      	movs	r3, r0
 8000580:	001a      	movs	r2, r3
 8000582:	4bbf      	ldr	r3, [pc, #764]	; (8000880 <read_keypad+0x380>)
 8000584:	601a      	str	r2, [r3, #0]
	printf("pinstatus4 = %d\r\n",pinstatus4);
 8000586:	4bbe      	ldr	r3, [pc, #760]	; (8000880 <read_keypad+0x380>)
 8000588:	681a      	ldr	r2, [r3, #0]
 800058a:	4bbe      	ldr	r3, [pc, #760]	; (8000884 <read_keypad+0x384>)
 800058c:	0011      	movs	r1, r2
 800058e:	0018      	movs	r0, r3
 8000590:	f002 fdca 	bl	8003128 <iprintf>


	key = 'X'; // Default return value if no key is pressed
 8000594:	4bbc      	ldr	r3, [pc, #752]	; (8000888 <read_keypad+0x388>)
 8000596:	2258      	movs	r2, #88	; 0x58
 8000598:	701a      	strb	r2, [r3, #0]
	/* make Row 1 LOW and other Row as HIGH*/

	HAL_GPIO_WritePin(R1_PORT, R1_PIN, GPIO_PIN_SET);		// pull the R1 LOW
 800059a:	23a0      	movs	r3, #160	; 0xa0
 800059c:	05db      	lsls	r3, r3, #23
 800059e:	2201      	movs	r2, #1
 80005a0:	2180      	movs	r1, #128	; 0x80
 80005a2:	0018      	movs	r0, r3
 80005a4:	f000 ffc7 	bl	8001536 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R2_PORT, R2_PIN, GPIO_PIN_RESET);		// pull the R2 HIGH
 80005a8:	23a0      	movs	r3, #160	; 0xa0
 80005aa:	05db      	lsls	r3, r3, #23
 80005ac:	2200      	movs	r2, #0
 80005ae:	2140      	movs	r1, #64	; 0x40
 80005b0:	0018      	movs	r0, r3
 80005b2:	f000 ffc0 	bl	8001536 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R3_PORT, R3_PIN, GPIO_PIN_RESET);		// pull the R3 HIGH
 80005b6:	23a0      	movs	r3, #160	; 0xa0
 80005b8:	05db      	lsls	r3, r3, #23
 80005ba:	2200      	movs	r2, #0
 80005bc:	2120      	movs	r1, #32
 80005be:	0018      	movs	r0, r3
 80005c0:	f000 ffb9 	bl	8001536 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R4_PORT, R4_PIN, GPIO_PIN_RESET);		// pull the R4 HIGH
 80005c4:	23a0      	movs	r3, #160	; 0xa0
 80005c6:	05db      	lsls	r3, r3, #23
 80005c8:	2200      	movs	r2, #0
 80005ca:	2110      	movs	r1, #16
 80005cc:	0018      	movs	r0, r3
 80005ce:	f000 ffb2 	bl	8001536 <HAL_GPIO_WritePin>

//	HAL_Delay(200);

	if ((HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) == GPIO_PIN_SET)  // if Col 1 is low
 80005d2:	2380      	movs	r3, #128	; 0x80
 80005d4:	015b      	lsls	r3, r3, #5
 80005d6:	4aa3      	ldr	r2, [pc, #652]	; (8000864 <read_keypad+0x364>)
 80005d8:	0019      	movs	r1, r3
 80005da:	0010      	movs	r0, r2
 80005dc:	f000 ff8e 	bl	80014fc <HAL_GPIO_ReadPin>
 80005e0:	0003      	movs	r3, r0
 80005e2:	2b01      	cmp	r3, #1
 80005e4:	d10d      	bne.n	8000602 <read_keypad+0x102>
	{
		while ((HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 80005e6:	e001      	b.n	80005ec <read_keypad+0xec>
			return '1';
 80005e8:	2331      	movs	r3, #49	; 0x31
 80005ea:	e1d7      	b.n	800099c <read_keypad+0x49c>
		while ((HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 80005ec:	2380      	movs	r3, #128	; 0x80
 80005ee:	015b      	lsls	r3, r3, #5
 80005f0:	4a9c      	ldr	r2, [pc, #624]	; (8000864 <read_keypad+0x364>)
 80005f2:	0019      	movs	r1, r3
 80005f4:	0010      	movs	r0, r2
 80005f6:	f000 ff81 	bl	80014fc <HAL_GPIO_ReadPin>
 80005fa:	0003      	movs	r3, r0
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d0f3      	beq.n	80005e8 <read_keypad+0xe8>
 8000600:	e046      	b.n	8000690 <read_keypad+0x190>
	}

	else if ((HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) == GPIO_PIN_SET)  // if Col 2 is low
 8000602:	2380      	movs	r3, #128	; 0x80
 8000604:	019b      	lsls	r3, r3, #6
 8000606:	4a97      	ldr	r2, [pc, #604]	; (8000864 <read_keypad+0x364>)
 8000608:	0019      	movs	r1, r3
 800060a:	0010      	movs	r0, r2
 800060c:	f000 ff76 	bl	80014fc <HAL_GPIO_ReadPin>
 8000610:	0003      	movs	r3, r0
 8000612:	2b01      	cmp	r3, #1
 8000614:	d10d      	bne.n	8000632 <read_keypad+0x132>
	{
		while ((HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000616:	e001      	b.n	800061c <read_keypad+0x11c>
			return '2';
 8000618:	2332      	movs	r3, #50	; 0x32
 800061a:	e1bf      	b.n	800099c <read_keypad+0x49c>
		while ((HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 800061c:	2380      	movs	r3, #128	; 0x80
 800061e:	019b      	lsls	r3, r3, #6
 8000620:	4a90      	ldr	r2, [pc, #576]	; (8000864 <read_keypad+0x364>)
 8000622:	0019      	movs	r1, r3
 8000624:	0010      	movs	r0, r2
 8000626:	f000 ff69 	bl	80014fc <HAL_GPIO_ReadPin>
 800062a:	0003      	movs	r3, r0
 800062c:	2b01      	cmp	r3, #1
 800062e:	d0f3      	beq.n	8000618 <read_keypad+0x118>
 8000630:	e02e      	b.n	8000690 <read_keypad+0x190>
	}

	else if ((HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) == GPIO_PIN_SET)  // if Col 3 is low
 8000632:	2380      	movs	r3, #128	; 0x80
 8000634:	01db      	lsls	r3, r3, #7
 8000636:	4a8b      	ldr	r2, [pc, #556]	; (8000864 <read_keypad+0x364>)
 8000638:	0019      	movs	r1, r3
 800063a:	0010      	movs	r0, r2
 800063c:	f000 ff5e 	bl	80014fc <HAL_GPIO_ReadPin>
 8000640:	0003      	movs	r3, r0
 8000642:	2b01      	cmp	r3, #1
 8000644:	d10d      	bne.n	8000662 <read_keypad+0x162>
	{
		while ((HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000646:	e001      	b.n	800064c <read_keypad+0x14c>
			return '3';
 8000648:	2333      	movs	r3, #51	; 0x33
 800064a:	e1a7      	b.n	800099c <read_keypad+0x49c>
		while ((HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 800064c:	2380      	movs	r3, #128	; 0x80
 800064e:	01db      	lsls	r3, r3, #7
 8000650:	4a84      	ldr	r2, [pc, #528]	; (8000864 <read_keypad+0x364>)
 8000652:	0019      	movs	r1, r3
 8000654:	0010      	movs	r0, r2
 8000656:	f000 ff51 	bl	80014fc <HAL_GPIO_ReadPin>
 800065a:	0003      	movs	r3, r0
 800065c:	2b01      	cmp	r3, #1
 800065e:	d0f3      	beq.n	8000648 <read_keypad+0x148>
 8000660:	e016      	b.n	8000690 <read_keypad+0x190>
	}

	else if ((HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) == GPIO_PIN_SET)  // if Col 4 is low
 8000662:	2380      	movs	r3, #128	; 0x80
 8000664:	021b      	lsls	r3, r3, #8
 8000666:	4a7f      	ldr	r2, [pc, #508]	; (8000864 <read_keypad+0x364>)
 8000668:	0019      	movs	r1, r3
 800066a:	0010      	movs	r0, r2
 800066c:	f000 ff46 	bl	80014fc <HAL_GPIO_ReadPin>
 8000670:	0003      	movs	r3, r0
 8000672:	2b01      	cmp	r3, #1
 8000674:	d10c      	bne.n	8000690 <read_keypad+0x190>
	{
		while ((HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000676:	e001      	b.n	800067c <read_keypad+0x17c>
			return 'A';
 8000678:	2341      	movs	r3, #65	; 0x41
 800067a:	e18f      	b.n	800099c <read_keypad+0x49c>
		while ((HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 800067c:	2380      	movs	r3, #128	; 0x80
 800067e:	021b      	lsls	r3, r3, #8
 8000680:	4a78      	ldr	r2, [pc, #480]	; (8000864 <read_keypad+0x364>)
 8000682:	0019      	movs	r1, r3
 8000684:	0010      	movs	r0, r2
 8000686:	f000 ff39 	bl	80014fc <HAL_GPIO_ReadPin>
 800068a:	0003      	movs	r3, r0
 800068c:	2b01      	cmp	r3, #1
 800068e:	d0f3      	beq.n	8000678 <read_keypad+0x178>
	}

	/* make Row 2 LOW and other Row as HIGH*/

	HAL_GPIO_WritePin(R1_PORT, R1_PIN, GPIO_PIN_RESET);		// pull the R1 HIGH
 8000690:	23a0      	movs	r3, #160	; 0xa0
 8000692:	05db      	lsls	r3, r3, #23
 8000694:	2200      	movs	r2, #0
 8000696:	2180      	movs	r1, #128	; 0x80
 8000698:	0018      	movs	r0, r3
 800069a:	f000 ff4c 	bl	8001536 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R2_PORT, R2_PIN, GPIO_PIN_SET);		// pull the R2 LOW
 800069e:	23a0      	movs	r3, #160	; 0xa0
 80006a0:	05db      	lsls	r3, r3, #23
 80006a2:	2201      	movs	r2, #1
 80006a4:	2140      	movs	r1, #64	; 0x40
 80006a6:	0018      	movs	r0, r3
 80006a8:	f000 ff45 	bl	8001536 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R3_PORT, R3_PIN, GPIO_PIN_RESET);		// pull the R3 HIGH
 80006ac:	23a0      	movs	r3, #160	; 0xa0
 80006ae:	05db      	lsls	r3, r3, #23
 80006b0:	2200      	movs	r2, #0
 80006b2:	2120      	movs	r1, #32
 80006b4:	0018      	movs	r0, r3
 80006b6:	f000 ff3e 	bl	8001536 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R4_PORT, R4_PIN, GPIO_PIN_RESET);		// pull the R4 HIGH
 80006ba:	23a0      	movs	r3, #160	; 0xa0
 80006bc:	05db      	lsls	r3, r3, #23
 80006be:	2200      	movs	r2, #0
 80006c0:	2110      	movs	r1, #16
 80006c2:	0018      	movs	r0, r3
 80006c4:	f000 ff37 	bl	8001536 <HAL_GPIO_WritePin>

	if ((HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) == GPIO_PIN_SET)  // if Col 1 is low
 80006c8:	2380      	movs	r3, #128	; 0x80
 80006ca:	015b      	lsls	r3, r3, #5
 80006cc:	4a65      	ldr	r2, [pc, #404]	; (8000864 <read_keypad+0x364>)
 80006ce:	0019      	movs	r1, r3
 80006d0:	0010      	movs	r0, r2
 80006d2:	f000 ff13 	bl	80014fc <HAL_GPIO_ReadPin>
 80006d6:	0003      	movs	r3, r0
 80006d8:	2b01      	cmp	r3, #1
 80006da:	d10d      	bne.n	80006f8 <read_keypad+0x1f8>
	{
		while ((HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 80006dc:	e001      	b.n	80006e2 <read_keypad+0x1e2>
			return '4';
 80006de:	2334      	movs	r3, #52	; 0x34
 80006e0:	e15c      	b.n	800099c <read_keypad+0x49c>
		while ((HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 80006e2:	2380      	movs	r3, #128	; 0x80
 80006e4:	015b      	lsls	r3, r3, #5
 80006e6:	4a5f      	ldr	r2, [pc, #380]	; (8000864 <read_keypad+0x364>)
 80006e8:	0019      	movs	r1, r3
 80006ea:	0010      	movs	r0, r2
 80006ec:	f000 ff06 	bl	80014fc <HAL_GPIO_ReadPin>
 80006f0:	0003      	movs	r3, r0
 80006f2:	2b01      	cmp	r3, #1
 80006f4:	d0f3      	beq.n	80006de <read_keypad+0x1de>
 80006f6:	e046      	b.n	8000786 <read_keypad+0x286>
	}

	else if ((HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) == GPIO_PIN_SET)  // if Col 2 is low
 80006f8:	2380      	movs	r3, #128	; 0x80
 80006fa:	019b      	lsls	r3, r3, #6
 80006fc:	4a59      	ldr	r2, [pc, #356]	; (8000864 <read_keypad+0x364>)
 80006fe:	0019      	movs	r1, r3
 8000700:	0010      	movs	r0, r2
 8000702:	f000 fefb 	bl	80014fc <HAL_GPIO_ReadPin>
 8000706:	0003      	movs	r3, r0
 8000708:	2b01      	cmp	r3, #1
 800070a:	d10d      	bne.n	8000728 <read_keypad+0x228>
	{
		while ((HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 800070c:	e001      	b.n	8000712 <read_keypad+0x212>
			return '5';
 800070e:	2335      	movs	r3, #53	; 0x35
 8000710:	e144      	b.n	800099c <read_keypad+0x49c>
		while ((HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000712:	2380      	movs	r3, #128	; 0x80
 8000714:	019b      	lsls	r3, r3, #6
 8000716:	4a53      	ldr	r2, [pc, #332]	; (8000864 <read_keypad+0x364>)
 8000718:	0019      	movs	r1, r3
 800071a:	0010      	movs	r0, r2
 800071c:	f000 feee 	bl	80014fc <HAL_GPIO_ReadPin>
 8000720:	0003      	movs	r3, r0
 8000722:	2b01      	cmp	r3, #1
 8000724:	d0f3      	beq.n	800070e <read_keypad+0x20e>
 8000726:	e02e      	b.n	8000786 <read_keypad+0x286>
	}

	else if ((HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) == GPIO_PIN_SET)  // if Col 3 is low
 8000728:	2380      	movs	r3, #128	; 0x80
 800072a:	01db      	lsls	r3, r3, #7
 800072c:	4a4d      	ldr	r2, [pc, #308]	; (8000864 <read_keypad+0x364>)
 800072e:	0019      	movs	r1, r3
 8000730:	0010      	movs	r0, r2
 8000732:	f000 fee3 	bl	80014fc <HAL_GPIO_ReadPin>
 8000736:	0003      	movs	r3, r0
 8000738:	2b01      	cmp	r3, #1
 800073a:	d10d      	bne.n	8000758 <read_keypad+0x258>
	{
		while ((HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 800073c:	e001      	b.n	8000742 <read_keypad+0x242>
			return '6';
 800073e:	2336      	movs	r3, #54	; 0x36
 8000740:	e12c      	b.n	800099c <read_keypad+0x49c>
		while ((HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000742:	2380      	movs	r3, #128	; 0x80
 8000744:	01db      	lsls	r3, r3, #7
 8000746:	4a47      	ldr	r2, [pc, #284]	; (8000864 <read_keypad+0x364>)
 8000748:	0019      	movs	r1, r3
 800074a:	0010      	movs	r0, r2
 800074c:	f000 fed6 	bl	80014fc <HAL_GPIO_ReadPin>
 8000750:	0003      	movs	r3, r0
 8000752:	2b01      	cmp	r3, #1
 8000754:	d0f3      	beq.n	800073e <read_keypad+0x23e>
 8000756:	e016      	b.n	8000786 <read_keypad+0x286>
	}

	else if ((HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) == GPIO_PIN_SET)  // if Col 4 is low
 8000758:	2380      	movs	r3, #128	; 0x80
 800075a:	021b      	lsls	r3, r3, #8
 800075c:	4a41      	ldr	r2, [pc, #260]	; (8000864 <read_keypad+0x364>)
 800075e:	0019      	movs	r1, r3
 8000760:	0010      	movs	r0, r2
 8000762:	f000 fecb 	bl	80014fc <HAL_GPIO_ReadPin>
 8000766:	0003      	movs	r3, r0
 8000768:	2b01      	cmp	r3, #1
 800076a:	d10c      	bne.n	8000786 <read_keypad+0x286>
	{
		while ((HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 800076c:	e001      	b.n	8000772 <read_keypad+0x272>
			return 'B';
 800076e:	2342      	movs	r3, #66	; 0x42
 8000770:	e114      	b.n	800099c <read_keypad+0x49c>
		while ((HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000772:	2380      	movs	r3, #128	; 0x80
 8000774:	021b      	lsls	r3, r3, #8
 8000776:	4a3b      	ldr	r2, [pc, #236]	; (8000864 <read_keypad+0x364>)
 8000778:	0019      	movs	r1, r3
 800077a:	0010      	movs	r0, r2
 800077c:	f000 febe 	bl	80014fc <HAL_GPIO_ReadPin>
 8000780:	0003      	movs	r3, r0
 8000782:	2b01      	cmp	r3, #1
 8000784:	d0f3      	beq.n	800076e <read_keypad+0x26e>
	}

	/* make Row 3 LOW and other Row as HIGH*/

	HAL_GPIO_WritePin(R1_PORT, R1_PIN, GPIO_PIN_RESET);		// pull the R1 HIGH
 8000786:	23a0      	movs	r3, #160	; 0xa0
 8000788:	05db      	lsls	r3, r3, #23
 800078a:	2200      	movs	r2, #0
 800078c:	2180      	movs	r1, #128	; 0x80
 800078e:	0018      	movs	r0, r3
 8000790:	f000 fed1 	bl	8001536 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R2_PORT, R2_PIN, GPIO_PIN_RESET);		// pull the R2 HIGH
 8000794:	23a0      	movs	r3, #160	; 0xa0
 8000796:	05db      	lsls	r3, r3, #23
 8000798:	2200      	movs	r2, #0
 800079a:	2140      	movs	r1, #64	; 0x40
 800079c:	0018      	movs	r0, r3
 800079e:	f000 feca 	bl	8001536 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R3_PORT, R3_PIN, GPIO_PIN_SET);		// pull the R3 LOW
 80007a2:	23a0      	movs	r3, #160	; 0xa0
 80007a4:	05db      	lsls	r3, r3, #23
 80007a6:	2201      	movs	r2, #1
 80007a8:	2120      	movs	r1, #32
 80007aa:	0018      	movs	r0, r3
 80007ac:	f000 fec3 	bl	8001536 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R4_PORT, R4_PIN, GPIO_PIN_RESET);		// pull the R4 HIGH
 80007b0:	23a0      	movs	r3, #160	; 0xa0
 80007b2:	05db      	lsls	r3, r3, #23
 80007b4:	2200      	movs	r2, #0
 80007b6:	2110      	movs	r1, #16
 80007b8:	0018      	movs	r0, r3
 80007ba:	f000 febc 	bl	8001536 <HAL_GPIO_WritePin>

	if ((HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) == GPIO_PIN_SET)  // if Col 1 is low
 80007be:	2380      	movs	r3, #128	; 0x80
 80007c0:	015b      	lsls	r3, r3, #5
 80007c2:	4a28      	ldr	r2, [pc, #160]	; (8000864 <read_keypad+0x364>)
 80007c4:	0019      	movs	r1, r3
 80007c6:	0010      	movs	r0, r2
 80007c8:	f000 fe98 	bl	80014fc <HAL_GPIO_ReadPin>
 80007cc:	0003      	movs	r3, r0
 80007ce:	2b01      	cmp	r3, #1
 80007d0:	d10d      	bne.n	80007ee <read_keypad+0x2ee>
	{
		while ((HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 80007d2:	e001      	b.n	80007d8 <read_keypad+0x2d8>
			return '7';
 80007d4:	2337      	movs	r3, #55	; 0x37
 80007d6:	e0e1      	b.n	800099c <read_keypad+0x49c>
		while ((HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 80007d8:	2380      	movs	r3, #128	; 0x80
 80007da:	015b      	lsls	r3, r3, #5
 80007dc:	4a21      	ldr	r2, [pc, #132]	; (8000864 <read_keypad+0x364>)
 80007de:	0019      	movs	r1, r3
 80007e0:	0010      	movs	r0, r2
 80007e2:	f000 fe8b 	bl	80014fc <HAL_GPIO_ReadPin>
 80007e6:	0003      	movs	r3, r0
 80007e8:	2b01      	cmp	r3, #1
 80007ea:	d0f3      	beq.n	80007d4 <read_keypad+0x2d4>
 80007ec:	e05a      	b.n	80008a4 <read_keypad+0x3a4>
	}

	else if ((HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) == GPIO_PIN_SET)  // if Col 2 is low
 80007ee:	2380      	movs	r3, #128	; 0x80
 80007f0:	019b      	lsls	r3, r3, #6
 80007f2:	4a1c      	ldr	r2, [pc, #112]	; (8000864 <read_keypad+0x364>)
 80007f4:	0019      	movs	r1, r3
 80007f6:	0010      	movs	r0, r2
 80007f8:	f000 fe80 	bl	80014fc <HAL_GPIO_ReadPin>
 80007fc:	0003      	movs	r3, r0
 80007fe:	2b01      	cmp	r3, #1
 8000800:	d10d      	bne.n	800081e <read_keypad+0x31e>
	{
		while ((HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000802:	e001      	b.n	8000808 <read_keypad+0x308>
			return '8';
 8000804:	2338      	movs	r3, #56	; 0x38
 8000806:	e0c9      	b.n	800099c <read_keypad+0x49c>
		while ((HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000808:	2380      	movs	r3, #128	; 0x80
 800080a:	019b      	lsls	r3, r3, #6
 800080c:	4a15      	ldr	r2, [pc, #84]	; (8000864 <read_keypad+0x364>)
 800080e:	0019      	movs	r1, r3
 8000810:	0010      	movs	r0, r2
 8000812:	f000 fe73 	bl	80014fc <HAL_GPIO_ReadPin>
 8000816:	0003      	movs	r3, r0
 8000818:	2b01      	cmp	r3, #1
 800081a:	d0f3      	beq.n	8000804 <read_keypad+0x304>
 800081c:	e042      	b.n	80008a4 <read_keypad+0x3a4>
	}

	else if ((HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) == GPIO_PIN_SET)  // if Col 3 is low
 800081e:	2380      	movs	r3, #128	; 0x80
 8000820:	01db      	lsls	r3, r3, #7
 8000822:	4a10      	ldr	r2, [pc, #64]	; (8000864 <read_keypad+0x364>)
 8000824:	0019      	movs	r1, r3
 8000826:	0010      	movs	r0, r2
 8000828:	f000 fe68 	bl	80014fc <HAL_GPIO_ReadPin>
 800082c:	0003      	movs	r3, r0
 800082e:	2b01      	cmp	r3, #1
 8000830:	d10d      	bne.n	800084e <read_keypad+0x34e>
	{
		while ((HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000832:	e001      	b.n	8000838 <read_keypad+0x338>
			return '9';
 8000834:	2339      	movs	r3, #57	; 0x39
 8000836:	e0b1      	b.n	800099c <read_keypad+0x49c>
		while ((HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000838:	2380      	movs	r3, #128	; 0x80
 800083a:	01db      	lsls	r3, r3, #7
 800083c:	4a09      	ldr	r2, [pc, #36]	; (8000864 <read_keypad+0x364>)
 800083e:	0019      	movs	r1, r3
 8000840:	0010      	movs	r0, r2
 8000842:	f000 fe5b 	bl	80014fc <HAL_GPIO_ReadPin>
 8000846:	0003      	movs	r3, r0
 8000848:	2b01      	cmp	r3, #1
 800084a:	d0f3      	beq.n	8000834 <read_keypad+0x334>
 800084c:	e02a      	b.n	80008a4 <read_keypad+0x3a4>
	}

	else if ((HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) == GPIO_PIN_SET)  // if Col 4 is low
 800084e:	2380      	movs	r3, #128	; 0x80
 8000850:	021b      	lsls	r3, r3, #8
 8000852:	4a04      	ldr	r2, [pc, #16]	; (8000864 <read_keypad+0x364>)
 8000854:	0019      	movs	r1, r3
 8000856:	0010      	movs	r0, r2
 8000858:	f000 fe50 	bl	80014fc <HAL_GPIO_ReadPin>
 800085c:	0003      	movs	r3, r0
 800085e:	2b01      	cmp	r3, #1
 8000860:	d120      	bne.n	80008a4 <read_keypad+0x3a4>
	{
		while ((HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000862:	e015      	b.n	8000890 <read_keypad+0x390>
 8000864:	50000400 	.word	0x50000400
 8000868:	20000110 	.word	0x20000110
 800086c:	08003e8c 	.word	0x08003e8c
 8000870:	20000114 	.word	0x20000114
 8000874:	08003ea0 	.word	0x08003ea0
 8000878:	20000118 	.word	0x20000118
 800087c:	08003eb4 	.word	0x08003eb4
 8000880:	2000011c 	.word	0x2000011c
 8000884:	08003ec8 	.word	0x08003ec8
 8000888:	2000010c 	.word	0x2000010c
			return 'C';
 800088c:	2343      	movs	r3, #67	; 0x43
 800088e:	e085      	b.n	800099c <read_keypad+0x49c>
		while ((HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000890:	2380      	movs	r3, #128	; 0x80
 8000892:	021b      	lsls	r3, r3, #8
 8000894:	4a43      	ldr	r2, [pc, #268]	; (80009a4 <read_keypad+0x4a4>)
 8000896:	0019      	movs	r1, r3
 8000898:	0010      	movs	r0, r2
 800089a:	f000 fe2f 	bl	80014fc <HAL_GPIO_ReadPin>
 800089e:	0003      	movs	r3, r0
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d0f3      	beq.n	800088c <read_keypad+0x38c>
	}

	/* make Row 4 LOW and other Row as HIGH*/

	HAL_GPIO_WritePin(R1_PORT, R1_PIN, GPIO_PIN_RESET);		// pull the R1 HIGH
 80008a4:	23a0      	movs	r3, #160	; 0xa0
 80008a6:	05db      	lsls	r3, r3, #23
 80008a8:	2200      	movs	r2, #0
 80008aa:	2180      	movs	r1, #128	; 0x80
 80008ac:	0018      	movs	r0, r3
 80008ae:	f000 fe42 	bl	8001536 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R2_PORT, R2_PIN, GPIO_PIN_RESET);		// pull the R2 HIGH
 80008b2:	23a0      	movs	r3, #160	; 0xa0
 80008b4:	05db      	lsls	r3, r3, #23
 80008b6:	2200      	movs	r2, #0
 80008b8:	2140      	movs	r1, #64	; 0x40
 80008ba:	0018      	movs	r0, r3
 80008bc:	f000 fe3b 	bl	8001536 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R3_PORT, R3_PIN, GPIO_PIN_RESET);		// pull the R3 HIGH
 80008c0:	23a0      	movs	r3, #160	; 0xa0
 80008c2:	05db      	lsls	r3, r3, #23
 80008c4:	2200      	movs	r2, #0
 80008c6:	2120      	movs	r1, #32
 80008c8:	0018      	movs	r0, r3
 80008ca:	f000 fe34 	bl	8001536 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R4_PORT, R4_PIN, GPIO_PIN_SET);		// pull the R4 LOW
 80008ce:	23a0      	movs	r3, #160	; 0xa0
 80008d0:	05db      	lsls	r3, r3, #23
 80008d2:	2201      	movs	r2, #1
 80008d4:	2110      	movs	r1, #16
 80008d6:	0018      	movs	r0, r3
 80008d8:	f000 fe2d 	bl	8001536 <HAL_GPIO_WritePin>

	if ((HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) == GPIO_PIN_SET)  // if Col 1 is low
 80008dc:	2380      	movs	r3, #128	; 0x80
 80008de:	015b      	lsls	r3, r3, #5
 80008e0:	4a30      	ldr	r2, [pc, #192]	; (80009a4 <read_keypad+0x4a4>)
 80008e2:	0019      	movs	r1, r3
 80008e4:	0010      	movs	r0, r2
 80008e6:	f000 fe09 	bl	80014fc <HAL_GPIO_ReadPin>
 80008ea:	0003      	movs	r3, r0
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d10d      	bne.n	800090c <read_keypad+0x40c>
	{
		while ((HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 80008f0:	e001      	b.n	80008f6 <read_keypad+0x3f6>
			return '*';
 80008f2:	232a      	movs	r3, #42	; 0x2a
 80008f4:	e052      	b.n	800099c <read_keypad+0x49c>
		while ((HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 80008f6:	2380      	movs	r3, #128	; 0x80
 80008f8:	015b      	lsls	r3, r3, #5
 80008fa:	4a2a      	ldr	r2, [pc, #168]	; (80009a4 <read_keypad+0x4a4>)
 80008fc:	0019      	movs	r1, r3
 80008fe:	0010      	movs	r0, r2
 8000900:	f000 fdfc 	bl	80014fc <HAL_GPIO_ReadPin>
 8000904:	0003      	movs	r3, r0
 8000906:	2b01      	cmp	r3, #1
 8000908:	d0f3      	beq.n	80008f2 <read_keypad+0x3f2>
 800090a:	e046      	b.n	800099a <read_keypad+0x49a>
	}

	else if ((HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) == GPIO_PIN_SET)  // if Col 2 is low
 800090c:	2380      	movs	r3, #128	; 0x80
 800090e:	019b      	lsls	r3, r3, #6
 8000910:	4a24      	ldr	r2, [pc, #144]	; (80009a4 <read_keypad+0x4a4>)
 8000912:	0019      	movs	r1, r3
 8000914:	0010      	movs	r0, r2
 8000916:	f000 fdf1 	bl	80014fc <HAL_GPIO_ReadPin>
 800091a:	0003      	movs	r3, r0
 800091c:	2b01      	cmp	r3, #1
 800091e:	d10d      	bne.n	800093c <read_keypad+0x43c>
	{
		while ((HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000920:	e001      	b.n	8000926 <read_keypad+0x426>
			return '0';
 8000922:	2330      	movs	r3, #48	; 0x30
 8000924:	e03a      	b.n	800099c <read_keypad+0x49c>
		while ((HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000926:	2380      	movs	r3, #128	; 0x80
 8000928:	019b      	lsls	r3, r3, #6
 800092a:	4a1e      	ldr	r2, [pc, #120]	; (80009a4 <read_keypad+0x4a4>)
 800092c:	0019      	movs	r1, r3
 800092e:	0010      	movs	r0, r2
 8000930:	f000 fde4 	bl	80014fc <HAL_GPIO_ReadPin>
 8000934:	0003      	movs	r3, r0
 8000936:	2b01      	cmp	r3, #1
 8000938:	d0f3      	beq.n	8000922 <read_keypad+0x422>
 800093a:	e02e      	b.n	800099a <read_keypad+0x49a>
	}

	else if ((HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) == GPIO_PIN_SET)  // if Col 3 is low
 800093c:	2380      	movs	r3, #128	; 0x80
 800093e:	01db      	lsls	r3, r3, #7
 8000940:	4a18      	ldr	r2, [pc, #96]	; (80009a4 <read_keypad+0x4a4>)
 8000942:	0019      	movs	r1, r3
 8000944:	0010      	movs	r0, r2
 8000946:	f000 fdd9 	bl	80014fc <HAL_GPIO_ReadPin>
 800094a:	0003      	movs	r3, r0
 800094c:	2b01      	cmp	r3, #1
 800094e:	d10d      	bne.n	800096c <read_keypad+0x46c>
	{
		while ((HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000950:	e001      	b.n	8000956 <read_keypad+0x456>
			return '#';
 8000952:	2323      	movs	r3, #35	; 0x23
 8000954:	e022      	b.n	800099c <read_keypad+0x49c>
		while ((HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000956:	2380      	movs	r3, #128	; 0x80
 8000958:	01db      	lsls	r3, r3, #7
 800095a:	4a12      	ldr	r2, [pc, #72]	; (80009a4 <read_keypad+0x4a4>)
 800095c:	0019      	movs	r1, r3
 800095e:	0010      	movs	r0, r2
 8000960:	f000 fdcc 	bl	80014fc <HAL_GPIO_ReadPin>
 8000964:	0003      	movs	r3, r0
 8000966:	2b01      	cmp	r3, #1
 8000968:	d0f3      	beq.n	8000952 <read_keypad+0x452>
 800096a:	e016      	b.n	800099a <read_keypad+0x49a>
	}

	else if((HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) == GPIO_PIN_SET)  // if Col 4 is low
 800096c:	2380      	movs	r3, #128	; 0x80
 800096e:	021b      	lsls	r3, r3, #8
 8000970:	4a0c      	ldr	r2, [pc, #48]	; (80009a4 <read_keypad+0x4a4>)
 8000972:	0019      	movs	r1, r3
 8000974:	0010      	movs	r0, r2
 8000976:	f000 fdc1 	bl	80014fc <HAL_GPIO_ReadPin>
 800097a:	0003      	movs	r3, r0
 800097c:	2b01      	cmp	r3, #1
 800097e:	d10c      	bne.n	800099a <read_keypad+0x49a>
	{
		while ((HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000980:	e001      	b.n	8000986 <read_keypad+0x486>
			return 'D';
 8000982:	2344      	movs	r3, #68	; 0x44
 8000984:	e00a      	b.n	800099c <read_keypad+0x49c>
		while ((HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) == GPIO_PIN_SET)// wait till button is pressed
 8000986:	2380      	movs	r3, #128	; 0x80
 8000988:	021b      	lsls	r3, r3, #8
 800098a:	4a06      	ldr	r2, [pc, #24]	; (80009a4 <read_keypad+0x4a4>)
 800098c:	0019      	movs	r1, r3
 800098e:	0010      	movs	r0, r2
 8000990:	f000 fdb4 	bl	80014fc <HAL_GPIO_ReadPin>
 8000994:	0003      	movs	r3, r0
 8000996:	2b01      	cmp	r3, #1
 8000998:	d0f3      	beq.n	8000982 <read_keypad+0x482>
	}
	 return 'X';
 800099a:	2358      	movs	r3, #88	; 0x58
}
 800099c:	0018      	movs	r0, r3
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	46c0      	nop			; (mov r8, r8)
 80009a4:	50000400 	.word	0x50000400

080009a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ac:	f000 fae8 	bl	8000f80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009b0:	f000 f8b4 	bl	8000b1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009b4:	f000 f954 	bl	8000c60 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80009b8:	f000 f922 	bl	8000c00 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  GPIO_Initialize();
 80009bc:	f7ff fd7e 	bl	80004bc <GPIO_Initialize>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		key = read_keypad();
 80009c0:	f7ff fd9e 	bl	8000500 <read_keypad>
 80009c4:	0003      	movs	r3, r0
 80009c6:	001a      	movs	r2, r3
 80009c8:	4b51      	ldr	r3, [pc, #324]	; (8000b10 <main+0x168>)
 80009ca:	701a      	strb	r2, [r3, #0]

		switch(key)
 80009cc:	4b50      	ldr	r3, [pc, #320]	; (8000b10 <main+0x168>)
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	3b23      	subs	r3, #35	; 0x23
 80009d2:	2b21      	cmp	r3, #33	; 0x21
 80009d4:	d900      	bls.n	80009d8 <main+0x30>
 80009d6:	e094      	b.n	8000b02 <main+0x15a>
 80009d8:	009a      	lsls	r2, r3, #2
 80009da:	4b4e      	ldr	r3, [pc, #312]	; (8000b14 <main+0x16c>)
 80009dc:	18d3      	adds	r3, r2, r3
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	469f      	mov	pc, r3
		{
		case '1' :
		    printf("KEY : %c\r\n", key);
 80009e2:	4b4b      	ldr	r3, [pc, #300]	; (8000b10 <main+0x168>)
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	001a      	movs	r2, r3
 80009e8:	4b4b      	ldr	r3, [pc, #300]	; (8000b18 <main+0x170>)
 80009ea:	0011      	movs	r1, r2
 80009ec:	0018      	movs	r0, r3
 80009ee:	f002 fb9b 	bl	8003128 <iprintf>
		    break;
 80009f2:	e086      	b.n	8000b02 <main+0x15a>
		case '2' :
		    printf("KEY : %c\r\n", key);
 80009f4:	4b46      	ldr	r3, [pc, #280]	; (8000b10 <main+0x168>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	001a      	movs	r2, r3
 80009fa:	4b47      	ldr	r3, [pc, #284]	; (8000b18 <main+0x170>)
 80009fc:	0011      	movs	r1, r2
 80009fe:	0018      	movs	r0, r3
 8000a00:	f002 fb92 	bl	8003128 <iprintf>
		    break;
 8000a04:	e07d      	b.n	8000b02 <main+0x15a>
		case '3' :
		    printf("KEY : %c\r\n", key);
 8000a06:	4b42      	ldr	r3, [pc, #264]	; (8000b10 <main+0x168>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	001a      	movs	r2, r3
 8000a0c:	4b42      	ldr	r3, [pc, #264]	; (8000b18 <main+0x170>)
 8000a0e:	0011      	movs	r1, r2
 8000a10:	0018      	movs	r0, r3
 8000a12:	f002 fb89 	bl	8003128 <iprintf>
		    break;
 8000a16:	e074      	b.n	8000b02 <main+0x15a>
		case 'A' :
		    printf("KEY : %c\r\n", key);
 8000a18:	4b3d      	ldr	r3, [pc, #244]	; (8000b10 <main+0x168>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	001a      	movs	r2, r3
 8000a1e:	4b3e      	ldr	r3, [pc, #248]	; (8000b18 <main+0x170>)
 8000a20:	0011      	movs	r1, r2
 8000a22:	0018      	movs	r0, r3
 8000a24:	f002 fb80 	bl	8003128 <iprintf>
		    break;
 8000a28:	e06b      	b.n	8000b02 <main+0x15a>
		case '4' :
		    printf("KEY : %c\r\n", key);
 8000a2a:	4b39      	ldr	r3, [pc, #228]	; (8000b10 <main+0x168>)
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	001a      	movs	r2, r3
 8000a30:	4b39      	ldr	r3, [pc, #228]	; (8000b18 <main+0x170>)
 8000a32:	0011      	movs	r1, r2
 8000a34:	0018      	movs	r0, r3
 8000a36:	f002 fb77 	bl	8003128 <iprintf>
		    break;
 8000a3a:	e062      	b.n	8000b02 <main+0x15a>
		case '5' :
		    printf("KEY : %c\r\n", key);
 8000a3c:	4b34      	ldr	r3, [pc, #208]	; (8000b10 <main+0x168>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	001a      	movs	r2, r3
 8000a42:	4b35      	ldr	r3, [pc, #212]	; (8000b18 <main+0x170>)
 8000a44:	0011      	movs	r1, r2
 8000a46:	0018      	movs	r0, r3
 8000a48:	f002 fb6e 	bl	8003128 <iprintf>
		    break;
 8000a4c:	e059      	b.n	8000b02 <main+0x15a>
		case '6' :
		    printf("KEY : %c\r\n", key);
 8000a4e:	4b30      	ldr	r3, [pc, #192]	; (8000b10 <main+0x168>)
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	001a      	movs	r2, r3
 8000a54:	4b30      	ldr	r3, [pc, #192]	; (8000b18 <main+0x170>)
 8000a56:	0011      	movs	r1, r2
 8000a58:	0018      	movs	r0, r3
 8000a5a:	f002 fb65 	bl	8003128 <iprintf>
		    break;
 8000a5e:	e050      	b.n	8000b02 <main+0x15a>
		case 'B' :
		    printf("KEY : %c\r\n", key);
 8000a60:	4b2b      	ldr	r3, [pc, #172]	; (8000b10 <main+0x168>)
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	001a      	movs	r2, r3
 8000a66:	4b2c      	ldr	r3, [pc, #176]	; (8000b18 <main+0x170>)
 8000a68:	0011      	movs	r1, r2
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f002 fb5c 	bl	8003128 <iprintf>
		    break;
 8000a70:	e047      	b.n	8000b02 <main+0x15a>
		case '7' :
		    printf("KEY : %c\r\n", key);
 8000a72:	4b27      	ldr	r3, [pc, #156]	; (8000b10 <main+0x168>)
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	001a      	movs	r2, r3
 8000a78:	4b27      	ldr	r3, [pc, #156]	; (8000b18 <main+0x170>)
 8000a7a:	0011      	movs	r1, r2
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	f002 fb53 	bl	8003128 <iprintf>
		    break;
 8000a82:	e03e      	b.n	8000b02 <main+0x15a>
		case '8' :
		    printf("KEY : %c\r\n", key);
 8000a84:	4b22      	ldr	r3, [pc, #136]	; (8000b10 <main+0x168>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	001a      	movs	r2, r3
 8000a8a:	4b23      	ldr	r3, [pc, #140]	; (8000b18 <main+0x170>)
 8000a8c:	0011      	movs	r1, r2
 8000a8e:	0018      	movs	r0, r3
 8000a90:	f002 fb4a 	bl	8003128 <iprintf>
		    break;
 8000a94:	e035      	b.n	8000b02 <main+0x15a>
		case '9' :
		    printf("KEY : %c\r\n", key);
 8000a96:	4b1e      	ldr	r3, [pc, #120]	; (8000b10 <main+0x168>)
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	001a      	movs	r2, r3
 8000a9c:	4b1e      	ldr	r3, [pc, #120]	; (8000b18 <main+0x170>)
 8000a9e:	0011      	movs	r1, r2
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f002 fb41 	bl	8003128 <iprintf>
		    break;
 8000aa6:	e02c      	b.n	8000b02 <main+0x15a>
		case 'C' :
		    printf("KEY : %c\r\n", key);
 8000aa8:	4b19      	ldr	r3, [pc, #100]	; (8000b10 <main+0x168>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	001a      	movs	r2, r3
 8000aae:	4b1a      	ldr	r3, [pc, #104]	; (8000b18 <main+0x170>)
 8000ab0:	0011      	movs	r1, r2
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f002 fb38 	bl	8003128 <iprintf>
		    break;
 8000ab8:	e023      	b.n	8000b02 <main+0x15a>
		case '*' :
		    printf("KEY : %c\r\n", key);
 8000aba:	4b15      	ldr	r3, [pc, #84]	; (8000b10 <main+0x168>)
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	001a      	movs	r2, r3
 8000ac0:	4b15      	ldr	r3, [pc, #84]	; (8000b18 <main+0x170>)
 8000ac2:	0011      	movs	r1, r2
 8000ac4:	0018      	movs	r0, r3
 8000ac6:	f002 fb2f 	bl	8003128 <iprintf>
		    break;
 8000aca:	e01a      	b.n	8000b02 <main+0x15a>
		case '0' :
		    printf("KEY : %c\r\n", key);
 8000acc:	4b10      	ldr	r3, [pc, #64]	; (8000b10 <main+0x168>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	001a      	movs	r2, r3
 8000ad2:	4b11      	ldr	r3, [pc, #68]	; (8000b18 <main+0x170>)
 8000ad4:	0011      	movs	r1, r2
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f002 fb26 	bl	8003128 <iprintf>
		    break;
 8000adc:	e011      	b.n	8000b02 <main+0x15a>
		case '#' :
		    printf("KEY : %c\r\n", key);
 8000ade:	4b0c      	ldr	r3, [pc, #48]	; (8000b10 <main+0x168>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	001a      	movs	r2, r3
 8000ae4:	4b0c      	ldr	r3, [pc, #48]	; (8000b18 <main+0x170>)
 8000ae6:	0011      	movs	r1, r2
 8000ae8:	0018      	movs	r0, r3
 8000aea:	f002 fb1d 	bl	8003128 <iprintf>
		    break;
 8000aee:	e008      	b.n	8000b02 <main+0x15a>
		case 'D' :
		    printf("KEY : %c\r\n", key);
 8000af0:	4b07      	ldr	r3, [pc, #28]	; (8000b10 <main+0x168>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	001a      	movs	r2, r3
 8000af6:	4b08      	ldr	r3, [pc, #32]	; (8000b18 <main+0x170>)
 8000af8:	0011      	movs	r1, r2
 8000afa:	0018      	movs	r0, r3
 8000afc:	f002 fb14 	bl	8003128 <iprintf>
		    break;
 8000b00:	46c0      	nop			; (mov r8, r8)
//		default:
//			printf("INVALID KEY \r\n");
		}
		HAL_Delay(500);
 8000b02:	23fa      	movs	r3, #250	; 0xfa
 8000b04:	005b      	lsls	r3, r3, #1
 8000b06:	0018      	movs	r0, r3
 8000b08:	f000 faaa 	bl	8001060 <HAL_Delay>
		key = read_keypad();
 8000b0c:	e758      	b.n	80009c0 <main+0x18>
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	2000010c 	.word	0x2000010c
 8000b14:	08003ee8 	.word	0x08003ee8
 8000b18:	08003edc 	.word	0x08003edc

08000b1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b1c:	b590      	push	{r4, r7, lr}
 8000b1e:	b09d      	sub	sp, #116	; 0x74
 8000b20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b22:	2438      	movs	r4, #56	; 0x38
 8000b24:	193b      	adds	r3, r7, r4
 8000b26:	0018      	movs	r0, r3
 8000b28:	2338      	movs	r3, #56	; 0x38
 8000b2a:	001a      	movs	r2, r3
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	f002 fb57 	bl	80031e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b32:	2324      	movs	r3, #36	; 0x24
 8000b34:	18fb      	adds	r3, r7, r3
 8000b36:	0018      	movs	r0, r3
 8000b38:	2314      	movs	r3, #20
 8000b3a:	001a      	movs	r2, r3
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	f002 fb4f 	bl	80031e0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b42:	003b      	movs	r3, r7
 8000b44:	0018      	movs	r0, r3
 8000b46:	2324      	movs	r3, #36	; 0x24
 8000b48:	001a      	movs	r2, r3
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	f002 fb48 	bl	80031e0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b50:	4b29      	ldr	r3, [pc, #164]	; (8000bf8 <SystemClock_Config+0xdc>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a29      	ldr	r2, [pc, #164]	; (8000bfc <SystemClock_Config+0xe0>)
 8000b56:	401a      	ands	r2, r3
 8000b58:	4b27      	ldr	r3, [pc, #156]	; (8000bf8 <SystemClock_Config+0xdc>)
 8000b5a:	2180      	movs	r1, #128	; 0x80
 8000b5c:	0109      	lsls	r1, r1, #4
 8000b5e:	430a      	orrs	r2, r1
 8000b60:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b62:	0021      	movs	r1, r4
 8000b64:	187b      	adds	r3, r7, r1
 8000b66:	2202      	movs	r2, #2
 8000b68:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b6a:	187b      	adds	r3, r7, r1
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b70:	187b      	adds	r3, r7, r1
 8000b72:	2210      	movs	r2, #16
 8000b74:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b76:	187b      	adds	r3, r7, r1
 8000b78:	2202      	movs	r2, #2
 8000b7a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b7c:	187b      	adds	r3, r7, r1
 8000b7e:	2200      	movs	r2, #0
 8000b80:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 8000b82:	187b      	adds	r3, r7, r1
 8000b84:	2200      	movs	r2, #0
 8000b86:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000b88:	187b      	adds	r3, r7, r1
 8000b8a:	2280      	movs	r2, #128	; 0x80
 8000b8c:	03d2      	lsls	r2, r2, #15
 8000b8e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b90:	187b      	adds	r3, r7, r1
 8000b92:	0018      	movs	r0, r3
 8000b94:	f000 fcec 	bl	8001570 <HAL_RCC_OscConfig>
 8000b98:	1e03      	subs	r3, r0, #0
 8000b9a:	d001      	beq.n	8000ba0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000b9c:	f000 f8b6 	bl	8000d0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ba0:	2124      	movs	r1, #36	; 0x24
 8000ba2:	187b      	adds	r3, r7, r1
 8000ba4:	220f      	movs	r2, #15
 8000ba6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ba8:	187b      	adds	r3, r7, r1
 8000baa:	2203      	movs	r2, #3
 8000bac:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bae:	187b      	adds	r3, r7, r1
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bb4:	187b      	adds	r3, r7, r1
 8000bb6:	2280      	movs	r2, #128	; 0x80
 8000bb8:	00d2      	lsls	r2, r2, #3
 8000bba:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000bc2:	187b      	adds	r3, r7, r1
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	f001 f896 	bl	8001cf8 <HAL_RCC_ClockConfig>
 8000bcc:	1e03      	subs	r3, r0, #0
 8000bce:	d001      	beq.n	8000bd4 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000bd0:	f000 f89c 	bl	8000d0c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000bd4:	003b      	movs	r3, r7
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000bda:	003b      	movs	r3, r7
 8000bdc:	2200      	movs	r2, #0
 8000bde:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000be0:	003b      	movs	r3, r7
 8000be2:	0018      	movs	r0, r3
 8000be4:	f001 faac 	bl	8002140 <HAL_RCCEx_PeriphCLKConfig>
 8000be8:	1e03      	subs	r3, r0, #0
 8000bea:	d001      	beq.n	8000bf0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000bec:	f000 f88e 	bl	8000d0c <Error_Handler>
  }
}
 8000bf0:	46c0      	nop			; (mov r8, r8)
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	b01d      	add	sp, #116	; 0x74
 8000bf6:	bd90      	pop	{r4, r7, pc}
 8000bf8:	40007000 	.word	0x40007000
 8000bfc:	ffffe7ff 	.word	0xffffe7ff

08000c00 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c04:	4b14      	ldr	r3, [pc, #80]	; (8000c58 <MX_USART1_UART_Init+0x58>)
 8000c06:	4a15      	ldr	r2, [pc, #84]	; (8000c5c <MX_USART1_UART_Init+0x5c>)
 8000c08:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c0a:	4b13      	ldr	r3, [pc, #76]	; (8000c58 <MX_USART1_UART_Init+0x58>)
 8000c0c:	22e1      	movs	r2, #225	; 0xe1
 8000c0e:	0252      	lsls	r2, r2, #9
 8000c10:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c12:	4b11      	ldr	r3, [pc, #68]	; (8000c58 <MX_USART1_UART_Init+0x58>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c18:	4b0f      	ldr	r3, [pc, #60]	; (8000c58 <MX_USART1_UART_Init+0x58>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c1e:	4b0e      	ldr	r3, [pc, #56]	; (8000c58 <MX_USART1_UART_Init+0x58>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c24:	4b0c      	ldr	r3, [pc, #48]	; (8000c58 <MX_USART1_UART_Init+0x58>)
 8000c26:	220c      	movs	r2, #12
 8000c28:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c2a:	4b0b      	ldr	r3, [pc, #44]	; (8000c58 <MX_USART1_UART_Init+0x58>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c30:	4b09      	ldr	r3, [pc, #36]	; (8000c58 <MX_USART1_UART_Init+0x58>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c36:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <MX_USART1_UART_Init+0x58>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c3c:	4b06      	ldr	r3, [pc, #24]	; (8000c58 <MX_USART1_UART_Init+0x58>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c42:	4b05      	ldr	r3, [pc, #20]	; (8000c58 <MX_USART1_UART_Init+0x58>)
 8000c44:	0018      	movs	r0, r3
 8000c46:	f001 fc09 	bl	800245c <HAL_UART_Init>
 8000c4a:	1e03      	subs	r3, r0, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000c4e:	f000 f85d 	bl	8000d0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c52:	46c0      	nop			; (mov r8, r8)
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	20000084 	.word	0x20000084
 8000c5c:	40013800 	.word	0x40013800

08000c60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c60:	b590      	push	{r4, r7, lr}
 8000c62:	b089      	sub	sp, #36	; 0x24
 8000c64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c66:	240c      	movs	r4, #12
 8000c68:	193b      	adds	r3, r7, r4
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	2314      	movs	r3, #20
 8000c6e:	001a      	movs	r2, r3
 8000c70:	2100      	movs	r1, #0
 8000c72:	f002 fab5 	bl	80031e0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c76:	4b23      	ldr	r3, [pc, #140]	; (8000d04 <MX_GPIO_Init+0xa4>)
 8000c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c7a:	4b22      	ldr	r3, [pc, #136]	; (8000d04 <MX_GPIO_Init+0xa4>)
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	430a      	orrs	r2, r1
 8000c80:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c82:	4b20      	ldr	r3, [pc, #128]	; (8000d04 <MX_GPIO_Init+0xa4>)
 8000c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c86:	2201      	movs	r2, #1
 8000c88:	4013      	ands	r3, r2
 8000c8a:	60bb      	str	r3, [r7, #8]
 8000c8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c8e:	4b1d      	ldr	r3, [pc, #116]	; (8000d04 <MX_GPIO_Init+0xa4>)
 8000c90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c92:	4b1c      	ldr	r3, [pc, #112]	; (8000d04 <MX_GPIO_Init+0xa4>)
 8000c94:	2102      	movs	r1, #2
 8000c96:	430a      	orrs	r2, r1
 8000c98:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c9a:	4b1a      	ldr	r3, [pc, #104]	; (8000d04 <MX_GPIO_Init+0xa4>)
 8000c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c9e:	2202      	movs	r2, #2
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	607b      	str	r3, [r7, #4]
 8000ca4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BSP_R4_OUTPUT_Pin|BSP_R3_OUTPUT_Pin|BSP_R2_OUTPUT_Pin|BSP_R1_OUTPUT_Pin, GPIO_PIN_RESET);
 8000ca6:	23a0      	movs	r3, #160	; 0xa0
 8000ca8:	05db      	lsls	r3, r3, #23
 8000caa:	2200      	movs	r2, #0
 8000cac:	21f0      	movs	r1, #240	; 0xf0
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f000 fc41 	bl	8001536 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BSP_R4_OUTPUT_Pin BSP_R3_OUTPUT_Pin BSP_R2_OUTPUT_Pin BSP_R1_OUTPUT_Pin */
  GPIO_InitStruct.Pin = BSP_R4_OUTPUT_Pin|BSP_R3_OUTPUT_Pin|BSP_R2_OUTPUT_Pin|BSP_R1_OUTPUT_Pin;
 8000cb4:	193b      	adds	r3, r7, r4
 8000cb6:	22f0      	movs	r2, #240	; 0xf0
 8000cb8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cba:	193b      	adds	r3, r7, r4
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc0:	193b      	adds	r3, r7, r4
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc6:	193b      	adds	r3, r7, r4
 8000cc8:	2200      	movs	r2, #0
 8000cca:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ccc:	193a      	adds	r2, r7, r4
 8000cce:	23a0      	movs	r3, #160	; 0xa0
 8000cd0:	05db      	lsls	r3, r3, #23
 8000cd2:	0011      	movs	r1, r2
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	f000 fa9b 	bl	8001210 <HAL_GPIO_Init>

  /*Configure GPIO pins : BSP_C1_INPUT_Pin BSP_C2_INPUT_Pin BSP_C3_INPUT_Pin BSP_C4_INPUT_Pin */
  GPIO_InitStruct.Pin = BSP_C1_INPUT_Pin|BSP_C2_INPUT_Pin|BSP_C3_INPUT_Pin|BSP_C4_INPUT_Pin;
 8000cda:	0021      	movs	r1, r4
 8000cdc:	187b      	adds	r3, r7, r1
 8000cde:	22f0      	movs	r2, #240	; 0xf0
 8000ce0:	0212      	lsls	r2, r2, #8
 8000ce2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ce4:	187b      	adds	r3, r7, r1
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000cea:	187b      	adds	r3, r7, r1
 8000cec:	2202      	movs	r2, #2
 8000cee:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cf0:	187b      	adds	r3, r7, r1
 8000cf2:	4a05      	ldr	r2, [pc, #20]	; (8000d08 <MX_GPIO_Init+0xa8>)
 8000cf4:	0019      	movs	r1, r3
 8000cf6:	0010      	movs	r0, r2
 8000cf8:	f000 fa8a 	bl	8001210 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000cfc:	46c0      	nop			; (mov r8, r8)
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	b009      	add	sp, #36	; 0x24
 8000d02:	bd90      	pop	{r4, r7, pc}
 8000d04:	40021000 	.word	0x40021000
 8000d08:	50000400 	.word	0x50000400

08000d0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d10:	b672      	cpsid	i
}
 8000d12:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000d14:	e7fe      	b.n	8000d14 <Error_Handler+0x8>
	...

08000d18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d1c:	4b07      	ldr	r3, [pc, #28]	; (8000d3c <HAL_MspInit+0x24>)
 8000d1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d20:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <HAL_MspInit+0x24>)
 8000d22:	2101      	movs	r1, #1
 8000d24:	430a      	orrs	r2, r1
 8000d26:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d28:	4b04      	ldr	r3, [pc, #16]	; (8000d3c <HAL_MspInit+0x24>)
 8000d2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000d2c:	4b03      	ldr	r3, [pc, #12]	; (8000d3c <HAL_MspInit+0x24>)
 8000d2e:	2180      	movs	r1, #128	; 0x80
 8000d30:	0549      	lsls	r1, r1, #21
 8000d32:	430a      	orrs	r2, r1
 8000d34:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d36:	46c0      	nop			; (mov r8, r8)
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40021000 	.word	0x40021000

08000d40 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d40:	b590      	push	{r4, r7, lr}
 8000d42:	b089      	sub	sp, #36	; 0x24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d48:	240c      	movs	r4, #12
 8000d4a:	193b      	adds	r3, r7, r4
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	2314      	movs	r3, #20
 8000d50:	001a      	movs	r2, r3
 8000d52:	2100      	movs	r1, #0
 8000d54:	f002 fa44 	bl	80031e0 <memset>
  if(huart->Instance==USART1)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a18      	ldr	r2, [pc, #96]	; (8000dc0 <HAL_UART_MspInit+0x80>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d12a      	bne.n	8000db8 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d62:	4b18      	ldr	r3, [pc, #96]	; (8000dc4 <HAL_UART_MspInit+0x84>)
 8000d64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d66:	4b17      	ldr	r3, [pc, #92]	; (8000dc4 <HAL_UART_MspInit+0x84>)
 8000d68:	2180      	movs	r1, #128	; 0x80
 8000d6a:	01c9      	lsls	r1, r1, #7
 8000d6c:	430a      	orrs	r2, r1
 8000d6e:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d70:	4b14      	ldr	r3, [pc, #80]	; (8000dc4 <HAL_UART_MspInit+0x84>)
 8000d72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d74:	4b13      	ldr	r3, [pc, #76]	; (8000dc4 <HAL_UART_MspInit+0x84>)
 8000d76:	2101      	movs	r1, #1
 8000d78:	430a      	orrs	r2, r1
 8000d7a:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d7c:	4b11      	ldr	r3, [pc, #68]	; (8000dc4 <HAL_UART_MspInit+0x84>)
 8000d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d80:	2201      	movs	r2, #1
 8000d82:	4013      	ands	r3, r2
 8000d84:	60bb      	str	r3, [r7, #8]
 8000d86:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BSP_USART1_TX_Pin|BSP_USART1_RX_Pin;
 8000d88:	193b      	adds	r3, r7, r4
 8000d8a:	22c0      	movs	r2, #192	; 0xc0
 8000d8c:	00d2      	lsls	r2, r2, #3
 8000d8e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d90:	0021      	movs	r1, r4
 8000d92:	187b      	adds	r3, r7, r1
 8000d94:	2202      	movs	r2, #2
 8000d96:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d98:	187b      	adds	r3, r7, r1
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d9e:	187b      	adds	r3, r7, r1
 8000da0:	2203      	movs	r2, #3
 8000da2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000da4:	187b      	adds	r3, r7, r1
 8000da6:	2204      	movs	r2, #4
 8000da8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000daa:	187a      	adds	r2, r7, r1
 8000dac:	23a0      	movs	r3, #160	; 0xa0
 8000dae:	05db      	lsls	r3, r3, #23
 8000db0:	0011      	movs	r1, r2
 8000db2:	0018      	movs	r0, r3
 8000db4:	f000 fa2c 	bl	8001210 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000db8:	46c0      	nop			; (mov r8, r8)
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	b009      	add	sp, #36	; 0x24
 8000dbe:	bd90      	pop	{r4, r7, pc}
 8000dc0:	40013800 	.word	0x40013800
 8000dc4:	40021000 	.word	0x40021000

08000dc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dcc:	e7fe      	b.n	8000dcc <NMI_Handler+0x4>

08000dce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dd2:	e7fe      	b.n	8000dd2 <HardFault_Handler+0x4>

08000dd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000dd8:	46c0      	nop			; (mov r8, r8)
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dde:	b580      	push	{r7, lr}
 8000de0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000de2:	46c0      	nop			; (mov r8, r8)
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dec:	f000 f91c 	bl	8001028 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000df0:	46c0      	nop			; (mov r8, r8)
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b086      	sub	sp, #24
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	60f8      	str	r0, [r7, #12]
 8000dfe:	60b9      	str	r1, [r7, #8]
 8000e00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e02:	2300      	movs	r3, #0
 8000e04:	617b      	str	r3, [r7, #20]
 8000e06:	e00a      	b.n	8000e1e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e08:	e000      	b.n	8000e0c <_read+0x16>
 8000e0a:	bf00      	nop
 8000e0c:	0001      	movs	r1, r0
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	1c5a      	adds	r2, r3, #1
 8000e12:	60ba      	str	r2, [r7, #8]
 8000e14:	b2ca      	uxtb	r2, r1
 8000e16:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	617b      	str	r3, [r7, #20]
 8000e1e:	697a      	ldr	r2, [r7, #20]
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	429a      	cmp	r2, r3
 8000e24:	dbf0      	blt.n	8000e08 <_read+0x12>
  }

  return len;
 8000e26:	687b      	ldr	r3, [r7, #4]
}
 8000e28:	0018      	movs	r0, r3
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	b006      	add	sp, #24
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	60f8      	str	r0, [r7, #12]
 8000e38:	60b9      	str	r1, [r7, #8]
 8000e3a:	607a      	str	r2, [r7, #4]
//
//  for (DataIdx = 0; DataIdx < len; DataIdx++)
//  {
//    __io_putchar(*ptr++);
//  }
	HAL_UART_Transmit(&huart1, (const unsigned char *)ptr, len, 2000);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	b29a      	uxth	r2, r3
 8000e40:	23fa      	movs	r3, #250	; 0xfa
 8000e42:	00db      	lsls	r3, r3, #3
 8000e44:	68b9      	ldr	r1, [r7, #8]
 8000e46:	4804      	ldr	r0, [pc, #16]	; (8000e58 <_write+0x28>)
 8000e48:	f001 fb5c 	bl	8002504 <HAL_UART_Transmit>
  return len;
 8000e4c:	687b      	ldr	r3, [r7, #4]
}
 8000e4e:	0018      	movs	r0, r3
 8000e50:	46bd      	mov	sp, r7
 8000e52:	b004      	add	sp, #16
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	46c0      	nop			; (mov r8, r8)
 8000e58:	20000084 	.word	0x20000084

08000e5c <_close>:

int _close(int file)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e64:	2301      	movs	r3, #1
 8000e66:	425b      	negs	r3, r3
}
 8000e68:	0018      	movs	r0, r3
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	b002      	add	sp, #8
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	2280      	movs	r2, #128	; 0x80
 8000e7e:	0192      	lsls	r2, r2, #6
 8000e80:	605a      	str	r2, [r3, #4]
  return 0;
 8000e82:	2300      	movs	r3, #0
}
 8000e84:	0018      	movs	r0, r3
 8000e86:	46bd      	mov	sp, r7
 8000e88:	b002      	add	sp, #8
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <_isatty>:

int _isatty(int file)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e94:	2301      	movs	r3, #1
}
 8000e96:	0018      	movs	r0, r3
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	b002      	add	sp, #8
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b084      	sub	sp, #16
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	60f8      	str	r0, [r7, #12]
 8000ea6:	60b9      	str	r1, [r7, #8]
 8000ea8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000eaa:	2300      	movs	r3, #0
}
 8000eac:	0018      	movs	r0, r3
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	b004      	add	sp, #16
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ebc:	4a14      	ldr	r2, [pc, #80]	; (8000f10 <_sbrk+0x5c>)
 8000ebe:	4b15      	ldr	r3, [pc, #84]	; (8000f14 <_sbrk+0x60>)
 8000ec0:	1ad3      	subs	r3, r2, r3
 8000ec2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ec8:	4b13      	ldr	r3, [pc, #76]	; (8000f18 <_sbrk+0x64>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d102      	bne.n	8000ed6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ed0:	4b11      	ldr	r3, [pc, #68]	; (8000f18 <_sbrk+0x64>)
 8000ed2:	4a12      	ldr	r2, [pc, #72]	; (8000f1c <_sbrk+0x68>)
 8000ed4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ed6:	4b10      	ldr	r3, [pc, #64]	; (8000f18 <_sbrk+0x64>)
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	18d3      	adds	r3, r2, r3
 8000ede:	693a      	ldr	r2, [r7, #16]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d207      	bcs.n	8000ef4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ee4:	f002 f9d2 	bl	800328c <__errno>
 8000ee8:	0003      	movs	r3, r0
 8000eea:	220c      	movs	r2, #12
 8000eec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	425b      	negs	r3, r3
 8000ef2:	e009      	b.n	8000f08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ef4:	4b08      	ldr	r3, [pc, #32]	; (8000f18 <_sbrk+0x64>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000efa:	4b07      	ldr	r3, [pc, #28]	; (8000f18 <_sbrk+0x64>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	18d2      	adds	r2, r2, r3
 8000f02:	4b05      	ldr	r3, [pc, #20]	; (8000f18 <_sbrk+0x64>)
 8000f04:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000f06:	68fb      	ldr	r3, [r7, #12]
}
 8000f08:	0018      	movs	r0, r3
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	b006      	add	sp, #24
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	20002000 	.word	0x20002000
 8000f14:	00000400 	.word	0x00000400
 8000f18:	20000120 	.word	0x20000120
 8000f1c:	20000278 	.word	0x20000278

08000f20 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f24:	46c0      	nop			; (mov r8, r8)
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
	...

08000f2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000f2c:	480d      	ldr	r0, [pc, #52]	; (8000f64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f2e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f30:	f7ff fff6 	bl	8000f20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f34:	480c      	ldr	r0, [pc, #48]	; (8000f68 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f36:	490d      	ldr	r1, [pc, #52]	; (8000f6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f38:	4a0d      	ldr	r2, [pc, #52]	; (8000f70 <LoopForever+0xe>)
  movs r3, #0
 8000f3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f3c:	e002      	b.n	8000f44 <LoopCopyDataInit>

08000f3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f42:	3304      	adds	r3, #4

08000f44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f48:	d3f9      	bcc.n	8000f3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f4a:	4a0a      	ldr	r2, [pc, #40]	; (8000f74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f4c:	4c0a      	ldr	r4, [pc, #40]	; (8000f78 <LoopForever+0x16>)
  movs r3, #0
 8000f4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f50:	e001      	b.n	8000f56 <LoopFillZerobss>

08000f52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f54:	3204      	adds	r2, #4

08000f56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f58:	d3fb      	bcc.n	8000f52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f5a:	f002 f99d 	bl	8003298 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f5e:	f7ff fd23 	bl	80009a8 <main>

08000f62 <LoopForever>:

LoopForever:
    b LoopForever
 8000f62:	e7fe      	b.n	8000f62 <LoopForever>
  ldr   r0, =_estack
 8000f64:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000f68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f6c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000f70:	08004020 	.word	0x08004020
  ldr r2, =_sbss
 8000f74:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000f78:	20000274 	.word	0x20000274

08000f7c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f7c:	e7fe      	b.n	8000f7c <ADC1_COMP_IRQHandler>
	...

08000f80 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f86:	1dfb      	adds	r3, r7, #7
 8000f88:	2200      	movs	r2, #0
 8000f8a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000f8c:	4b0b      	ldr	r3, [pc, #44]	; (8000fbc <HAL_Init+0x3c>)
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	4b0a      	ldr	r3, [pc, #40]	; (8000fbc <HAL_Init+0x3c>)
 8000f92:	2140      	movs	r1, #64	; 0x40
 8000f94:	430a      	orrs	r2, r1
 8000f96:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f98:	2000      	movs	r0, #0
 8000f9a:	f000 f811 	bl	8000fc0 <HAL_InitTick>
 8000f9e:	1e03      	subs	r3, r0, #0
 8000fa0:	d003      	beq.n	8000faa <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000fa2:	1dfb      	adds	r3, r7, #7
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	701a      	strb	r2, [r3, #0]
 8000fa8:	e001      	b.n	8000fae <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000faa:	f7ff feb5 	bl	8000d18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fae:	1dfb      	adds	r3, r7, #7
 8000fb0:	781b      	ldrb	r3, [r3, #0]
}
 8000fb2:	0018      	movs	r0, r3
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	b002      	add	sp, #8
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	46c0      	nop			; (mov r8, r8)
 8000fbc:	40022000 	.word	0x40022000

08000fc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fc0:	b590      	push	{r4, r7, lr}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fc8:	4b14      	ldr	r3, [pc, #80]	; (800101c <HAL_InitTick+0x5c>)
 8000fca:	681c      	ldr	r4, [r3, #0]
 8000fcc:	4b14      	ldr	r3, [pc, #80]	; (8001020 <HAL_InitTick+0x60>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	0019      	movs	r1, r3
 8000fd2:	23fa      	movs	r3, #250	; 0xfa
 8000fd4:	0098      	lsls	r0, r3, #2
 8000fd6:	f7ff f8a1 	bl	800011c <__udivsi3>
 8000fda:	0003      	movs	r3, r0
 8000fdc:	0019      	movs	r1, r3
 8000fde:	0020      	movs	r0, r4
 8000fe0:	f7ff f89c 	bl	800011c <__udivsi3>
 8000fe4:	0003      	movs	r3, r0
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	f000 f905 	bl	80011f6 <HAL_SYSTICK_Config>
 8000fec:	1e03      	subs	r3, r0, #0
 8000fee:	d001      	beq.n	8000ff4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e00f      	b.n	8001014 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2b03      	cmp	r3, #3
 8000ff8:	d80b      	bhi.n	8001012 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ffa:	6879      	ldr	r1, [r7, #4]
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	425b      	negs	r3, r3
 8001000:	2200      	movs	r2, #0
 8001002:	0018      	movs	r0, r3
 8001004:	f000 f8e2 	bl	80011cc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001008:	4b06      	ldr	r3, [pc, #24]	; (8001024 <HAL_InitTick+0x64>)
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800100e:	2300      	movs	r3, #0
 8001010:	e000      	b.n	8001014 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
}
 8001014:	0018      	movs	r0, r3
 8001016:	46bd      	mov	sp, r7
 8001018:	b003      	add	sp, #12
 800101a:	bd90      	pop	{r4, r7, pc}
 800101c:	20000000 	.word	0x20000000
 8001020:	20000008 	.word	0x20000008
 8001024:	20000004 	.word	0x20000004

08001028 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800102c:	4b05      	ldr	r3, [pc, #20]	; (8001044 <HAL_IncTick+0x1c>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	001a      	movs	r2, r3
 8001032:	4b05      	ldr	r3, [pc, #20]	; (8001048 <HAL_IncTick+0x20>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	18d2      	adds	r2, r2, r3
 8001038:	4b03      	ldr	r3, [pc, #12]	; (8001048 <HAL_IncTick+0x20>)
 800103a:	601a      	str	r2, [r3, #0]
}
 800103c:	46c0      	nop			; (mov r8, r8)
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	46c0      	nop			; (mov r8, r8)
 8001044:	20000008 	.word	0x20000008
 8001048:	20000124 	.word	0x20000124

0800104c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  return uwTick;
 8001050:	4b02      	ldr	r3, [pc, #8]	; (800105c <HAL_GetTick+0x10>)
 8001052:	681b      	ldr	r3, [r3, #0]
}
 8001054:	0018      	movs	r0, r3
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	46c0      	nop			; (mov r8, r8)
 800105c:	20000124 	.word	0x20000124

08001060 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001068:	f7ff fff0 	bl	800104c <HAL_GetTick>
 800106c:	0003      	movs	r3, r0
 800106e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	3301      	adds	r3, #1
 8001078:	d005      	beq.n	8001086 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800107a:	4b0a      	ldr	r3, [pc, #40]	; (80010a4 <HAL_Delay+0x44>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	001a      	movs	r2, r3
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	189b      	adds	r3, r3, r2
 8001084:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001086:	46c0      	nop			; (mov r8, r8)
 8001088:	f7ff ffe0 	bl	800104c <HAL_GetTick>
 800108c:	0002      	movs	r2, r0
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	68fa      	ldr	r2, [r7, #12]
 8001094:	429a      	cmp	r2, r3
 8001096:	d8f7      	bhi.n	8001088 <HAL_Delay+0x28>
  {
  }
}
 8001098:	46c0      	nop			; (mov r8, r8)
 800109a:	46c0      	nop			; (mov r8, r8)
 800109c:	46bd      	mov	sp, r7
 800109e:	b004      	add	sp, #16
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	46c0      	nop			; (mov r8, r8)
 80010a4:	20000008 	.word	0x20000008

080010a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010a8:	b590      	push	{r4, r7, lr}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	0002      	movs	r2, r0
 80010b0:	6039      	str	r1, [r7, #0]
 80010b2:	1dfb      	adds	r3, r7, #7
 80010b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80010b6:	1dfb      	adds	r3, r7, #7
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b7f      	cmp	r3, #127	; 0x7f
 80010bc:	d828      	bhi.n	8001110 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010be:	4a2f      	ldr	r2, [pc, #188]	; (800117c <__NVIC_SetPriority+0xd4>)
 80010c0:	1dfb      	adds	r3, r7, #7
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	b25b      	sxtb	r3, r3
 80010c6:	089b      	lsrs	r3, r3, #2
 80010c8:	33c0      	adds	r3, #192	; 0xc0
 80010ca:	009b      	lsls	r3, r3, #2
 80010cc:	589b      	ldr	r3, [r3, r2]
 80010ce:	1dfa      	adds	r2, r7, #7
 80010d0:	7812      	ldrb	r2, [r2, #0]
 80010d2:	0011      	movs	r1, r2
 80010d4:	2203      	movs	r2, #3
 80010d6:	400a      	ands	r2, r1
 80010d8:	00d2      	lsls	r2, r2, #3
 80010da:	21ff      	movs	r1, #255	; 0xff
 80010dc:	4091      	lsls	r1, r2
 80010de:	000a      	movs	r2, r1
 80010e0:	43d2      	mvns	r2, r2
 80010e2:	401a      	ands	r2, r3
 80010e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	019b      	lsls	r3, r3, #6
 80010ea:	22ff      	movs	r2, #255	; 0xff
 80010ec:	401a      	ands	r2, r3
 80010ee:	1dfb      	adds	r3, r7, #7
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	0018      	movs	r0, r3
 80010f4:	2303      	movs	r3, #3
 80010f6:	4003      	ands	r3, r0
 80010f8:	00db      	lsls	r3, r3, #3
 80010fa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010fc:	481f      	ldr	r0, [pc, #124]	; (800117c <__NVIC_SetPriority+0xd4>)
 80010fe:	1dfb      	adds	r3, r7, #7
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	b25b      	sxtb	r3, r3
 8001104:	089b      	lsrs	r3, r3, #2
 8001106:	430a      	orrs	r2, r1
 8001108:	33c0      	adds	r3, #192	; 0xc0
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800110e:	e031      	b.n	8001174 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001110:	4a1b      	ldr	r2, [pc, #108]	; (8001180 <__NVIC_SetPriority+0xd8>)
 8001112:	1dfb      	adds	r3, r7, #7
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	0019      	movs	r1, r3
 8001118:	230f      	movs	r3, #15
 800111a:	400b      	ands	r3, r1
 800111c:	3b08      	subs	r3, #8
 800111e:	089b      	lsrs	r3, r3, #2
 8001120:	3306      	adds	r3, #6
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	18d3      	adds	r3, r2, r3
 8001126:	3304      	adds	r3, #4
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	1dfa      	adds	r2, r7, #7
 800112c:	7812      	ldrb	r2, [r2, #0]
 800112e:	0011      	movs	r1, r2
 8001130:	2203      	movs	r2, #3
 8001132:	400a      	ands	r2, r1
 8001134:	00d2      	lsls	r2, r2, #3
 8001136:	21ff      	movs	r1, #255	; 0xff
 8001138:	4091      	lsls	r1, r2
 800113a:	000a      	movs	r2, r1
 800113c:	43d2      	mvns	r2, r2
 800113e:	401a      	ands	r2, r3
 8001140:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	019b      	lsls	r3, r3, #6
 8001146:	22ff      	movs	r2, #255	; 0xff
 8001148:	401a      	ands	r2, r3
 800114a:	1dfb      	adds	r3, r7, #7
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	0018      	movs	r0, r3
 8001150:	2303      	movs	r3, #3
 8001152:	4003      	ands	r3, r0
 8001154:	00db      	lsls	r3, r3, #3
 8001156:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001158:	4809      	ldr	r0, [pc, #36]	; (8001180 <__NVIC_SetPriority+0xd8>)
 800115a:	1dfb      	adds	r3, r7, #7
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	001c      	movs	r4, r3
 8001160:	230f      	movs	r3, #15
 8001162:	4023      	ands	r3, r4
 8001164:	3b08      	subs	r3, #8
 8001166:	089b      	lsrs	r3, r3, #2
 8001168:	430a      	orrs	r2, r1
 800116a:	3306      	adds	r3, #6
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	18c3      	adds	r3, r0, r3
 8001170:	3304      	adds	r3, #4
 8001172:	601a      	str	r2, [r3, #0]
}
 8001174:	46c0      	nop			; (mov r8, r8)
 8001176:	46bd      	mov	sp, r7
 8001178:	b003      	add	sp, #12
 800117a:	bd90      	pop	{r4, r7, pc}
 800117c:	e000e100 	.word	0xe000e100
 8001180:	e000ed00 	.word	0xe000ed00

08001184 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	1e5a      	subs	r2, r3, #1
 8001190:	2380      	movs	r3, #128	; 0x80
 8001192:	045b      	lsls	r3, r3, #17
 8001194:	429a      	cmp	r2, r3
 8001196:	d301      	bcc.n	800119c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001198:	2301      	movs	r3, #1
 800119a:	e010      	b.n	80011be <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800119c:	4b0a      	ldr	r3, [pc, #40]	; (80011c8 <SysTick_Config+0x44>)
 800119e:	687a      	ldr	r2, [r7, #4]
 80011a0:	3a01      	subs	r2, #1
 80011a2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011a4:	2301      	movs	r3, #1
 80011a6:	425b      	negs	r3, r3
 80011a8:	2103      	movs	r1, #3
 80011aa:	0018      	movs	r0, r3
 80011ac:	f7ff ff7c 	bl	80010a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011b0:	4b05      	ldr	r3, [pc, #20]	; (80011c8 <SysTick_Config+0x44>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011b6:	4b04      	ldr	r3, [pc, #16]	; (80011c8 <SysTick_Config+0x44>)
 80011b8:	2207      	movs	r2, #7
 80011ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011bc:	2300      	movs	r3, #0
}
 80011be:	0018      	movs	r0, r3
 80011c0:	46bd      	mov	sp, r7
 80011c2:	b002      	add	sp, #8
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	e000e010 	.word	0xe000e010

080011cc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60b9      	str	r1, [r7, #8]
 80011d4:	607a      	str	r2, [r7, #4]
 80011d6:	210f      	movs	r1, #15
 80011d8:	187b      	adds	r3, r7, r1
 80011da:	1c02      	adds	r2, r0, #0
 80011dc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80011de:	68ba      	ldr	r2, [r7, #8]
 80011e0:	187b      	adds	r3, r7, r1
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b25b      	sxtb	r3, r3
 80011e6:	0011      	movs	r1, r2
 80011e8:	0018      	movs	r0, r3
 80011ea:	f7ff ff5d 	bl	80010a8 <__NVIC_SetPriority>
}
 80011ee:	46c0      	nop			; (mov r8, r8)
 80011f0:	46bd      	mov	sp, r7
 80011f2:	b004      	add	sp, #16
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b082      	sub	sp, #8
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	0018      	movs	r0, r3
 8001202:	f7ff ffbf 	bl	8001184 <SysTick_Config>
 8001206:	0003      	movs	r3, r0
}
 8001208:	0018      	movs	r0, r3
 800120a:	46bd      	mov	sp, r7
 800120c:	b002      	add	sp, #8
 800120e:	bd80      	pop	{r7, pc}

08001210 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800121a:	2300      	movs	r3, #0
 800121c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800121e:	2300      	movs	r3, #0
 8001220:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001222:	2300      	movs	r3, #0
 8001224:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001226:	e14f      	b.n	80014c8 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2101      	movs	r1, #1
 800122e:	697a      	ldr	r2, [r7, #20]
 8001230:	4091      	lsls	r1, r2
 8001232:	000a      	movs	r2, r1
 8001234:	4013      	ands	r3, r2
 8001236:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d100      	bne.n	8001240 <HAL_GPIO_Init+0x30>
 800123e:	e140      	b.n	80014c2 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	2203      	movs	r2, #3
 8001246:	4013      	ands	r3, r2
 8001248:	2b01      	cmp	r3, #1
 800124a:	d005      	beq.n	8001258 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	2203      	movs	r2, #3
 8001252:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001254:	2b02      	cmp	r3, #2
 8001256:	d130      	bne.n	80012ba <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	2203      	movs	r2, #3
 8001264:	409a      	lsls	r2, r3
 8001266:	0013      	movs	r3, r2
 8001268:	43da      	mvns	r2, r3
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	4013      	ands	r3, r2
 800126e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	68da      	ldr	r2, [r3, #12]
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	005b      	lsls	r3, r3, #1
 8001278:	409a      	lsls	r2, r3
 800127a:	0013      	movs	r3, r2
 800127c:	693a      	ldr	r2, [r7, #16]
 800127e:	4313      	orrs	r3, r2
 8001280:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	693a      	ldr	r2, [r7, #16]
 8001286:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800128e:	2201      	movs	r2, #1
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	409a      	lsls	r2, r3
 8001294:	0013      	movs	r3, r2
 8001296:	43da      	mvns	r2, r3
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	4013      	ands	r3, r2
 800129c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	091b      	lsrs	r3, r3, #4
 80012a4:	2201      	movs	r2, #1
 80012a6:	401a      	ands	r2, r3
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	409a      	lsls	r2, r3
 80012ac:	0013      	movs	r3, r2
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	4313      	orrs	r3, r2
 80012b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	2203      	movs	r2, #3
 80012c0:	4013      	ands	r3, r2
 80012c2:	2b03      	cmp	r3, #3
 80012c4:	d017      	beq.n	80012f6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	68db      	ldr	r3, [r3, #12]
 80012ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	2203      	movs	r2, #3
 80012d2:	409a      	lsls	r2, r3
 80012d4:	0013      	movs	r3, r2
 80012d6:	43da      	mvns	r2, r3
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	4013      	ands	r3, r2
 80012dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	689a      	ldr	r2, [r3, #8]
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	409a      	lsls	r2, r3
 80012e8:	0013      	movs	r3, r2
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	2203      	movs	r2, #3
 80012fc:	4013      	ands	r3, r2
 80012fe:	2b02      	cmp	r3, #2
 8001300:	d123      	bne.n	800134a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	08da      	lsrs	r2, r3, #3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	3208      	adds	r2, #8
 800130a:	0092      	lsls	r2, r2, #2
 800130c:	58d3      	ldr	r3, [r2, r3]
 800130e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	2207      	movs	r2, #7
 8001314:	4013      	ands	r3, r2
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	220f      	movs	r2, #15
 800131a:	409a      	lsls	r2, r3
 800131c:	0013      	movs	r3, r2
 800131e:	43da      	mvns	r2, r3
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	4013      	ands	r3, r2
 8001324:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	691a      	ldr	r2, [r3, #16]
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	2107      	movs	r1, #7
 800132e:	400b      	ands	r3, r1
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	409a      	lsls	r2, r3
 8001334:	0013      	movs	r3, r2
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	4313      	orrs	r3, r2
 800133a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	08da      	lsrs	r2, r3, #3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	3208      	adds	r2, #8
 8001344:	0092      	lsls	r2, r2, #2
 8001346:	6939      	ldr	r1, [r7, #16]
 8001348:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	2203      	movs	r2, #3
 8001356:	409a      	lsls	r2, r3
 8001358:	0013      	movs	r3, r2
 800135a:	43da      	mvns	r2, r3
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	4013      	ands	r3, r2
 8001360:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	2203      	movs	r2, #3
 8001368:	401a      	ands	r2, r3
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	005b      	lsls	r3, r3, #1
 800136e:	409a      	lsls	r2, r3
 8001370:	0013      	movs	r3, r2
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	4313      	orrs	r3, r2
 8001376:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685a      	ldr	r2, [r3, #4]
 8001382:	23c0      	movs	r3, #192	; 0xc0
 8001384:	029b      	lsls	r3, r3, #10
 8001386:	4013      	ands	r3, r2
 8001388:	d100      	bne.n	800138c <HAL_GPIO_Init+0x17c>
 800138a:	e09a      	b.n	80014c2 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800138c:	4b54      	ldr	r3, [pc, #336]	; (80014e0 <HAL_GPIO_Init+0x2d0>)
 800138e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001390:	4b53      	ldr	r3, [pc, #332]	; (80014e0 <HAL_GPIO_Init+0x2d0>)
 8001392:	2101      	movs	r1, #1
 8001394:	430a      	orrs	r2, r1
 8001396:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001398:	4a52      	ldr	r2, [pc, #328]	; (80014e4 <HAL_GPIO_Init+0x2d4>)
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	089b      	lsrs	r3, r3, #2
 800139e:	3302      	adds	r3, #2
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	589b      	ldr	r3, [r3, r2]
 80013a4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	2203      	movs	r2, #3
 80013aa:	4013      	ands	r3, r2
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	220f      	movs	r2, #15
 80013b0:	409a      	lsls	r2, r3
 80013b2:	0013      	movs	r3, r2
 80013b4:	43da      	mvns	r2, r3
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	4013      	ands	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	23a0      	movs	r3, #160	; 0xa0
 80013c0:	05db      	lsls	r3, r3, #23
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d019      	beq.n	80013fa <HAL_GPIO_Init+0x1ea>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4a47      	ldr	r2, [pc, #284]	; (80014e8 <HAL_GPIO_Init+0x2d8>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d013      	beq.n	80013f6 <HAL_GPIO_Init+0x1e6>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4a46      	ldr	r2, [pc, #280]	; (80014ec <HAL_GPIO_Init+0x2dc>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d00d      	beq.n	80013f2 <HAL_GPIO_Init+0x1e2>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4a45      	ldr	r2, [pc, #276]	; (80014f0 <HAL_GPIO_Init+0x2e0>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d007      	beq.n	80013ee <HAL_GPIO_Init+0x1de>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4a44      	ldr	r2, [pc, #272]	; (80014f4 <HAL_GPIO_Init+0x2e4>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d101      	bne.n	80013ea <HAL_GPIO_Init+0x1da>
 80013e6:	2305      	movs	r3, #5
 80013e8:	e008      	b.n	80013fc <HAL_GPIO_Init+0x1ec>
 80013ea:	2306      	movs	r3, #6
 80013ec:	e006      	b.n	80013fc <HAL_GPIO_Init+0x1ec>
 80013ee:	2303      	movs	r3, #3
 80013f0:	e004      	b.n	80013fc <HAL_GPIO_Init+0x1ec>
 80013f2:	2302      	movs	r3, #2
 80013f4:	e002      	b.n	80013fc <HAL_GPIO_Init+0x1ec>
 80013f6:	2301      	movs	r3, #1
 80013f8:	e000      	b.n	80013fc <HAL_GPIO_Init+0x1ec>
 80013fa:	2300      	movs	r3, #0
 80013fc:	697a      	ldr	r2, [r7, #20]
 80013fe:	2103      	movs	r1, #3
 8001400:	400a      	ands	r2, r1
 8001402:	0092      	lsls	r2, r2, #2
 8001404:	4093      	lsls	r3, r2
 8001406:	693a      	ldr	r2, [r7, #16]
 8001408:	4313      	orrs	r3, r2
 800140a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800140c:	4935      	ldr	r1, [pc, #212]	; (80014e4 <HAL_GPIO_Init+0x2d4>)
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	089b      	lsrs	r3, r3, #2
 8001412:	3302      	adds	r3, #2
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	693a      	ldr	r2, [r7, #16]
 8001418:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800141a:	4b37      	ldr	r3, [pc, #220]	; (80014f8 <HAL_GPIO_Init+0x2e8>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	43da      	mvns	r2, r3
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	4013      	ands	r3, r2
 8001428:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	685a      	ldr	r2, [r3, #4]
 800142e:	2380      	movs	r3, #128	; 0x80
 8001430:	035b      	lsls	r3, r3, #13
 8001432:	4013      	ands	r3, r2
 8001434:	d003      	beq.n	800143e <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	4313      	orrs	r3, r2
 800143c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800143e:	4b2e      	ldr	r3, [pc, #184]	; (80014f8 <HAL_GPIO_Init+0x2e8>)
 8001440:	693a      	ldr	r2, [r7, #16]
 8001442:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001444:	4b2c      	ldr	r3, [pc, #176]	; (80014f8 <HAL_GPIO_Init+0x2e8>)
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	43da      	mvns	r2, r3
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	4013      	ands	r3, r2
 8001452:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	685a      	ldr	r2, [r3, #4]
 8001458:	2380      	movs	r3, #128	; 0x80
 800145a:	039b      	lsls	r3, r3, #14
 800145c:	4013      	ands	r3, r2
 800145e:	d003      	beq.n	8001468 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001460:	693a      	ldr	r2, [r7, #16]
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	4313      	orrs	r3, r2
 8001466:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001468:	4b23      	ldr	r3, [pc, #140]	; (80014f8 <HAL_GPIO_Init+0x2e8>)
 800146a:	693a      	ldr	r2, [r7, #16]
 800146c:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800146e:	4b22      	ldr	r3, [pc, #136]	; (80014f8 <HAL_GPIO_Init+0x2e8>)
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	43da      	mvns	r2, r3
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	4013      	ands	r3, r2
 800147c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	685a      	ldr	r2, [r3, #4]
 8001482:	2380      	movs	r3, #128	; 0x80
 8001484:	029b      	lsls	r3, r3, #10
 8001486:	4013      	ands	r3, r2
 8001488:	d003      	beq.n	8001492 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800148a:	693a      	ldr	r2, [r7, #16]
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	4313      	orrs	r3, r2
 8001490:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001492:	4b19      	ldr	r3, [pc, #100]	; (80014f8 <HAL_GPIO_Init+0x2e8>)
 8001494:	693a      	ldr	r2, [r7, #16]
 8001496:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001498:	4b17      	ldr	r3, [pc, #92]	; (80014f8 <HAL_GPIO_Init+0x2e8>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	43da      	mvns	r2, r3
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	4013      	ands	r3, r2
 80014a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	685a      	ldr	r2, [r3, #4]
 80014ac:	2380      	movs	r3, #128	; 0x80
 80014ae:	025b      	lsls	r3, r3, #9
 80014b0:	4013      	ands	r3, r2
 80014b2:	d003      	beq.n	80014bc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80014b4:	693a      	ldr	r2, [r7, #16]
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80014bc:	4b0e      	ldr	r3, [pc, #56]	; (80014f8 <HAL_GPIO_Init+0x2e8>)
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	3301      	adds	r3, #1
 80014c6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	40da      	lsrs	r2, r3
 80014d0:	1e13      	subs	r3, r2, #0
 80014d2:	d000      	beq.n	80014d6 <HAL_GPIO_Init+0x2c6>
 80014d4:	e6a8      	b.n	8001228 <HAL_GPIO_Init+0x18>
  }
}
 80014d6:	46c0      	nop			; (mov r8, r8)
 80014d8:	46c0      	nop			; (mov r8, r8)
 80014da:	46bd      	mov	sp, r7
 80014dc:	b006      	add	sp, #24
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40021000 	.word	0x40021000
 80014e4:	40010000 	.word	0x40010000
 80014e8:	50000400 	.word	0x50000400
 80014ec:	50000800 	.word	0x50000800
 80014f0:	50000c00 	.word	0x50000c00
 80014f4:	50001c00 	.word	0x50001c00
 80014f8:	40010400 	.word	0x40010400

080014fc <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	000a      	movs	r2, r1
 8001506:	1cbb      	adds	r3, r7, #2
 8001508:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	691b      	ldr	r3, [r3, #16]
 800150e:	1cba      	adds	r2, r7, #2
 8001510:	8812      	ldrh	r2, [r2, #0]
 8001512:	4013      	ands	r3, r2
 8001514:	d004      	beq.n	8001520 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001516:	230f      	movs	r3, #15
 8001518:	18fb      	adds	r3, r7, r3
 800151a:	2201      	movs	r2, #1
 800151c:	701a      	strb	r2, [r3, #0]
 800151e:	e003      	b.n	8001528 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001520:	230f      	movs	r3, #15
 8001522:	18fb      	adds	r3, r7, r3
 8001524:	2200      	movs	r2, #0
 8001526:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001528:	230f      	movs	r3, #15
 800152a:	18fb      	adds	r3, r7, r3
 800152c:	781b      	ldrb	r3, [r3, #0]
}
 800152e:	0018      	movs	r0, r3
 8001530:	46bd      	mov	sp, r7
 8001532:	b004      	add	sp, #16
 8001534:	bd80      	pop	{r7, pc}

08001536 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b082      	sub	sp, #8
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
 800153e:	0008      	movs	r0, r1
 8001540:	0011      	movs	r1, r2
 8001542:	1cbb      	adds	r3, r7, #2
 8001544:	1c02      	adds	r2, r0, #0
 8001546:	801a      	strh	r2, [r3, #0]
 8001548:	1c7b      	adds	r3, r7, #1
 800154a:	1c0a      	adds	r2, r1, #0
 800154c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800154e:	1c7b      	adds	r3, r7, #1
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d004      	beq.n	8001560 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001556:	1cbb      	adds	r3, r7, #2
 8001558:	881a      	ldrh	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800155e:	e003      	b.n	8001568 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001560:	1cbb      	adds	r3, r7, #2
 8001562:	881a      	ldrh	r2, [r3, #0]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001568:	46c0      	nop			; (mov r8, r8)
 800156a:	46bd      	mov	sp, r7
 800156c:	b002      	add	sp, #8
 800156e:	bd80      	pop	{r7, pc}

08001570 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001570:	b5b0      	push	{r4, r5, r7, lr}
 8001572:	b08a      	sub	sp, #40	; 0x28
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d102      	bne.n	8001584 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	f000 fbaf 	bl	8001ce2 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001584:	4bcf      	ldr	r3, [pc, #828]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	220c      	movs	r2, #12
 800158a:	4013      	ands	r3, r2
 800158c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800158e:	4bcd      	ldr	r3, [pc, #820]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001590:	68da      	ldr	r2, [r3, #12]
 8001592:	2380      	movs	r3, #128	; 0x80
 8001594:	025b      	lsls	r3, r3, #9
 8001596:	4013      	ands	r3, r2
 8001598:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	2201      	movs	r2, #1
 80015a0:	4013      	ands	r3, r2
 80015a2:	d100      	bne.n	80015a6 <HAL_RCC_OscConfig+0x36>
 80015a4:	e07e      	b.n	80016a4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80015a6:	6a3b      	ldr	r3, [r7, #32]
 80015a8:	2b08      	cmp	r3, #8
 80015aa:	d007      	beq.n	80015bc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80015ac:	6a3b      	ldr	r3, [r7, #32]
 80015ae:	2b0c      	cmp	r3, #12
 80015b0:	d112      	bne.n	80015d8 <HAL_RCC_OscConfig+0x68>
 80015b2:	69fa      	ldr	r2, [r7, #28]
 80015b4:	2380      	movs	r3, #128	; 0x80
 80015b6:	025b      	lsls	r3, r3, #9
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d10d      	bne.n	80015d8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015bc:	4bc1      	ldr	r3, [pc, #772]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	2380      	movs	r3, #128	; 0x80
 80015c2:	029b      	lsls	r3, r3, #10
 80015c4:	4013      	ands	r3, r2
 80015c6:	d100      	bne.n	80015ca <HAL_RCC_OscConfig+0x5a>
 80015c8:	e06b      	b.n	80016a2 <HAL_RCC_OscConfig+0x132>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d167      	bne.n	80016a2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	f000 fb85 	bl	8001ce2 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	685a      	ldr	r2, [r3, #4]
 80015dc:	2380      	movs	r3, #128	; 0x80
 80015de:	025b      	lsls	r3, r3, #9
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d107      	bne.n	80015f4 <HAL_RCC_OscConfig+0x84>
 80015e4:	4bb7      	ldr	r3, [pc, #732]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	4bb6      	ldr	r3, [pc, #728]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 80015ea:	2180      	movs	r1, #128	; 0x80
 80015ec:	0249      	lsls	r1, r1, #9
 80015ee:	430a      	orrs	r2, r1
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	e027      	b.n	8001644 <HAL_RCC_OscConfig+0xd4>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	685a      	ldr	r2, [r3, #4]
 80015f8:	23a0      	movs	r3, #160	; 0xa0
 80015fa:	02db      	lsls	r3, r3, #11
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d10e      	bne.n	800161e <HAL_RCC_OscConfig+0xae>
 8001600:	4bb0      	ldr	r3, [pc, #704]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	4baf      	ldr	r3, [pc, #700]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001606:	2180      	movs	r1, #128	; 0x80
 8001608:	02c9      	lsls	r1, r1, #11
 800160a:	430a      	orrs	r2, r1
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	4bad      	ldr	r3, [pc, #692]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	4bac      	ldr	r3, [pc, #688]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001614:	2180      	movs	r1, #128	; 0x80
 8001616:	0249      	lsls	r1, r1, #9
 8001618:	430a      	orrs	r2, r1
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	e012      	b.n	8001644 <HAL_RCC_OscConfig+0xd4>
 800161e:	4ba9      	ldr	r3, [pc, #676]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	4ba8      	ldr	r3, [pc, #672]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001624:	49a8      	ldr	r1, [pc, #672]	; (80018c8 <HAL_RCC_OscConfig+0x358>)
 8001626:	400a      	ands	r2, r1
 8001628:	601a      	str	r2, [r3, #0]
 800162a:	4ba6      	ldr	r3, [pc, #664]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	2380      	movs	r3, #128	; 0x80
 8001630:	025b      	lsls	r3, r3, #9
 8001632:	4013      	ands	r3, r2
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	4ba2      	ldr	r3, [pc, #648]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	4ba1      	ldr	r3, [pc, #644]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 800163e:	49a3      	ldr	r1, [pc, #652]	; (80018cc <HAL_RCC_OscConfig+0x35c>)
 8001640:	400a      	ands	r2, r1
 8001642:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d015      	beq.n	8001678 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164c:	f7ff fcfe 	bl	800104c <HAL_GetTick>
 8001650:	0003      	movs	r3, r0
 8001652:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001654:	e009      	b.n	800166a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001656:	f7ff fcf9 	bl	800104c <HAL_GetTick>
 800165a:	0002      	movs	r2, r0
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	2b64      	cmp	r3, #100	; 0x64
 8001662:	d902      	bls.n	800166a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001664:	2303      	movs	r3, #3
 8001666:	f000 fb3c 	bl	8001ce2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800166a:	4b96      	ldr	r3, [pc, #600]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	2380      	movs	r3, #128	; 0x80
 8001670:	029b      	lsls	r3, r3, #10
 8001672:	4013      	ands	r3, r2
 8001674:	d0ef      	beq.n	8001656 <HAL_RCC_OscConfig+0xe6>
 8001676:	e015      	b.n	80016a4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001678:	f7ff fce8 	bl	800104c <HAL_GetTick>
 800167c:	0003      	movs	r3, r0
 800167e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001680:	e008      	b.n	8001694 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001682:	f7ff fce3 	bl	800104c <HAL_GetTick>
 8001686:	0002      	movs	r2, r0
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	1ad3      	subs	r3, r2, r3
 800168c:	2b64      	cmp	r3, #100	; 0x64
 800168e:	d901      	bls.n	8001694 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001690:	2303      	movs	r3, #3
 8001692:	e326      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001694:	4b8b      	ldr	r3, [pc, #556]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	2380      	movs	r3, #128	; 0x80
 800169a:	029b      	lsls	r3, r3, #10
 800169c:	4013      	ands	r3, r2
 800169e:	d1f0      	bne.n	8001682 <HAL_RCC_OscConfig+0x112>
 80016a0:	e000      	b.n	80016a4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016a2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2202      	movs	r2, #2
 80016aa:	4013      	ands	r3, r2
 80016ac:	d100      	bne.n	80016b0 <HAL_RCC_OscConfig+0x140>
 80016ae:	e08b      	b.n	80017c8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80016b6:	6a3b      	ldr	r3, [r7, #32]
 80016b8:	2b04      	cmp	r3, #4
 80016ba:	d005      	beq.n	80016c8 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80016bc:	6a3b      	ldr	r3, [r7, #32]
 80016be:	2b0c      	cmp	r3, #12
 80016c0:	d13e      	bne.n	8001740 <HAL_RCC_OscConfig+0x1d0>
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d13b      	bne.n	8001740 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80016c8:	4b7e      	ldr	r3, [pc, #504]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2204      	movs	r2, #4
 80016ce:	4013      	ands	r3, r2
 80016d0:	d004      	beq.n	80016dc <HAL_RCC_OscConfig+0x16c>
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d101      	bne.n	80016dc <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	e302      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016dc:	4b79      	ldr	r3, [pc, #484]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	4a7b      	ldr	r2, [pc, #492]	; (80018d0 <HAL_RCC_OscConfig+0x360>)
 80016e2:	4013      	ands	r3, r2
 80016e4:	0019      	movs	r1, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	691b      	ldr	r3, [r3, #16]
 80016ea:	021a      	lsls	r2, r3, #8
 80016ec:	4b75      	ldr	r3, [pc, #468]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 80016ee:	430a      	orrs	r2, r1
 80016f0:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80016f2:	4b74      	ldr	r3, [pc, #464]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	2209      	movs	r2, #9
 80016f8:	4393      	bics	r3, r2
 80016fa:	0019      	movs	r1, r3
 80016fc:	4b71      	ldr	r3, [pc, #452]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 80016fe:	697a      	ldr	r2, [r7, #20]
 8001700:	430a      	orrs	r2, r1
 8001702:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001704:	f000 fc40 	bl	8001f88 <HAL_RCC_GetSysClockFreq>
 8001708:	0001      	movs	r1, r0
 800170a:	4b6e      	ldr	r3, [pc, #440]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 800170c:	68db      	ldr	r3, [r3, #12]
 800170e:	091b      	lsrs	r3, r3, #4
 8001710:	220f      	movs	r2, #15
 8001712:	4013      	ands	r3, r2
 8001714:	4a6f      	ldr	r2, [pc, #444]	; (80018d4 <HAL_RCC_OscConfig+0x364>)
 8001716:	5cd3      	ldrb	r3, [r2, r3]
 8001718:	000a      	movs	r2, r1
 800171a:	40da      	lsrs	r2, r3
 800171c:	4b6e      	ldr	r3, [pc, #440]	; (80018d8 <HAL_RCC_OscConfig+0x368>)
 800171e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001720:	4b6e      	ldr	r3, [pc, #440]	; (80018dc <HAL_RCC_OscConfig+0x36c>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2513      	movs	r5, #19
 8001726:	197c      	adds	r4, r7, r5
 8001728:	0018      	movs	r0, r3
 800172a:	f7ff fc49 	bl	8000fc0 <HAL_InitTick>
 800172e:	0003      	movs	r3, r0
 8001730:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001732:	197b      	adds	r3, r7, r5
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d046      	beq.n	80017c8 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 800173a:	197b      	adds	r3, r7, r5
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	e2d0      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d027      	beq.n	8001796 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001746:	4b5f      	ldr	r3, [pc, #380]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2209      	movs	r2, #9
 800174c:	4393      	bics	r3, r2
 800174e:	0019      	movs	r1, r3
 8001750:	4b5c      	ldr	r3, [pc, #368]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001752:	697a      	ldr	r2, [r7, #20]
 8001754:	430a      	orrs	r2, r1
 8001756:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001758:	f7ff fc78 	bl	800104c <HAL_GetTick>
 800175c:	0003      	movs	r3, r0
 800175e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001760:	e008      	b.n	8001774 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001762:	f7ff fc73 	bl	800104c <HAL_GetTick>
 8001766:	0002      	movs	r2, r0
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	2b02      	cmp	r3, #2
 800176e:	d901      	bls.n	8001774 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001770:	2303      	movs	r3, #3
 8001772:	e2b6      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001774:	4b53      	ldr	r3, [pc, #332]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2204      	movs	r2, #4
 800177a:	4013      	ands	r3, r2
 800177c:	d0f1      	beq.n	8001762 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800177e:	4b51      	ldr	r3, [pc, #324]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	4a53      	ldr	r2, [pc, #332]	; (80018d0 <HAL_RCC_OscConfig+0x360>)
 8001784:	4013      	ands	r3, r2
 8001786:	0019      	movs	r1, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	691b      	ldr	r3, [r3, #16]
 800178c:	021a      	lsls	r2, r3, #8
 800178e:	4b4d      	ldr	r3, [pc, #308]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001790:	430a      	orrs	r2, r1
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	e018      	b.n	80017c8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001796:	4b4b      	ldr	r3, [pc, #300]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	4b4a      	ldr	r3, [pc, #296]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 800179c:	2101      	movs	r1, #1
 800179e:	438a      	bics	r2, r1
 80017a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a2:	f7ff fc53 	bl	800104c <HAL_GetTick>
 80017a6:	0003      	movs	r3, r0
 80017a8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017ac:	f7ff fc4e 	bl	800104c <HAL_GetTick>
 80017b0:	0002      	movs	r2, r0
 80017b2:	69bb      	ldr	r3, [r7, #24]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e291      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80017be:	4b41      	ldr	r3, [pc, #260]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	2204      	movs	r2, #4
 80017c4:	4013      	ands	r3, r2
 80017c6:	d1f1      	bne.n	80017ac <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	2210      	movs	r2, #16
 80017ce:	4013      	ands	r3, r2
 80017d0:	d100      	bne.n	80017d4 <HAL_RCC_OscConfig+0x264>
 80017d2:	e0a1      	b.n	8001918 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80017d4:	6a3b      	ldr	r3, [r7, #32]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d140      	bne.n	800185c <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80017da:	4b3a      	ldr	r3, [pc, #232]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	2380      	movs	r3, #128	; 0x80
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	4013      	ands	r3, r2
 80017e4:	d005      	beq.n	80017f2 <HAL_RCC_OscConfig+0x282>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	69db      	ldr	r3, [r3, #28]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d101      	bne.n	80017f2 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e277      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017f2:	4b34      	ldr	r3, [pc, #208]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	4a3a      	ldr	r2, [pc, #232]	; (80018e0 <HAL_RCC_OscConfig+0x370>)
 80017f8:	4013      	ands	r3, r2
 80017fa:	0019      	movs	r1, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001800:	4b30      	ldr	r3, [pc, #192]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001802:	430a      	orrs	r2, r1
 8001804:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001806:	4b2f      	ldr	r3, [pc, #188]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	021b      	lsls	r3, r3, #8
 800180c:	0a19      	lsrs	r1, r3, #8
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6a1b      	ldr	r3, [r3, #32]
 8001812:	061a      	lsls	r2, r3, #24
 8001814:	4b2b      	ldr	r3, [pc, #172]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001816:	430a      	orrs	r2, r1
 8001818:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800181e:	0b5b      	lsrs	r3, r3, #13
 8001820:	3301      	adds	r3, #1
 8001822:	2280      	movs	r2, #128	; 0x80
 8001824:	0212      	lsls	r2, r2, #8
 8001826:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001828:	4b26      	ldr	r3, [pc, #152]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	091b      	lsrs	r3, r3, #4
 800182e:	210f      	movs	r1, #15
 8001830:	400b      	ands	r3, r1
 8001832:	4928      	ldr	r1, [pc, #160]	; (80018d4 <HAL_RCC_OscConfig+0x364>)
 8001834:	5ccb      	ldrb	r3, [r1, r3]
 8001836:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001838:	4b27      	ldr	r3, [pc, #156]	; (80018d8 <HAL_RCC_OscConfig+0x368>)
 800183a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800183c:	4b27      	ldr	r3, [pc, #156]	; (80018dc <HAL_RCC_OscConfig+0x36c>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2513      	movs	r5, #19
 8001842:	197c      	adds	r4, r7, r5
 8001844:	0018      	movs	r0, r3
 8001846:	f7ff fbbb 	bl	8000fc0 <HAL_InitTick>
 800184a:	0003      	movs	r3, r0
 800184c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800184e:	197b      	adds	r3, r7, r5
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d060      	beq.n	8001918 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8001856:	197b      	adds	r3, r7, r5
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	e242      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	69db      	ldr	r3, [r3, #28]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d03f      	beq.n	80018e4 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001864:	4b17      	ldr	r3, [pc, #92]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	4b16      	ldr	r3, [pc, #88]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 800186a:	2180      	movs	r1, #128	; 0x80
 800186c:	0049      	lsls	r1, r1, #1
 800186e:	430a      	orrs	r2, r1
 8001870:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001872:	f7ff fbeb 	bl	800104c <HAL_GetTick>
 8001876:	0003      	movs	r3, r0
 8001878:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800187a:	e008      	b.n	800188e <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800187c:	f7ff fbe6 	bl	800104c <HAL_GetTick>
 8001880:	0002      	movs	r2, r0
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	2b02      	cmp	r3, #2
 8001888:	d901      	bls.n	800188e <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	e229      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800188e:	4b0d      	ldr	r3, [pc, #52]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	2380      	movs	r3, #128	; 0x80
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	4013      	ands	r3, r2
 8001898:	d0f0      	beq.n	800187c <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800189a:	4b0a      	ldr	r3, [pc, #40]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	4a10      	ldr	r2, [pc, #64]	; (80018e0 <HAL_RCC_OscConfig+0x370>)
 80018a0:	4013      	ands	r3, r2
 80018a2:	0019      	movs	r1, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018a8:	4b06      	ldr	r3, [pc, #24]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 80018aa:	430a      	orrs	r2, r1
 80018ac:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018ae:	4b05      	ldr	r3, [pc, #20]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	021b      	lsls	r3, r3, #8
 80018b4:	0a19      	lsrs	r1, r3, #8
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a1b      	ldr	r3, [r3, #32]
 80018ba:	061a      	lsls	r2, r3, #24
 80018bc:	4b01      	ldr	r3, [pc, #4]	; (80018c4 <HAL_RCC_OscConfig+0x354>)
 80018be:	430a      	orrs	r2, r1
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	e029      	b.n	8001918 <HAL_RCC_OscConfig+0x3a8>
 80018c4:	40021000 	.word	0x40021000
 80018c8:	fffeffff 	.word	0xfffeffff
 80018cc:	fffbffff 	.word	0xfffbffff
 80018d0:	ffffe0ff 	.word	0xffffe0ff
 80018d4:	08003f70 	.word	0x08003f70
 80018d8:	20000000 	.word	0x20000000
 80018dc:	20000004 	.word	0x20000004
 80018e0:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80018e4:	4bbd      	ldr	r3, [pc, #756]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	4bbc      	ldr	r3, [pc, #752]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 80018ea:	49bd      	ldr	r1, [pc, #756]	; (8001be0 <HAL_RCC_OscConfig+0x670>)
 80018ec:	400a      	ands	r2, r1
 80018ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f0:	f7ff fbac 	bl	800104c <HAL_GetTick>
 80018f4:	0003      	movs	r3, r0
 80018f6:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80018f8:	e008      	b.n	800190c <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018fa:	f7ff fba7 	bl	800104c <HAL_GetTick>
 80018fe:	0002      	movs	r2, r0
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b02      	cmp	r3, #2
 8001906:	d901      	bls.n	800190c <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001908:	2303      	movs	r3, #3
 800190a:	e1ea      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800190c:	4bb3      	ldr	r3, [pc, #716]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	2380      	movs	r3, #128	; 0x80
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	4013      	ands	r3, r2
 8001916:	d1f0      	bne.n	80018fa <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2208      	movs	r2, #8
 800191e:	4013      	ands	r3, r2
 8001920:	d036      	beq.n	8001990 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	695b      	ldr	r3, [r3, #20]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d019      	beq.n	800195e <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800192a:	4bac      	ldr	r3, [pc, #688]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 800192c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800192e:	4bab      	ldr	r3, [pc, #684]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001930:	2101      	movs	r1, #1
 8001932:	430a      	orrs	r2, r1
 8001934:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001936:	f7ff fb89 	bl	800104c <HAL_GetTick>
 800193a:	0003      	movs	r3, r0
 800193c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800193e:	e008      	b.n	8001952 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001940:	f7ff fb84 	bl	800104c <HAL_GetTick>
 8001944:	0002      	movs	r2, r0
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	2b02      	cmp	r3, #2
 800194c:	d901      	bls.n	8001952 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 800194e:	2303      	movs	r3, #3
 8001950:	e1c7      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001952:	4ba2      	ldr	r3, [pc, #648]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001954:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001956:	2202      	movs	r2, #2
 8001958:	4013      	ands	r3, r2
 800195a:	d0f1      	beq.n	8001940 <HAL_RCC_OscConfig+0x3d0>
 800195c:	e018      	b.n	8001990 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800195e:	4b9f      	ldr	r3, [pc, #636]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001960:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001962:	4b9e      	ldr	r3, [pc, #632]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001964:	2101      	movs	r1, #1
 8001966:	438a      	bics	r2, r1
 8001968:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800196a:	f7ff fb6f 	bl	800104c <HAL_GetTick>
 800196e:	0003      	movs	r3, r0
 8001970:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001972:	e008      	b.n	8001986 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001974:	f7ff fb6a 	bl	800104c <HAL_GetTick>
 8001978:	0002      	movs	r2, r0
 800197a:	69bb      	ldr	r3, [r7, #24]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	2b02      	cmp	r3, #2
 8001980:	d901      	bls.n	8001986 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001982:	2303      	movs	r3, #3
 8001984:	e1ad      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001986:	4b95      	ldr	r3, [pc, #596]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001988:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800198a:	2202      	movs	r2, #2
 800198c:	4013      	ands	r3, r2
 800198e:	d1f1      	bne.n	8001974 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2204      	movs	r2, #4
 8001996:	4013      	ands	r3, r2
 8001998:	d100      	bne.n	800199c <HAL_RCC_OscConfig+0x42c>
 800199a:	e0ae      	b.n	8001afa <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800199c:	2027      	movs	r0, #39	; 0x27
 800199e:	183b      	adds	r3, r7, r0
 80019a0:	2200      	movs	r2, #0
 80019a2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019a4:	4b8d      	ldr	r3, [pc, #564]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 80019a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80019a8:	2380      	movs	r3, #128	; 0x80
 80019aa:	055b      	lsls	r3, r3, #21
 80019ac:	4013      	ands	r3, r2
 80019ae:	d109      	bne.n	80019c4 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019b0:	4b8a      	ldr	r3, [pc, #552]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 80019b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80019b4:	4b89      	ldr	r3, [pc, #548]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 80019b6:	2180      	movs	r1, #128	; 0x80
 80019b8:	0549      	lsls	r1, r1, #21
 80019ba:	430a      	orrs	r2, r1
 80019bc:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80019be:	183b      	adds	r3, r7, r0
 80019c0:	2201      	movs	r2, #1
 80019c2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019c4:	4b87      	ldr	r3, [pc, #540]	; (8001be4 <HAL_RCC_OscConfig+0x674>)
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	2380      	movs	r3, #128	; 0x80
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	4013      	ands	r3, r2
 80019ce:	d11a      	bne.n	8001a06 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019d0:	4b84      	ldr	r3, [pc, #528]	; (8001be4 <HAL_RCC_OscConfig+0x674>)
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	4b83      	ldr	r3, [pc, #524]	; (8001be4 <HAL_RCC_OscConfig+0x674>)
 80019d6:	2180      	movs	r1, #128	; 0x80
 80019d8:	0049      	lsls	r1, r1, #1
 80019da:	430a      	orrs	r2, r1
 80019dc:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019de:	f7ff fb35 	bl	800104c <HAL_GetTick>
 80019e2:	0003      	movs	r3, r0
 80019e4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019e6:	e008      	b.n	80019fa <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019e8:	f7ff fb30 	bl	800104c <HAL_GetTick>
 80019ec:	0002      	movs	r2, r0
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b64      	cmp	r3, #100	; 0x64
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e173      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019fa:	4b7a      	ldr	r3, [pc, #488]	; (8001be4 <HAL_RCC_OscConfig+0x674>)
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	2380      	movs	r3, #128	; 0x80
 8001a00:	005b      	lsls	r3, r3, #1
 8001a02:	4013      	ands	r3, r2
 8001a04:	d0f0      	beq.n	80019e8 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	689a      	ldr	r2, [r3, #8]
 8001a0a:	2380      	movs	r3, #128	; 0x80
 8001a0c:	005b      	lsls	r3, r3, #1
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d107      	bne.n	8001a22 <HAL_RCC_OscConfig+0x4b2>
 8001a12:	4b72      	ldr	r3, [pc, #456]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001a14:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a16:	4b71      	ldr	r3, [pc, #452]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001a18:	2180      	movs	r1, #128	; 0x80
 8001a1a:	0049      	lsls	r1, r1, #1
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	651a      	str	r2, [r3, #80]	; 0x50
 8001a20:	e031      	b.n	8001a86 <HAL_RCC_OscConfig+0x516>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d10c      	bne.n	8001a44 <HAL_RCC_OscConfig+0x4d4>
 8001a2a:	4b6c      	ldr	r3, [pc, #432]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001a2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a2e:	4b6b      	ldr	r3, [pc, #428]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001a30:	496b      	ldr	r1, [pc, #428]	; (8001be0 <HAL_RCC_OscConfig+0x670>)
 8001a32:	400a      	ands	r2, r1
 8001a34:	651a      	str	r2, [r3, #80]	; 0x50
 8001a36:	4b69      	ldr	r3, [pc, #420]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001a38:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a3a:	4b68      	ldr	r3, [pc, #416]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001a3c:	496a      	ldr	r1, [pc, #424]	; (8001be8 <HAL_RCC_OscConfig+0x678>)
 8001a3e:	400a      	ands	r2, r1
 8001a40:	651a      	str	r2, [r3, #80]	; 0x50
 8001a42:	e020      	b.n	8001a86 <HAL_RCC_OscConfig+0x516>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	689a      	ldr	r2, [r3, #8]
 8001a48:	23a0      	movs	r3, #160	; 0xa0
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d10e      	bne.n	8001a6e <HAL_RCC_OscConfig+0x4fe>
 8001a50:	4b62      	ldr	r3, [pc, #392]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001a52:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a54:	4b61      	ldr	r3, [pc, #388]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001a56:	2180      	movs	r1, #128	; 0x80
 8001a58:	00c9      	lsls	r1, r1, #3
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	651a      	str	r2, [r3, #80]	; 0x50
 8001a5e:	4b5f      	ldr	r3, [pc, #380]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001a60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a62:	4b5e      	ldr	r3, [pc, #376]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001a64:	2180      	movs	r1, #128	; 0x80
 8001a66:	0049      	lsls	r1, r1, #1
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	651a      	str	r2, [r3, #80]	; 0x50
 8001a6c:	e00b      	b.n	8001a86 <HAL_RCC_OscConfig+0x516>
 8001a6e:	4b5b      	ldr	r3, [pc, #364]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001a70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a72:	4b5a      	ldr	r3, [pc, #360]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001a74:	495a      	ldr	r1, [pc, #360]	; (8001be0 <HAL_RCC_OscConfig+0x670>)
 8001a76:	400a      	ands	r2, r1
 8001a78:	651a      	str	r2, [r3, #80]	; 0x50
 8001a7a:	4b58      	ldr	r3, [pc, #352]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001a7c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a7e:	4b57      	ldr	r3, [pc, #348]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001a80:	4959      	ldr	r1, [pc, #356]	; (8001be8 <HAL_RCC_OscConfig+0x678>)
 8001a82:	400a      	ands	r2, r1
 8001a84:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d015      	beq.n	8001aba <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a8e:	f7ff fadd 	bl	800104c <HAL_GetTick>
 8001a92:	0003      	movs	r3, r0
 8001a94:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001a96:	e009      	b.n	8001aac <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a98:	f7ff fad8 	bl	800104c <HAL_GetTick>
 8001a9c:	0002      	movs	r2, r0
 8001a9e:	69bb      	ldr	r3, [r7, #24]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	4a52      	ldr	r2, [pc, #328]	; (8001bec <HAL_RCC_OscConfig+0x67c>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e11a      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001aac:	4b4b      	ldr	r3, [pc, #300]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001aae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ab0:	2380      	movs	r3, #128	; 0x80
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	d0ef      	beq.n	8001a98 <HAL_RCC_OscConfig+0x528>
 8001ab8:	e014      	b.n	8001ae4 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aba:	f7ff fac7 	bl	800104c <HAL_GetTick>
 8001abe:	0003      	movs	r3, r0
 8001ac0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ac2:	e009      	b.n	8001ad8 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ac4:	f7ff fac2 	bl	800104c <HAL_GetTick>
 8001ac8:	0002      	movs	r2, r0
 8001aca:	69bb      	ldr	r3, [r7, #24]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	4a47      	ldr	r2, [pc, #284]	; (8001bec <HAL_RCC_OscConfig+0x67c>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d901      	bls.n	8001ad8 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	e104      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ad8:	4b40      	ldr	r3, [pc, #256]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001ada:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001adc:	2380      	movs	r3, #128	; 0x80
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	d1ef      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ae4:	2327      	movs	r3, #39	; 0x27
 8001ae6:	18fb      	adds	r3, r7, r3
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d105      	bne.n	8001afa <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001aee:	4b3b      	ldr	r3, [pc, #236]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001af0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001af2:	4b3a      	ldr	r3, [pc, #232]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001af4:	493e      	ldr	r1, [pc, #248]	; (8001bf0 <HAL_RCC_OscConfig+0x680>)
 8001af6:	400a      	ands	r2, r1
 8001af8:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	2220      	movs	r2, #32
 8001b00:	4013      	ands	r3, r2
 8001b02:	d049      	beq.n	8001b98 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	699b      	ldr	r3, [r3, #24]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d026      	beq.n	8001b5a <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001b0c:	4b33      	ldr	r3, [pc, #204]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001b0e:	689a      	ldr	r2, [r3, #8]
 8001b10:	4b32      	ldr	r3, [pc, #200]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001b12:	2101      	movs	r1, #1
 8001b14:	430a      	orrs	r2, r1
 8001b16:	609a      	str	r2, [r3, #8]
 8001b18:	4b30      	ldr	r3, [pc, #192]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001b1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b1c:	4b2f      	ldr	r3, [pc, #188]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001b1e:	2101      	movs	r1, #1
 8001b20:	430a      	orrs	r2, r1
 8001b22:	635a      	str	r2, [r3, #52]	; 0x34
 8001b24:	4b33      	ldr	r3, [pc, #204]	; (8001bf4 <HAL_RCC_OscConfig+0x684>)
 8001b26:	6a1a      	ldr	r2, [r3, #32]
 8001b28:	4b32      	ldr	r3, [pc, #200]	; (8001bf4 <HAL_RCC_OscConfig+0x684>)
 8001b2a:	2180      	movs	r1, #128	; 0x80
 8001b2c:	0189      	lsls	r1, r1, #6
 8001b2e:	430a      	orrs	r2, r1
 8001b30:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b32:	f7ff fa8b 	bl	800104c <HAL_GetTick>
 8001b36:	0003      	movs	r3, r0
 8001b38:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001b3a:	e008      	b.n	8001b4e <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b3c:	f7ff fa86 	bl	800104c <HAL_GetTick>
 8001b40:	0002      	movs	r2, r0
 8001b42:	69bb      	ldr	r3, [r7, #24]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d901      	bls.n	8001b4e <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e0c9      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001b4e:	4b23      	ldr	r3, [pc, #140]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	2202      	movs	r2, #2
 8001b54:	4013      	ands	r3, r2
 8001b56:	d0f1      	beq.n	8001b3c <HAL_RCC_OscConfig+0x5cc>
 8001b58:	e01e      	b.n	8001b98 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001b5a:	4b20      	ldr	r3, [pc, #128]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001b5c:	689a      	ldr	r2, [r3, #8]
 8001b5e:	4b1f      	ldr	r3, [pc, #124]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001b60:	2101      	movs	r1, #1
 8001b62:	438a      	bics	r2, r1
 8001b64:	609a      	str	r2, [r3, #8]
 8001b66:	4b23      	ldr	r3, [pc, #140]	; (8001bf4 <HAL_RCC_OscConfig+0x684>)
 8001b68:	6a1a      	ldr	r2, [r3, #32]
 8001b6a:	4b22      	ldr	r3, [pc, #136]	; (8001bf4 <HAL_RCC_OscConfig+0x684>)
 8001b6c:	4922      	ldr	r1, [pc, #136]	; (8001bf8 <HAL_RCC_OscConfig+0x688>)
 8001b6e:	400a      	ands	r2, r1
 8001b70:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b72:	f7ff fa6b 	bl	800104c <HAL_GetTick>
 8001b76:	0003      	movs	r3, r0
 8001b78:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b7c:	f7ff fa66 	bl	800104c <HAL_GetTick>
 8001b80:	0002      	movs	r2, r0
 8001b82:	69bb      	ldr	r3, [r7, #24]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e0a9      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001b8e:	4b13      	ldr	r3, [pc, #76]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	2202      	movs	r2, #2
 8001b94:	4013      	ands	r3, r2
 8001b96:	d1f1      	bne.n	8001b7c <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d100      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x632>
 8001ba0:	e09e      	b.n	8001ce0 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ba2:	6a3b      	ldr	r3, [r7, #32]
 8001ba4:	2b0c      	cmp	r3, #12
 8001ba6:	d100      	bne.n	8001baa <HAL_RCC_OscConfig+0x63a>
 8001ba8:	e077      	b.n	8001c9a <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d158      	bne.n	8001c64 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bb2:	4b0a      	ldr	r3, [pc, #40]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	4b09      	ldr	r3, [pc, #36]	; (8001bdc <HAL_RCC_OscConfig+0x66c>)
 8001bb8:	4910      	ldr	r1, [pc, #64]	; (8001bfc <HAL_RCC_OscConfig+0x68c>)
 8001bba:	400a      	ands	r2, r1
 8001bbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bbe:	f7ff fa45 	bl	800104c <HAL_GetTick>
 8001bc2:	0003      	movs	r3, r0
 8001bc4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001bc6:	e01b      	b.n	8001c00 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bc8:	f7ff fa40 	bl	800104c <HAL_GetTick>
 8001bcc:	0002      	movs	r2, r0
 8001bce:	69bb      	ldr	r3, [r7, #24]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d914      	bls.n	8001c00 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e083      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
 8001bda:	46c0      	nop			; (mov r8, r8)
 8001bdc:	40021000 	.word	0x40021000
 8001be0:	fffffeff 	.word	0xfffffeff
 8001be4:	40007000 	.word	0x40007000
 8001be8:	fffffbff 	.word	0xfffffbff
 8001bec:	00001388 	.word	0x00001388
 8001bf0:	efffffff 	.word	0xefffffff
 8001bf4:	40010000 	.word	0x40010000
 8001bf8:	ffffdfff 	.word	0xffffdfff
 8001bfc:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001c00:	4b3a      	ldr	r3, [pc, #232]	; (8001cec <HAL_RCC_OscConfig+0x77c>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	2380      	movs	r3, #128	; 0x80
 8001c06:	049b      	lsls	r3, r3, #18
 8001c08:	4013      	ands	r3, r2
 8001c0a:	d1dd      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c0c:	4b37      	ldr	r3, [pc, #220]	; (8001cec <HAL_RCC_OscConfig+0x77c>)
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	4a37      	ldr	r2, [pc, #220]	; (8001cf0 <HAL_RCC_OscConfig+0x780>)
 8001c12:	4013      	ands	r3, r2
 8001c14:	0019      	movs	r1, r3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1e:	431a      	orrs	r2, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c24:	431a      	orrs	r2, r3
 8001c26:	4b31      	ldr	r3, [pc, #196]	; (8001cec <HAL_RCC_OscConfig+0x77c>)
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c2c:	4b2f      	ldr	r3, [pc, #188]	; (8001cec <HAL_RCC_OscConfig+0x77c>)
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	4b2e      	ldr	r3, [pc, #184]	; (8001cec <HAL_RCC_OscConfig+0x77c>)
 8001c32:	2180      	movs	r1, #128	; 0x80
 8001c34:	0449      	lsls	r1, r1, #17
 8001c36:	430a      	orrs	r2, r1
 8001c38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c3a:	f7ff fa07 	bl	800104c <HAL_GetTick>
 8001c3e:	0003      	movs	r3, r0
 8001c40:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001c42:	e008      	b.n	8001c56 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c44:	f7ff fa02 	bl	800104c <HAL_GetTick>
 8001c48:	0002      	movs	r2, r0
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e045      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001c56:	4b25      	ldr	r3, [pc, #148]	; (8001cec <HAL_RCC_OscConfig+0x77c>)
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	2380      	movs	r3, #128	; 0x80
 8001c5c:	049b      	lsls	r3, r3, #18
 8001c5e:	4013      	ands	r3, r2
 8001c60:	d0f0      	beq.n	8001c44 <HAL_RCC_OscConfig+0x6d4>
 8001c62:	e03d      	b.n	8001ce0 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c64:	4b21      	ldr	r3, [pc, #132]	; (8001cec <HAL_RCC_OscConfig+0x77c>)
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	4b20      	ldr	r3, [pc, #128]	; (8001cec <HAL_RCC_OscConfig+0x77c>)
 8001c6a:	4922      	ldr	r1, [pc, #136]	; (8001cf4 <HAL_RCC_OscConfig+0x784>)
 8001c6c:	400a      	ands	r2, r1
 8001c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c70:	f7ff f9ec 	bl	800104c <HAL_GetTick>
 8001c74:	0003      	movs	r3, r0
 8001c76:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001c78:	e008      	b.n	8001c8c <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c7a:	f7ff f9e7 	bl	800104c <HAL_GetTick>
 8001c7e:	0002      	movs	r2, r0
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e02a      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001c8c:	4b17      	ldr	r3, [pc, #92]	; (8001cec <HAL_RCC_OscConfig+0x77c>)
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	2380      	movs	r3, #128	; 0x80
 8001c92:	049b      	lsls	r3, r3, #18
 8001c94:	4013      	ands	r3, r2
 8001c96:	d1f0      	bne.n	8001c7a <HAL_RCC_OscConfig+0x70a>
 8001c98:	e022      	b.n	8001ce0 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d101      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e01d      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ca6:	4b11      	ldr	r3, [pc, #68]	; (8001cec <HAL_RCC_OscConfig+0x77c>)
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cac:	69fa      	ldr	r2, [r7, #28]
 8001cae:	2380      	movs	r3, #128	; 0x80
 8001cb0:	025b      	lsls	r3, r3, #9
 8001cb2:	401a      	ands	r2, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d10f      	bne.n	8001cdc <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001cbc:	69fa      	ldr	r2, [r7, #28]
 8001cbe:	23f0      	movs	r3, #240	; 0xf0
 8001cc0:	039b      	lsls	r3, r3, #14
 8001cc2:	401a      	ands	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d107      	bne.n	8001cdc <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001ccc:	69fa      	ldr	r2, [r7, #28]
 8001cce:	23c0      	movs	r3, #192	; 0xc0
 8001cd0:	041b      	lsls	r3, r3, #16
 8001cd2:	401a      	ands	r2, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d001      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e000      	b.n	8001ce2 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	0018      	movs	r0, r3
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	b00a      	add	sp, #40	; 0x28
 8001ce8:	bdb0      	pop	{r4, r5, r7, pc}
 8001cea:	46c0      	nop			; (mov r8, r8)
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	ff02ffff 	.word	0xff02ffff
 8001cf4:	feffffff 	.word	0xfeffffff

08001cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cf8:	b5b0      	push	{r4, r5, r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d101      	bne.n	8001d0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e128      	b.n	8001f5e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d0c:	4b96      	ldr	r3, [pc, #600]	; (8001f68 <HAL_RCC_ClockConfig+0x270>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2201      	movs	r2, #1
 8001d12:	4013      	ands	r3, r2
 8001d14:	683a      	ldr	r2, [r7, #0]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d91e      	bls.n	8001d58 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1a:	4b93      	ldr	r3, [pc, #588]	; (8001f68 <HAL_RCC_ClockConfig+0x270>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	4393      	bics	r3, r2
 8001d22:	0019      	movs	r1, r3
 8001d24:	4b90      	ldr	r3, [pc, #576]	; (8001f68 <HAL_RCC_ClockConfig+0x270>)
 8001d26:	683a      	ldr	r2, [r7, #0]
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d2c:	f7ff f98e 	bl	800104c <HAL_GetTick>
 8001d30:	0003      	movs	r3, r0
 8001d32:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d34:	e009      	b.n	8001d4a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d36:	f7ff f989 	bl	800104c <HAL_GetTick>
 8001d3a:	0002      	movs	r2, r0
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	4a8a      	ldr	r2, [pc, #552]	; (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e109      	b.n	8001f5e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d4a:	4b87      	ldr	r3, [pc, #540]	; (8001f68 <HAL_RCC_ClockConfig+0x270>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2201      	movs	r2, #1
 8001d50:	4013      	ands	r3, r2
 8001d52:	683a      	ldr	r2, [r7, #0]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d1ee      	bne.n	8001d36 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2202      	movs	r2, #2
 8001d5e:	4013      	ands	r3, r2
 8001d60:	d009      	beq.n	8001d76 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d62:	4b83      	ldr	r3, [pc, #524]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001d64:	68db      	ldr	r3, [r3, #12]
 8001d66:	22f0      	movs	r2, #240	; 0xf0
 8001d68:	4393      	bics	r3, r2
 8001d6a:	0019      	movs	r1, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	689a      	ldr	r2, [r3, #8]
 8001d70:	4b7f      	ldr	r3, [pc, #508]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001d72:	430a      	orrs	r2, r1
 8001d74:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	d100      	bne.n	8001d82 <HAL_RCC_ClockConfig+0x8a>
 8001d80:	e089      	b.n	8001e96 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d107      	bne.n	8001d9a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d8a:	4b79      	ldr	r3, [pc, #484]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	2380      	movs	r3, #128	; 0x80
 8001d90:	029b      	lsls	r3, r3, #10
 8001d92:	4013      	ands	r3, r2
 8001d94:	d120      	bne.n	8001dd8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e0e1      	b.n	8001f5e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b03      	cmp	r3, #3
 8001da0:	d107      	bne.n	8001db2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001da2:	4b73      	ldr	r3, [pc, #460]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	2380      	movs	r3, #128	; 0x80
 8001da8:	049b      	lsls	r3, r3, #18
 8001daa:	4013      	ands	r3, r2
 8001dac:	d114      	bne.n	8001dd8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e0d5      	b.n	8001f5e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d106      	bne.n	8001dc8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001dba:	4b6d      	ldr	r3, [pc, #436]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	2204      	movs	r2, #4
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	d109      	bne.n	8001dd8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e0ca      	b.n	8001f5e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001dc8:	4b69      	ldr	r3, [pc, #420]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	2380      	movs	r3, #128	; 0x80
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	d101      	bne.n	8001dd8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e0c2      	b.n	8001f5e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dd8:	4b65      	ldr	r3, [pc, #404]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	2203      	movs	r2, #3
 8001dde:	4393      	bics	r3, r2
 8001de0:	0019      	movs	r1, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	685a      	ldr	r2, [r3, #4]
 8001de6:	4b62      	ldr	r3, [pc, #392]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001de8:	430a      	orrs	r2, r1
 8001dea:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dec:	f7ff f92e 	bl	800104c <HAL_GetTick>
 8001df0:	0003      	movs	r3, r0
 8001df2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d111      	bne.n	8001e20 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001dfc:	e009      	b.n	8001e12 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dfe:	f7ff f925 	bl	800104c <HAL_GetTick>
 8001e02:	0002      	movs	r2, r0
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	4a58      	ldr	r2, [pc, #352]	; (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e0a5      	b.n	8001f5e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e12:	4b57      	ldr	r3, [pc, #348]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	220c      	movs	r2, #12
 8001e18:	4013      	ands	r3, r2
 8001e1a:	2b08      	cmp	r3, #8
 8001e1c:	d1ef      	bne.n	8001dfe <HAL_RCC_ClockConfig+0x106>
 8001e1e:	e03a      	b.n	8001e96 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	2b03      	cmp	r3, #3
 8001e26:	d111      	bne.n	8001e4c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e28:	e009      	b.n	8001e3e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e2a:	f7ff f90f 	bl	800104c <HAL_GetTick>
 8001e2e:	0002      	movs	r2, r0
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	4a4d      	ldr	r2, [pc, #308]	; (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e08f      	b.n	8001f5e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e3e:	4b4c      	ldr	r3, [pc, #304]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	220c      	movs	r2, #12
 8001e44:	4013      	ands	r3, r2
 8001e46:	2b0c      	cmp	r3, #12
 8001e48:	d1ef      	bne.n	8001e2a <HAL_RCC_ClockConfig+0x132>
 8001e4a:	e024      	b.n	8001e96 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d11b      	bne.n	8001e8c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e54:	e009      	b.n	8001e6a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e56:	f7ff f8f9 	bl	800104c <HAL_GetTick>
 8001e5a:	0002      	movs	r2, r0
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	4a42      	ldr	r2, [pc, #264]	; (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e079      	b.n	8001f5e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e6a:	4b41      	ldr	r3, [pc, #260]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	220c      	movs	r2, #12
 8001e70:	4013      	ands	r3, r2
 8001e72:	2b04      	cmp	r3, #4
 8001e74:	d1ef      	bne.n	8001e56 <HAL_RCC_ClockConfig+0x15e>
 8001e76:	e00e      	b.n	8001e96 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e78:	f7ff f8e8 	bl	800104c <HAL_GetTick>
 8001e7c:	0002      	movs	r2, r0
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	4a3a      	ldr	r2, [pc, #232]	; (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d901      	bls.n	8001e8c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e068      	b.n	8001f5e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001e8c:	4b38      	ldr	r3, [pc, #224]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	220c      	movs	r2, #12
 8001e92:	4013      	ands	r3, r2
 8001e94:	d1f0      	bne.n	8001e78 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e96:	4b34      	ldr	r3, [pc, #208]	; (8001f68 <HAL_RCC_ClockConfig+0x270>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	683a      	ldr	r2, [r7, #0]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d21e      	bcs.n	8001ee2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ea4:	4b30      	ldr	r3, [pc, #192]	; (8001f68 <HAL_RCC_ClockConfig+0x270>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	4393      	bics	r3, r2
 8001eac:	0019      	movs	r1, r3
 8001eae:	4b2e      	ldr	r3, [pc, #184]	; (8001f68 <HAL_RCC_ClockConfig+0x270>)
 8001eb0:	683a      	ldr	r2, [r7, #0]
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001eb6:	f7ff f8c9 	bl	800104c <HAL_GetTick>
 8001eba:	0003      	movs	r3, r0
 8001ebc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ebe:	e009      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ec0:	f7ff f8c4 	bl	800104c <HAL_GetTick>
 8001ec4:	0002      	movs	r2, r0
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	4a28      	ldr	r2, [pc, #160]	; (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d901      	bls.n	8001ed4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e044      	b.n	8001f5e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ed4:	4b24      	ldr	r3, [pc, #144]	; (8001f68 <HAL_RCC_ClockConfig+0x270>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2201      	movs	r2, #1
 8001eda:	4013      	ands	r3, r2
 8001edc:	683a      	ldr	r2, [r7, #0]
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d1ee      	bne.n	8001ec0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	2204      	movs	r2, #4
 8001ee8:	4013      	ands	r3, r2
 8001eea:	d009      	beq.n	8001f00 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001eec:	4b20      	ldr	r3, [pc, #128]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	4a20      	ldr	r2, [pc, #128]	; (8001f74 <HAL_RCC_ClockConfig+0x27c>)
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	0019      	movs	r1, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	68da      	ldr	r2, [r3, #12]
 8001efa:	4b1d      	ldr	r3, [pc, #116]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001efc:	430a      	orrs	r2, r1
 8001efe:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2208      	movs	r2, #8
 8001f06:	4013      	ands	r3, r2
 8001f08:	d00a      	beq.n	8001f20 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f0a:	4b19      	ldr	r3, [pc, #100]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001f0c:	68db      	ldr	r3, [r3, #12]
 8001f0e:	4a1a      	ldr	r2, [pc, #104]	; (8001f78 <HAL_RCC_ClockConfig+0x280>)
 8001f10:	4013      	ands	r3, r2
 8001f12:	0019      	movs	r1, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	691b      	ldr	r3, [r3, #16]
 8001f18:	00da      	lsls	r2, r3, #3
 8001f1a:	4b15      	ldr	r3, [pc, #84]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001f1c:	430a      	orrs	r2, r1
 8001f1e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f20:	f000 f832 	bl	8001f88 <HAL_RCC_GetSysClockFreq>
 8001f24:	0001      	movs	r1, r0
 8001f26:	4b12      	ldr	r3, [pc, #72]	; (8001f70 <HAL_RCC_ClockConfig+0x278>)
 8001f28:	68db      	ldr	r3, [r3, #12]
 8001f2a:	091b      	lsrs	r3, r3, #4
 8001f2c:	220f      	movs	r2, #15
 8001f2e:	4013      	ands	r3, r2
 8001f30:	4a12      	ldr	r2, [pc, #72]	; (8001f7c <HAL_RCC_ClockConfig+0x284>)
 8001f32:	5cd3      	ldrb	r3, [r2, r3]
 8001f34:	000a      	movs	r2, r1
 8001f36:	40da      	lsrs	r2, r3
 8001f38:	4b11      	ldr	r3, [pc, #68]	; (8001f80 <HAL_RCC_ClockConfig+0x288>)
 8001f3a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001f3c:	4b11      	ldr	r3, [pc, #68]	; (8001f84 <HAL_RCC_ClockConfig+0x28c>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	250b      	movs	r5, #11
 8001f42:	197c      	adds	r4, r7, r5
 8001f44:	0018      	movs	r0, r3
 8001f46:	f7ff f83b 	bl	8000fc0 <HAL_InitTick>
 8001f4a:	0003      	movs	r3, r0
 8001f4c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001f4e:	197b      	adds	r3, r7, r5
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d002      	beq.n	8001f5c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001f56:	197b      	adds	r3, r7, r5
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	e000      	b.n	8001f5e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	0018      	movs	r0, r3
 8001f60:	46bd      	mov	sp, r7
 8001f62:	b004      	add	sp, #16
 8001f64:	bdb0      	pop	{r4, r5, r7, pc}
 8001f66:	46c0      	nop			; (mov r8, r8)
 8001f68:	40022000 	.word	0x40022000
 8001f6c:	00001388 	.word	0x00001388
 8001f70:	40021000 	.word	0x40021000
 8001f74:	fffff8ff 	.word	0xfffff8ff
 8001f78:	ffffc7ff 	.word	0xffffc7ff
 8001f7c:	08003f70 	.word	0x08003f70
 8001f80:	20000000 	.word	0x20000000
 8001f84:	20000004 	.word	0x20000004

08001f88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f88:	b5b0      	push	{r4, r5, r7, lr}
 8001f8a:	b08e      	sub	sp, #56	; 0x38
 8001f8c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001f8e:	4b4c      	ldr	r3, [pc, #304]	; (80020c0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f96:	230c      	movs	r3, #12
 8001f98:	4013      	ands	r3, r2
 8001f9a:	2b0c      	cmp	r3, #12
 8001f9c:	d014      	beq.n	8001fc8 <HAL_RCC_GetSysClockFreq+0x40>
 8001f9e:	d900      	bls.n	8001fa2 <HAL_RCC_GetSysClockFreq+0x1a>
 8001fa0:	e07b      	b.n	800209a <HAL_RCC_GetSysClockFreq+0x112>
 8001fa2:	2b04      	cmp	r3, #4
 8001fa4:	d002      	beq.n	8001fac <HAL_RCC_GetSysClockFreq+0x24>
 8001fa6:	2b08      	cmp	r3, #8
 8001fa8:	d00b      	beq.n	8001fc2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001faa:	e076      	b.n	800209a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001fac:	4b44      	ldr	r3, [pc, #272]	; (80020c0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2210      	movs	r2, #16
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	d002      	beq.n	8001fbc <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001fb6:	4b43      	ldr	r3, [pc, #268]	; (80020c4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001fb8:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001fba:	e07c      	b.n	80020b6 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001fbc:	4b42      	ldr	r3, [pc, #264]	; (80020c8 <HAL_RCC_GetSysClockFreq+0x140>)
 8001fbe:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001fc0:	e079      	b.n	80020b6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fc2:	4b42      	ldr	r3, [pc, #264]	; (80020cc <HAL_RCC_GetSysClockFreq+0x144>)
 8001fc4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001fc6:	e076      	b.n	80020b6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fca:	0c9a      	lsrs	r2, r3, #18
 8001fcc:	230f      	movs	r3, #15
 8001fce:	401a      	ands	r2, r3
 8001fd0:	4b3f      	ldr	r3, [pc, #252]	; (80020d0 <HAL_RCC_GetSysClockFreq+0x148>)
 8001fd2:	5c9b      	ldrb	r3, [r3, r2]
 8001fd4:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fd8:	0d9a      	lsrs	r2, r3, #22
 8001fda:	2303      	movs	r3, #3
 8001fdc:	4013      	ands	r3, r2
 8001fde:	3301      	adds	r3, #1
 8001fe0:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001fe2:	4b37      	ldr	r3, [pc, #220]	; (80020c0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001fe4:	68da      	ldr	r2, [r3, #12]
 8001fe6:	2380      	movs	r3, #128	; 0x80
 8001fe8:	025b      	lsls	r3, r3, #9
 8001fea:	4013      	ands	r3, r2
 8001fec:	d01a      	beq.n	8002024 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ff0:	61bb      	str	r3, [r7, #24]
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	61fb      	str	r3, [r7, #28]
 8001ff6:	4a35      	ldr	r2, [pc, #212]	; (80020cc <HAL_RCC_GetSysClockFreq+0x144>)
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	69b8      	ldr	r0, [r7, #24]
 8001ffc:	69f9      	ldr	r1, [r7, #28]
 8001ffe:	f7fe f939 	bl	8000274 <__aeabi_lmul>
 8002002:	0002      	movs	r2, r0
 8002004:	000b      	movs	r3, r1
 8002006:	0010      	movs	r0, r2
 8002008:	0019      	movs	r1, r3
 800200a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800200c:	613b      	str	r3, [r7, #16]
 800200e:	2300      	movs	r3, #0
 8002010:	617b      	str	r3, [r7, #20]
 8002012:	693a      	ldr	r2, [r7, #16]
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	f7fe f90d 	bl	8000234 <__aeabi_uldivmod>
 800201a:	0002      	movs	r2, r0
 800201c:	000b      	movs	r3, r1
 800201e:	0013      	movs	r3, r2
 8002020:	637b      	str	r3, [r7, #52]	; 0x34
 8002022:	e037      	b.n	8002094 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002024:	4b26      	ldr	r3, [pc, #152]	; (80020c0 <HAL_RCC_GetSysClockFreq+0x138>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2210      	movs	r2, #16
 800202a:	4013      	ands	r3, r2
 800202c:	d01a      	beq.n	8002064 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800202e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002030:	60bb      	str	r3, [r7, #8]
 8002032:	2300      	movs	r3, #0
 8002034:	60fb      	str	r3, [r7, #12]
 8002036:	4a23      	ldr	r2, [pc, #140]	; (80020c4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002038:	2300      	movs	r3, #0
 800203a:	68b8      	ldr	r0, [r7, #8]
 800203c:	68f9      	ldr	r1, [r7, #12]
 800203e:	f7fe f919 	bl	8000274 <__aeabi_lmul>
 8002042:	0002      	movs	r2, r0
 8002044:	000b      	movs	r3, r1
 8002046:	0010      	movs	r0, r2
 8002048:	0019      	movs	r1, r3
 800204a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800204c:	603b      	str	r3, [r7, #0]
 800204e:	2300      	movs	r3, #0
 8002050:	607b      	str	r3, [r7, #4]
 8002052:	683a      	ldr	r2, [r7, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	f7fe f8ed 	bl	8000234 <__aeabi_uldivmod>
 800205a:	0002      	movs	r2, r0
 800205c:	000b      	movs	r3, r1
 800205e:	0013      	movs	r3, r2
 8002060:	637b      	str	r3, [r7, #52]	; 0x34
 8002062:	e017      	b.n	8002094 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002066:	0018      	movs	r0, r3
 8002068:	2300      	movs	r3, #0
 800206a:	0019      	movs	r1, r3
 800206c:	4a16      	ldr	r2, [pc, #88]	; (80020c8 <HAL_RCC_GetSysClockFreq+0x140>)
 800206e:	2300      	movs	r3, #0
 8002070:	f7fe f900 	bl	8000274 <__aeabi_lmul>
 8002074:	0002      	movs	r2, r0
 8002076:	000b      	movs	r3, r1
 8002078:	0010      	movs	r0, r2
 800207a:	0019      	movs	r1, r3
 800207c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800207e:	001c      	movs	r4, r3
 8002080:	2300      	movs	r3, #0
 8002082:	001d      	movs	r5, r3
 8002084:	0022      	movs	r2, r4
 8002086:	002b      	movs	r3, r5
 8002088:	f7fe f8d4 	bl	8000234 <__aeabi_uldivmod>
 800208c:	0002      	movs	r2, r0
 800208e:	000b      	movs	r3, r1
 8002090:	0013      	movs	r3, r2
 8002092:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002094:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002096:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002098:	e00d      	b.n	80020b6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800209a:	4b09      	ldr	r3, [pc, #36]	; (80020c0 <HAL_RCC_GetSysClockFreq+0x138>)
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	0b5b      	lsrs	r3, r3, #13
 80020a0:	2207      	movs	r2, #7
 80020a2:	4013      	ands	r3, r2
 80020a4:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80020a6:	6a3b      	ldr	r3, [r7, #32]
 80020a8:	3301      	adds	r3, #1
 80020aa:	2280      	movs	r2, #128	; 0x80
 80020ac:	0212      	lsls	r2, r2, #8
 80020ae:	409a      	lsls	r2, r3
 80020b0:	0013      	movs	r3, r2
 80020b2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80020b4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80020b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80020b8:	0018      	movs	r0, r3
 80020ba:	46bd      	mov	sp, r7
 80020bc:	b00e      	add	sp, #56	; 0x38
 80020be:	bdb0      	pop	{r4, r5, r7, pc}
 80020c0:	40021000 	.word	0x40021000
 80020c4:	003d0900 	.word	0x003d0900
 80020c8:	00f42400 	.word	0x00f42400
 80020cc:	007a1200 	.word	0x007a1200
 80020d0:	08003f88 	.word	0x08003f88

080020d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020d8:	4b02      	ldr	r3, [pc, #8]	; (80020e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80020da:	681b      	ldr	r3, [r3, #0]
}
 80020dc:	0018      	movs	r0, r3
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	46c0      	nop			; (mov r8, r8)
 80020e4:	20000000 	.word	0x20000000

080020e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020ec:	f7ff fff2 	bl	80020d4 <HAL_RCC_GetHCLKFreq>
 80020f0:	0001      	movs	r1, r0
 80020f2:	4b06      	ldr	r3, [pc, #24]	; (800210c <HAL_RCC_GetPCLK1Freq+0x24>)
 80020f4:	68db      	ldr	r3, [r3, #12]
 80020f6:	0a1b      	lsrs	r3, r3, #8
 80020f8:	2207      	movs	r2, #7
 80020fa:	4013      	ands	r3, r2
 80020fc:	4a04      	ldr	r2, [pc, #16]	; (8002110 <HAL_RCC_GetPCLK1Freq+0x28>)
 80020fe:	5cd3      	ldrb	r3, [r2, r3]
 8002100:	40d9      	lsrs	r1, r3
 8002102:	000b      	movs	r3, r1
}
 8002104:	0018      	movs	r0, r3
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	46c0      	nop			; (mov r8, r8)
 800210c:	40021000 	.word	0x40021000
 8002110:	08003f80 	.word	0x08003f80

08002114 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002118:	f7ff ffdc 	bl	80020d4 <HAL_RCC_GetHCLKFreq>
 800211c:	0001      	movs	r1, r0
 800211e:	4b06      	ldr	r3, [pc, #24]	; (8002138 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	0adb      	lsrs	r3, r3, #11
 8002124:	2207      	movs	r2, #7
 8002126:	4013      	ands	r3, r2
 8002128:	4a04      	ldr	r2, [pc, #16]	; (800213c <HAL_RCC_GetPCLK2Freq+0x28>)
 800212a:	5cd3      	ldrb	r3, [r2, r3]
 800212c:	40d9      	lsrs	r1, r3
 800212e:	000b      	movs	r3, r1
}
 8002130:	0018      	movs	r0, r3
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	46c0      	nop			; (mov r8, r8)
 8002138:	40021000 	.word	0x40021000
 800213c:	08003f80 	.word	0x08003f80

08002140 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002148:	2317      	movs	r3, #23
 800214a:	18fb      	adds	r3, r7, r3
 800214c:	2200      	movs	r2, #0
 800214e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2220      	movs	r2, #32
 8002156:	4013      	ands	r3, r2
 8002158:	d106      	bne.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	2380      	movs	r3, #128	; 0x80
 8002160:	011b      	lsls	r3, r3, #4
 8002162:	4013      	ands	r3, r2
 8002164:	d100      	bne.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8002166:	e104      	b.n	8002372 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002168:	4bb1      	ldr	r3, [pc, #708]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800216a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800216c:	2380      	movs	r3, #128	; 0x80
 800216e:	055b      	lsls	r3, r3, #21
 8002170:	4013      	ands	r3, r2
 8002172:	d10a      	bne.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002174:	4bae      	ldr	r3, [pc, #696]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002176:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002178:	4bad      	ldr	r3, [pc, #692]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800217a:	2180      	movs	r1, #128	; 0x80
 800217c:	0549      	lsls	r1, r1, #21
 800217e:	430a      	orrs	r2, r1
 8002180:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002182:	2317      	movs	r3, #23
 8002184:	18fb      	adds	r3, r7, r3
 8002186:	2201      	movs	r2, #1
 8002188:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800218a:	4baa      	ldr	r3, [pc, #680]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	2380      	movs	r3, #128	; 0x80
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	4013      	ands	r3, r2
 8002194:	d11a      	bne.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002196:	4ba7      	ldr	r3, [pc, #668]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	4ba6      	ldr	r3, [pc, #664]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800219c:	2180      	movs	r1, #128	; 0x80
 800219e:	0049      	lsls	r1, r1, #1
 80021a0:	430a      	orrs	r2, r1
 80021a2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021a4:	f7fe ff52 	bl	800104c <HAL_GetTick>
 80021a8:	0003      	movs	r3, r0
 80021aa:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ac:	e008      	b.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021ae:	f7fe ff4d 	bl	800104c <HAL_GetTick>
 80021b2:	0002      	movs	r2, r0
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	2b64      	cmp	r3, #100	; 0x64
 80021ba:	d901      	bls.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80021bc:	2303      	movs	r3, #3
 80021be:	e133      	b.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c0:	4b9c      	ldr	r3, [pc, #624]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	2380      	movs	r3, #128	; 0x80
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	4013      	ands	r3, r2
 80021ca:	d0f0      	beq.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80021cc:	4b98      	ldr	r3, [pc, #608]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	23c0      	movs	r3, #192	; 0xc0
 80021d2:	039b      	lsls	r3, r3, #14
 80021d4:	4013      	ands	r3, r2
 80021d6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	23c0      	movs	r3, #192	; 0xc0
 80021de:	039b      	lsls	r3, r3, #14
 80021e0:	4013      	ands	r3, r2
 80021e2:	68fa      	ldr	r2, [r7, #12]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d107      	bne.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	689a      	ldr	r2, [r3, #8]
 80021ec:	23c0      	movs	r3, #192	; 0xc0
 80021ee:	039b      	lsls	r3, r3, #14
 80021f0:	4013      	ands	r3, r2
 80021f2:	68fa      	ldr	r2, [r7, #12]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d013      	beq.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	685a      	ldr	r2, [r3, #4]
 80021fc:	23c0      	movs	r3, #192	; 0xc0
 80021fe:	029b      	lsls	r3, r3, #10
 8002200:	401a      	ands	r2, r3
 8002202:	23c0      	movs	r3, #192	; 0xc0
 8002204:	029b      	lsls	r3, r3, #10
 8002206:	429a      	cmp	r2, r3
 8002208:	d10a      	bne.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800220a:	4b89      	ldr	r3, [pc, #548]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	2380      	movs	r3, #128	; 0x80
 8002210:	029b      	lsls	r3, r3, #10
 8002212:	401a      	ands	r2, r3
 8002214:	2380      	movs	r3, #128	; 0x80
 8002216:	029b      	lsls	r3, r3, #10
 8002218:	429a      	cmp	r2, r3
 800221a:	d101      	bne.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e103      	b.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002220:	4b83      	ldr	r3, [pc, #524]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002222:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002224:	23c0      	movs	r3, #192	; 0xc0
 8002226:	029b      	lsls	r3, r3, #10
 8002228:	4013      	ands	r3, r2
 800222a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d049      	beq.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	685a      	ldr	r2, [r3, #4]
 8002236:	23c0      	movs	r3, #192	; 0xc0
 8002238:	029b      	lsls	r3, r3, #10
 800223a:	4013      	ands	r3, r2
 800223c:	68fa      	ldr	r2, [r7, #12]
 800223e:	429a      	cmp	r2, r3
 8002240:	d004      	beq.n	800224c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2220      	movs	r2, #32
 8002248:	4013      	ands	r3, r2
 800224a:	d10d      	bne.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	689a      	ldr	r2, [r3, #8]
 8002250:	23c0      	movs	r3, #192	; 0xc0
 8002252:	029b      	lsls	r3, r3, #10
 8002254:	4013      	ands	r3, r2
 8002256:	68fa      	ldr	r2, [r7, #12]
 8002258:	429a      	cmp	r2, r3
 800225a:	d034      	beq.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	2380      	movs	r3, #128	; 0x80
 8002262:	011b      	lsls	r3, r3, #4
 8002264:	4013      	ands	r3, r2
 8002266:	d02e      	beq.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002268:	4b71      	ldr	r3, [pc, #452]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800226a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800226c:	4a72      	ldr	r2, [pc, #456]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800226e:	4013      	ands	r3, r2
 8002270:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002272:	4b6f      	ldr	r3, [pc, #444]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002274:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002276:	4b6e      	ldr	r3, [pc, #440]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002278:	2180      	movs	r1, #128	; 0x80
 800227a:	0309      	lsls	r1, r1, #12
 800227c:	430a      	orrs	r2, r1
 800227e:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002280:	4b6b      	ldr	r3, [pc, #428]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002282:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002284:	4b6a      	ldr	r3, [pc, #424]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002286:	496d      	ldr	r1, [pc, #436]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002288:	400a      	ands	r2, r1
 800228a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800228c:	4b68      	ldr	r3, [pc, #416]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800228e:	68fa      	ldr	r2, [r7, #12]
 8002290:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002292:	68fa      	ldr	r2, [r7, #12]
 8002294:	2380      	movs	r3, #128	; 0x80
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	4013      	ands	r3, r2
 800229a:	d014      	beq.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229c:	f7fe fed6 	bl	800104c <HAL_GetTick>
 80022a0:	0003      	movs	r3, r0
 80022a2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80022a4:	e009      	b.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022a6:	f7fe fed1 	bl	800104c <HAL_GetTick>
 80022aa:	0002      	movs	r2, r0
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	4a63      	ldr	r2, [pc, #396]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d901      	bls.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e0b6      	b.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80022ba:	4b5d      	ldr	r3, [pc, #372]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022be:	2380      	movs	r3, #128	; 0x80
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	4013      	ands	r3, r2
 80022c4:	d0ef      	beq.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	2380      	movs	r3, #128	; 0x80
 80022cc:	011b      	lsls	r3, r3, #4
 80022ce:	4013      	ands	r3, r2
 80022d0:	d01f      	beq.n	8002312 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	689a      	ldr	r2, [r3, #8]
 80022d6:	23c0      	movs	r3, #192	; 0xc0
 80022d8:	029b      	lsls	r3, r3, #10
 80022da:	401a      	ands	r2, r3
 80022dc:	23c0      	movs	r3, #192	; 0xc0
 80022de:	029b      	lsls	r3, r3, #10
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d10c      	bne.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80022e4:	4b52      	ldr	r3, [pc, #328]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a56      	ldr	r2, [pc, #344]	; (8002444 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80022ea:	4013      	ands	r3, r2
 80022ec:	0019      	movs	r1, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	23c0      	movs	r3, #192	; 0xc0
 80022f4:	039b      	lsls	r3, r3, #14
 80022f6:	401a      	ands	r2, r3
 80022f8:	4b4d      	ldr	r3, [pc, #308]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022fa:	430a      	orrs	r2, r1
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	4b4c      	ldr	r3, [pc, #304]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002300:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	689a      	ldr	r2, [r3, #8]
 8002306:	23c0      	movs	r3, #192	; 0xc0
 8002308:	029b      	lsls	r3, r3, #10
 800230a:	401a      	ands	r2, r3
 800230c:	4b48      	ldr	r3, [pc, #288]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800230e:	430a      	orrs	r2, r1
 8002310:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2220      	movs	r2, #32
 8002318:	4013      	ands	r3, r2
 800231a:	d01f      	beq.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685a      	ldr	r2, [r3, #4]
 8002320:	23c0      	movs	r3, #192	; 0xc0
 8002322:	029b      	lsls	r3, r3, #10
 8002324:	401a      	ands	r2, r3
 8002326:	23c0      	movs	r3, #192	; 0xc0
 8002328:	029b      	lsls	r3, r3, #10
 800232a:	429a      	cmp	r2, r3
 800232c:	d10c      	bne.n	8002348 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800232e:	4b40      	ldr	r3, [pc, #256]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a44      	ldr	r2, [pc, #272]	; (8002444 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002334:	4013      	ands	r3, r2
 8002336:	0019      	movs	r1, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	685a      	ldr	r2, [r3, #4]
 800233c:	23c0      	movs	r3, #192	; 0xc0
 800233e:	039b      	lsls	r3, r3, #14
 8002340:	401a      	ands	r2, r3
 8002342:	4b3b      	ldr	r3, [pc, #236]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002344:	430a      	orrs	r2, r1
 8002346:	601a      	str	r2, [r3, #0]
 8002348:	4b39      	ldr	r3, [pc, #228]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800234a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685a      	ldr	r2, [r3, #4]
 8002350:	23c0      	movs	r3, #192	; 0xc0
 8002352:	029b      	lsls	r3, r3, #10
 8002354:	401a      	ands	r2, r3
 8002356:	4b36      	ldr	r3, [pc, #216]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002358:	430a      	orrs	r2, r1
 800235a:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800235c:	2317      	movs	r3, #23
 800235e:	18fb      	adds	r3, r7, r3
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d105      	bne.n	8002372 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002366:	4b32      	ldr	r3, [pc, #200]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002368:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800236a:	4b31      	ldr	r3, [pc, #196]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800236c:	4936      	ldr	r1, [pc, #216]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800236e:	400a      	ands	r2, r1
 8002370:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2201      	movs	r2, #1
 8002378:	4013      	ands	r3, r2
 800237a:	d009      	beq.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800237c:	4b2c      	ldr	r3, [pc, #176]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800237e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002380:	2203      	movs	r2, #3
 8002382:	4393      	bics	r3, r2
 8002384:	0019      	movs	r1, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	68da      	ldr	r2, [r3, #12]
 800238a:	4b29      	ldr	r3, [pc, #164]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800238c:	430a      	orrs	r2, r1
 800238e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2202      	movs	r2, #2
 8002396:	4013      	ands	r3, r2
 8002398:	d009      	beq.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800239a:	4b25      	ldr	r3, [pc, #148]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800239c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800239e:	220c      	movs	r2, #12
 80023a0:	4393      	bics	r3, r2
 80023a2:	0019      	movs	r1, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	691a      	ldr	r2, [r3, #16]
 80023a8:	4b21      	ldr	r3, [pc, #132]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80023aa:	430a      	orrs	r2, r1
 80023ac:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2204      	movs	r2, #4
 80023b4:	4013      	ands	r3, r2
 80023b6:	d009      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80023b8:	4b1d      	ldr	r3, [pc, #116]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80023ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023bc:	4a23      	ldr	r2, [pc, #140]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 80023be:	4013      	ands	r3, r2
 80023c0:	0019      	movs	r1, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	695a      	ldr	r2, [r3, #20]
 80023c6:	4b1a      	ldr	r3, [pc, #104]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80023c8:	430a      	orrs	r2, r1
 80023ca:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2208      	movs	r2, #8
 80023d2:	4013      	ands	r3, r2
 80023d4:	d009      	beq.n	80023ea <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023d6:	4b16      	ldr	r3, [pc, #88]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80023d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023da:	4a1d      	ldr	r2, [pc, #116]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80023dc:	4013      	ands	r3, r2
 80023de:	0019      	movs	r1, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	699a      	ldr	r2, [r3, #24]
 80023e4:	4b12      	ldr	r3, [pc, #72]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80023e6:	430a      	orrs	r2, r1
 80023e8:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2240      	movs	r2, #64	; 0x40
 80023f0:	4013      	ands	r3, r2
 80023f2:	d009      	beq.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80023f4:	4b0e      	ldr	r3, [pc, #56]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80023f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023f8:	4a16      	ldr	r2, [pc, #88]	; (8002454 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80023fa:	4013      	ands	r3, r2
 80023fc:	0019      	movs	r1, r3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6a1a      	ldr	r2, [r3, #32]
 8002402:	4b0b      	ldr	r3, [pc, #44]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002404:	430a      	orrs	r2, r1
 8002406:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2280      	movs	r2, #128	; 0x80
 800240e:	4013      	ands	r3, r2
 8002410:	d009      	beq.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002412:	4b07      	ldr	r3, [pc, #28]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002416:	4a10      	ldr	r2, [pc, #64]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8002418:	4013      	ands	r3, r2
 800241a:	0019      	movs	r1, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	69da      	ldr	r2, [r3, #28]
 8002420:	4b03      	ldr	r3, [pc, #12]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002422:	430a      	orrs	r2, r1
 8002424:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002426:	2300      	movs	r3, #0
}
 8002428:	0018      	movs	r0, r3
 800242a:	46bd      	mov	sp, r7
 800242c:	b006      	add	sp, #24
 800242e:	bd80      	pop	{r7, pc}
 8002430:	40021000 	.word	0x40021000
 8002434:	40007000 	.word	0x40007000
 8002438:	fffcffff 	.word	0xfffcffff
 800243c:	fff7ffff 	.word	0xfff7ffff
 8002440:	00001388 	.word	0x00001388
 8002444:	ffcfffff 	.word	0xffcfffff
 8002448:	efffffff 	.word	0xefffffff
 800244c:	fffff3ff 	.word	0xfffff3ff
 8002450:	ffffcfff 	.word	0xffffcfff
 8002454:	fbffffff 	.word	0xfbffffff
 8002458:	fff3ffff 	.word	0xfff3ffff

0800245c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d101      	bne.n	800246e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e044      	b.n	80024f8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002472:	2b00      	cmp	r3, #0
 8002474:	d107      	bne.n	8002486 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2278      	movs	r2, #120	; 0x78
 800247a:	2100      	movs	r1, #0
 800247c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	0018      	movs	r0, r3
 8002482:	f7fe fc5d 	bl	8000d40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2224      	movs	r2, #36	; 0x24
 800248a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2101      	movs	r1, #1
 8002498:	438a      	bics	r2, r1
 800249a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	0018      	movs	r0, r3
 80024a0:	f000 f8d0 	bl	8002644 <UART_SetConfig>
 80024a4:	0003      	movs	r3, r0
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d101      	bne.n	80024ae <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e024      	b.n	80024f8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d003      	beq.n	80024be <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	0018      	movs	r0, r3
 80024ba:	f000 fb47 	bl	8002b4c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	490d      	ldr	r1, [pc, #52]	; (8002500 <HAL_UART_Init+0xa4>)
 80024ca:	400a      	ands	r2, r1
 80024cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	689a      	ldr	r2, [r3, #8]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	212a      	movs	r1, #42	; 0x2a
 80024da:	438a      	bics	r2, r1
 80024dc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2101      	movs	r1, #1
 80024ea:	430a      	orrs	r2, r1
 80024ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	0018      	movs	r0, r3
 80024f2:	f000 fbdf 	bl	8002cb4 <UART_CheckIdleState>
 80024f6:	0003      	movs	r3, r0
}
 80024f8:	0018      	movs	r0, r3
 80024fa:	46bd      	mov	sp, r7
 80024fc:	b002      	add	sp, #8
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	ffffb7ff 	.word	0xffffb7ff

08002504 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b08a      	sub	sp, #40	; 0x28
 8002508:	af02      	add	r7, sp, #8
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	603b      	str	r3, [r7, #0]
 8002510:	1dbb      	adds	r3, r7, #6
 8002512:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002518:	2b20      	cmp	r3, #32
 800251a:	d000      	beq.n	800251e <HAL_UART_Transmit+0x1a>
 800251c:	e08c      	b.n	8002638 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d003      	beq.n	800252c <HAL_UART_Transmit+0x28>
 8002524:	1dbb      	adds	r3, r7, #6
 8002526:	881b      	ldrh	r3, [r3, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d101      	bne.n	8002530 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e084      	b.n	800263a <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	689a      	ldr	r2, [r3, #8]
 8002534:	2380      	movs	r3, #128	; 0x80
 8002536:	015b      	lsls	r3, r3, #5
 8002538:	429a      	cmp	r2, r3
 800253a:	d109      	bne.n	8002550 <HAL_UART_Transmit+0x4c>
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	691b      	ldr	r3, [r3, #16]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d105      	bne.n	8002550 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	2201      	movs	r2, #1
 8002548:	4013      	ands	r3, r2
 800254a:	d001      	beq.n	8002550 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e074      	b.n	800263a <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2284      	movs	r2, #132	; 0x84
 8002554:	2100      	movs	r1, #0
 8002556:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2221      	movs	r2, #33	; 0x21
 800255c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800255e:	f7fe fd75 	bl	800104c <HAL_GetTick>
 8002562:	0003      	movs	r3, r0
 8002564:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	1dba      	adds	r2, r7, #6
 800256a:	2150      	movs	r1, #80	; 0x50
 800256c:	8812      	ldrh	r2, [r2, #0]
 800256e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	1dba      	adds	r2, r7, #6
 8002574:	2152      	movs	r1, #82	; 0x52
 8002576:	8812      	ldrh	r2, [r2, #0]
 8002578:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	689a      	ldr	r2, [r3, #8]
 800257e:	2380      	movs	r3, #128	; 0x80
 8002580:	015b      	lsls	r3, r3, #5
 8002582:	429a      	cmp	r2, r3
 8002584:	d108      	bne.n	8002598 <HAL_UART_Transmit+0x94>
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d104      	bne.n	8002598 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800258e:	2300      	movs	r3, #0
 8002590:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	61bb      	str	r3, [r7, #24]
 8002596:	e003      	b.n	80025a0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800259c:	2300      	movs	r3, #0
 800259e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80025a0:	e02f      	b.n	8002602 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025a2:	697a      	ldr	r2, [r7, #20]
 80025a4:	68f8      	ldr	r0, [r7, #12]
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	9300      	str	r3, [sp, #0]
 80025aa:	0013      	movs	r3, r2
 80025ac:	2200      	movs	r2, #0
 80025ae:	2180      	movs	r1, #128	; 0x80
 80025b0:	f000 fc28 	bl	8002e04 <UART_WaitOnFlagUntilTimeout>
 80025b4:	1e03      	subs	r3, r0, #0
 80025b6:	d004      	beq.n	80025c2 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2220      	movs	r2, #32
 80025bc:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e03b      	b.n	800263a <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d10b      	bne.n	80025e0 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	881b      	ldrh	r3, [r3, #0]
 80025cc:	001a      	movs	r2, r3
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	05d2      	lsls	r2, r2, #23
 80025d4:	0dd2      	lsrs	r2, r2, #23
 80025d6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	3302      	adds	r3, #2
 80025dc:	61bb      	str	r3, [r7, #24]
 80025de:	e007      	b.n	80025f0 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	781a      	ldrb	r2, [r3, #0]
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	3301      	adds	r3, #1
 80025ee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2252      	movs	r2, #82	; 0x52
 80025f4:	5a9b      	ldrh	r3, [r3, r2]
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	3b01      	subs	r3, #1
 80025fa:	b299      	uxth	r1, r3
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2252      	movs	r2, #82	; 0x52
 8002600:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2252      	movs	r2, #82	; 0x52
 8002606:	5a9b      	ldrh	r3, [r3, r2]
 8002608:	b29b      	uxth	r3, r3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d1c9      	bne.n	80025a2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	68f8      	ldr	r0, [r7, #12]
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	0013      	movs	r3, r2
 8002618:	2200      	movs	r2, #0
 800261a:	2140      	movs	r1, #64	; 0x40
 800261c:	f000 fbf2 	bl	8002e04 <UART_WaitOnFlagUntilTimeout>
 8002620:	1e03      	subs	r3, r0, #0
 8002622:	d004      	beq.n	800262e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2220      	movs	r2, #32
 8002628:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e005      	b.n	800263a <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2220      	movs	r2, #32
 8002632:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002634:	2300      	movs	r3, #0
 8002636:	e000      	b.n	800263a <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002638:	2302      	movs	r3, #2
  }
}
 800263a:	0018      	movs	r0, r3
 800263c:	46bd      	mov	sp, r7
 800263e:	b008      	add	sp, #32
 8002640:	bd80      	pop	{r7, pc}
	...

08002644 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002644:	b5b0      	push	{r4, r5, r7, lr}
 8002646:	b08e      	sub	sp, #56	; 0x38
 8002648:	af00      	add	r7, sp, #0
 800264a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800264c:	231a      	movs	r3, #26
 800264e:	2218      	movs	r2, #24
 8002650:	189b      	adds	r3, r3, r2
 8002652:	19db      	adds	r3, r3, r7
 8002654:	2200      	movs	r2, #0
 8002656:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	691b      	ldr	r3, [r3, #16]
 8002660:	431a      	orrs	r2, r3
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	695b      	ldr	r3, [r3, #20]
 8002666:	431a      	orrs	r2, r3
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	69db      	ldr	r3, [r3, #28]
 800266c:	4313      	orrs	r3, r2
 800266e:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4ac6      	ldr	r2, [pc, #792]	; (8002990 <UART_SetConfig+0x34c>)
 8002678:	4013      	ands	r3, r2
 800267a:	0019      	movs	r1, r3
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002682:	430a      	orrs	r2, r1
 8002684:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	4ac1      	ldr	r2, [pc, #772]	; (8002994 <UART_SetConfig+0x350>)
 800268e:	4013      	ands	r3, r2
 8002690:	0019      	movs	r1, r3
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	68da      	ldr	r2, [r3, #12]
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	430a      	orrs	r2, r1
 800269c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	699b      	ldr	r3, [r3, #24]
 80026a2:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4abb      	ldr	r2, [pc, #748]	; (8002998 <UART_SetConfig+0x354>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d004      	beq.n	80026b8 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	6a1b      	ldr	r3, [r3, #32]
 80026b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80026b4:	4313      	orrs	r3, r2
 80026b6:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	4ab7      	ldr	r2, [pc, #732]	; (800299c <UART_SetConfig+0x358>)
 80026c0:	4013      	ands	r3, r2
 80026c2:	0019      	movs	r1, r3
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80026ca:	430a      	orrs	r2, r1
 80026cc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4ab3      	ldr	r2, [pc, #716]	; (80029a0 <UART_SetConfig+0x35c>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d131      	bne.n	800273c <UART_SetConfig+0xf8>
 80026d8:	4bb2      	ldr	r3, [pc, #712]	; (80029a4 <UART_SetConfig+0x360>)
 80026da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026dc:	2203      	movs	r2, #3
 80026de:	4013      	ands	r3, r2
 80026e0:	2b03      	cmp	r3, #3
 80026e2:	d01d      	beq.n	8002720 <UART_SetConfig+0xdc>
 80026e4:	d823      	bhi.n	800272e <UART_SetConfig+0xea>
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d00c      	beq.n	8002704 <UART_SetConfig+0xc0>
 80026ea:	d820      	bhi.n	800272e <UART_SetConfig+0xea>
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d002      	beq.n	80026f6 <UART_SetConfig+0xb2>
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d00e      	beq.n	8002712 <UART_SetConfig+0xce>
 80026f4:	e01b      	b.n	800272e <UART_SetConfig+0xea>
 80026f6:	231b      	movs	r3, #27
 80026f8:	2218      	movs	r2, #24
 80026fa:	189b      	adds	r3, r3, r2
 80026fc:	19db      	adds	r3, r3, r7
 80026fe:	2201      	movs	r2, #1
 8002700:	701a      	strb	r2, [r3, #0]
 8002702:	e09c      	b.n	800283e <UART_SetConfig+0x1fa>
 8002704:	231b      	movs	r3, #27
 8002706:	2218      	movs	r2, #24
 8002708:	189b      	adds	r3, r3, r2
 800270a:	19db      	adds	r3, r3, r7
 800270c:	2202      	movs	r2, #2
 800270e:	701a      	strb	r2, [r3, #0]
 8002710:	e095      	b.n	800283e <UART_SetConfig+0x1fa>
 8002712:	231b      	movs	r3, #27
 8002714:	2218      	movs	r2, #24
 8002716:	189b      	adds	r3, r3, r2
 8002718:	19db      	adds	r3, r3, r7
 800271a:	2204      	movs	r2, #4
 800271c:	701a      	strb	r2, [r3, #0]
 800271e:	e08e      	b.n	800283e <UART_SetConfig+0x1fa>
 8002720:	231b      	movs	r3, #27
 8002722:	2218      	movs	r2, #24
 8002724:	189b      	adds	r3, r3, r2
 8002726:	19db      	adds	r3, r3, r7
 8002728:	2208      	movs	r2, #8
 800272a:	701a      	strb	r2, [r3, #0]
 800272c:	e087      	b.n	800283e <UART_SetConfig+0x1fa>
 800272e:	231b      	movs	r3, #27
 8002730:	2218      	movs	r2, #24
 8002732:	189b      	adds	r3, r3, r2
 8002734:	19db      	adds	r3, r3, r7
 8002736:	2210      	movs	r2, #16
 8002738:	701a      	strb	r2, [r3, #0]
 800273a:	e080      	b.n	800283e <UART_SetConfig+0x1fa>
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a99      	ldr	r2, [pc, #612]	; (80029a8 <UART_SetConfig+0x364>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d131      	bne.n	80027aa <UART_SetConfig+0x166>
 8002746:	4b97      	ldr	r3, [pc, #604]	; (80029a4 <UART_SetConfig+0x360>)
 8002748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800274a:	220c      	movs	r2, #12
 800274c:	4013      	ands	r3, r2
 800274e:	2b0c      	cmp	r3, #12
 8002750:	d01d      	beq.n	800278e <UART_SetConfig+0x14a>
 8002752:	d823      	bhi.n	800279c <UART_SetConfig+0x158>
 8002754:	2b08      	cmp	r3, #8
 8002756:	d00c      	beq.n	8002772 <UART_SetConfig+0x12e>
 8002758:	d820      	bhi.n	800279c <UART_SetConfig+0x158>
 800275a:	2b00      	cmp	r3, #0
 800275c:	d002      	beq.n	8002764 <UART_SetConfig+0x120>
 800275e:	2b04      	cmp	r3, #4
 8002760:	d00e      	beq.n	8002780 <UART_SetConfig+0x13c>
 8002762:	e01b      	b.n	800279c <UART_SetConfig+0x158>
 8002764:	231b      	movs	r3, #27
 8002766:	2218      	movs	r2, #24
 8002768:	189b      	adds	r3, r3, r2
 800276a:	19db      	adds	r3, r3, r7
 800276c:	2200      	movs	r2, #0
 800276e:	701a      	strb	r2, [r3, #0]
 8002770:	e065      	b.n	800283e <UART_SetConfig+0x1fa>
 8002772:	231b      	movs	r3, #27
 8002774:	2218      	movs	r2, #24
 8002776:	189b      	adds	r3, r3, r2
 8002778:	19db      	adds	r3, r3, r7
 800277a:	2202      	movs	r2, #2
 800277c:	701a      	strb	r2, [r3, #0]
 800277e:	e05e      	b.n	800283e <UART_SetConfig+0x1fa>
 8002780:	231b      	movs	r3, #27
 8002782:	2218      	movs	r2, #24
 8002784:	189b      	adds	r3, r3, r2
 8002786:	19db      	adds	r3, r3, r7
 8002788:	2204      	movs	r2, #4
 800278a:	701a      	strb	r2, [r3, #0]
 800278c:	e057      	b.n	800283e <UART_SetConfig+0x1fa>
 800278e:	231b      	movs	r3, #27
 8002790:	2218      	movs	r2, #24
 8002792:	189b      	adds	r3, r3, r2
 8002794:	19db      	adds	r3, r3, r7
 8002796:	2208      	movs	r2, #8
 8002798:	701a      	strb	r2, [r3, #0]
 800279a:	e050      	b.n	800283e <UART_SetConfig+0x1fa>
 800279c:	231b      	movs	r3, #27
 800279e:	2218      	movs	r2, #24
 80027a0:	189b      	adds	r3, r3, r2
 80027a2:	19db      	adds	r3, r3, r7
 80027a4:	2210      	movs	r2, #16
 80027a6:	701a      	strb	r2, [r3, #0]
 80027a8:	e049      	b.n	800283e <UART_SetConfig+0x1fa>
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a7a      	ldr	r2, [pc, #488]	; (8002998 <UART_SetConfig+0x354>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d13e      	bne.n	8002832 <UART_SetConfig+0x1ee>
 80027b4:	4b7b      	ldr	r3, [pc, #492]	; (80029a4 <UART_SetConfig+0x360>)
 80027b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80027b8:	23c0      	movs	r3, #192	; 0xc0
 80027ba:	011b      	lsls	r3, r3, #4
 80027bc:	4013      	ands	r3, r2
 80027be:	22c0      	movs	r2, #192	; 0xc0
 80027c0:	0112      	lsls	r2, r2, #4
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d027      	beq.n	8002816 <UART_SetConfig+0x1d2>
 80027c6:	22c0      	movs	r2, #192	; 0xc0
 80027c8:	0112      	lsls	r2, r2, #4
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d82a      	bhi.n	8002824 <UART_SetConfig+0x1e0>
 80027ce:	2280      	movs	r2, #128	; 0x80
 80027d0:	0112      	lsls	r2, r2, #4
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d011      	beq.n	80027fa <UART_SetConfig+0x1b6>
 80027d6:	2280      	movs	r2, #128	; 0x80
 80027d8:	0112      	lsls	r2, r2, #4
 80027da:	4293      	cmp	r3, r2
 80027dc:	d822      	bhi.n	8002824 <UART_SetConfig+0x1e0>
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d004      	beq.n	80027ec <UART_SetConfig+0x1a8>
 80027e2:	2280      	movs	r2, #128	; 0x80
 80027e4:	00d2      	lsls	r2, r2, #3
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d00e      	beq.n	8002808 <UART_SetConfig+0x1c4>
 80027ea:	e01b      	b.n	8002824 <UART_SetConfig+0x1e0>
 80027ec:	231b      	movs	r3, #27
 80027ee:	2218      	movs	r2, #24
 80027f0:	189b      	adds	r3, r3, r2
 80027f2:	19db      	adds	r3, r3, r7
 80027f4:	2200      	movs	r2, #0
 80027f6:	701a      	strb	r2, [r3, #0]
 80027f8:	e021      	b.n	800283e <UART_SetConfig+0x1fa>
 80027fa:	231b      	movs	r3, #27
 80027fc:	2218      	movs	r2, #24
 80027fe:	189b      	adds	r3, r3, r2
 8002800:	19db      	adds	r3, r3, r7
 8002802:	2202      	movs	r2, #2
 8002804:	701a      	strb	r2, [r3, #0]
 8002806:	e01a      	b.n	800283e <UART_SetConfig+0x1fa>
 8002808:	231b      	movs	r3, #27
 800280a:	2218      	movs	r2, #24
 800280c:	189b      	adds	r3, r3, r2
 800280e:	19db      	adds	r3, r3, r7
 8002810:	2204      	movs	r2, #4
 8002812:	701a      	strb	r2, [r3, #0]
 8002814:	e013      	b.n	800283e <UART_SetConfig+0x1fa>
 8002816:	231b      	movs	r3, #27
 8002818:	2218      	movs	r2, #24
 800281a:	189b      	adds	r3, r3, r2
 800281c:	19db      	adds	r3, r3, r7
 800281e:	2208      	movs	r2, #8
 8002820:	701a      	strb	r2, [r3, #0]
 8002822:	e00c      	b.n	800283e <UART_SetConfig+0x1fa>
 8002824:	231b      	movs	r3, #27
 8002826:	2218      	movs	r2, #24
 8002828:	189b      	adds	r3, r3, r2
 800282a:	19db      	adds	r3, r3, r7
 800282c:	2210      	movs	r2, #16
 800282e:	701a      	strb	r2, [r3, #0]
 8002830:	e005      	b.n	800283e <UART_SetConfig+0x1fa>
 8002832:	231b      	movs	r3, #27
 8002834:	2218      	movs	r2, #24
 8002836:	189b      	adds	r3, r3, r2
 8002838:	19db      	adds	r3, r3, r7
 800283a:	2210      	movs	r2, #16
 800283c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a55      	ldr	r2, [pc, #340]	; (8002998 <UART_SetConfig+0x354>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d000      	beq.n	800284a <UART_SetConfig+0x206>
 8002848:	e084      	b.n	8002954 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800284a:	231b      	movs	r3, #27
 800284c:	2218      	movs	r2, #24
 800284e:	189b      	adds	r3, r3, r2
 8002850:	19db      	adds	r3, r3, r7
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	2b08      	cmp	r3, #8
 8002856:	d01d      	beq.n	8002894 <UART_SetConfig+0x250>
 8002858:	dc20      	bgt.n	800289c <UART_SetConfig+0x258>
 800285a:	2b04      	cmp	r3, #4
 800285c:	d015      	beq.n	800288a <UART_SetConfig+0x246>
 800285e:	dc1d      	bgt.n	800289c <UART_SetConfig+0x258>
 8002860:	2b00      	cmp	r3, #0
 8002862:	d002      	beq.n	800286a <UART_SetConfig+0x226>
 8002864:	2b02      	cmp	r3, #2
 8002866:	d005      	beq.n	8002874 <UART_SetConfig+0x230>
 8002868:	e018      	b.n	800289c <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800286a:	f7ff fc3d 	bl	80020e8 <HAL_RCC_GetPCLK1Freq>
 800286e:	0003      	movs	r3, r0
 8002870:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002872:	e01c      	b.n	80028ae <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002874:	4b4b      	ldr	r3, [pc, #300]	; (80029a4 <UART_SetConfig+0x360>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2210      	movs	r2, #16
 800287a:	4013      	ands	r3, r2
 800287c:	d002      	beq.n	8002884 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800287e:	4b4b      	ldr	r3, [pc, #300]	; (80029ac <UART_SetConfig+0x368>)
 8002880:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002882:	e014      	b.n	80028ae <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8002884:	4b4a      	ldr	r3, [pc, #296]	; (80029b0 <UART_SetConfig+0x36c>)
 8002886:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002888:	e011      	b.n	80028ae <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800288a:	f7ff fb7d 	bl	8001f88 <HAL_RCC_GetSysClockFreq>
 800288e:	0003      	movs	r3, r0
 8002890:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002892:	e00c      	b.n	80028ae <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002894:	2380      	movs	r3, #128	; 0x80
 8002896:	021b      	lsls	r3, r3, #8
 8002898:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800289a:	e008      	b.n	80028ae <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 800289c:	2300      	movs	r3, #0
 800289e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80028a0:	231a      	movs	r3, #26
 80028a2:	2218      	movs	r2, #24
 80028a4:	189b      	adds	r3, r3, r2
 80028a6:	19db      	adds	r3, r3, r7
 80028a8:	2201      	movs	r2, #1
 80028aa:	701a      	strb	r2, [r3, #0]
        break;
 80028ac:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80028ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d100      	bne.n	80028b6 <UART_SetConfig+0x272>
 80028b4:	e132      	b.n	8002b1c <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	685a      	ldr	r2, [r3, #4]
 80028ba:	0013      	movs	r3, r2
 80028bc:	005b      	lsls	r3, r3, #1
 80028be:	189b      	adds	r3, r3, r2
 80028c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d305      	bcc.n	80028d2 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80028cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d906      	bls.n	80028e0 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 80028d2:	231a      	movs	r3, #26
 80028d4:	2218      	movs	r2, #24
 80028d6:	189b      	adds	r3, r3, r2
 80028d8:	19db      	adds	r3, r3, r7
 80028da:	2201      	movs	r2, #1
 80028dc:	701a      	strb	r2, [r3, #0]
 80028de:	e11d      	b.n	8002b1c <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80028e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028e2:	613b      	str	r3, [r7, #16]
 80028e4:	2300      	movs	r3, #0
 80028e6:	617b      	str	r3, [r7, #20]
 80028e8:	6939      	ldr	r1, [r7, #16]
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	000b      	movs	r3, r1
 80028ee:	0e1b      	lsrs	r3, r3, #24
 80028f0:	0010      	movs	r0, r2
 80028f2:	0205      	lsls	r5, r0, #8
 80028f4:	431d      	orrs	r5, r3
 80028f6:	000b      	movs	r3, r1
 80028f8:	021c      	lsls	r4, r3, #8
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	085b      	lsrs	r3, r3, #1
 8002900:	60bb      	str	r3, [r7, #8]
 8002902:	2300      	movs	r3, #0
 8002904:	60fb      	str	r3, [r7, #12]
 8002906:	68b8      	ldr	r0, [r7, #8]
 8002908:	68f9      	ldr	r1, [r7, #12]
 800290a:	1900      	adds	r0, r0, r4
 800290c:	4169      	adcs	r1, r5
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	603b      	str	r3, [r7, #0]
 8002914:	2300      	movs	r3, #0
 8002916:	607b      	str	r3, [r7, #4]
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f7fd fc8a 	bl	8000234 <__aeabi_uldivmod>
 8002920:	0002      	movs	r2, r0
 8002922:	000b      	movs	r3, r1
 8002924:	0013      	movs	r3, r2
 8002926:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002928:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800292a:	23c0      	movs	r3, #192	; 0xc0
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	429a      	cmp	r2, r3
 8002930:	d309      	bcc.n	8002946 <UART_SetConfig+0x302>
 8002932:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002934:	2380      	movs	r3, #128	; 0x80
 8002936:	035b      	lsls	r3, r3, #13
 8002938:	429a      	cmp	r2, r3
 800293a:	d204      	bcs.n	8002946 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002942:	60da      	str	r2, [r3, #12]
 8002944:	e0ea      	b.n	8002b1c <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8002946:	231a      	movs	r3, #26
 8002948:	2218      	movs	r2, #24
 800294a:	189b      	adds	r3, r3, r2
 800294c:	19db      	adds	r3, r3, r7
 800294e:	2201      	movs	r2, #1
 8002950:	701a      	strb	r2, [r3, #0]
 8002952:	e0e3      	b.n	8002b1c <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	69da      	ldr	r2, [r3, #28]
 8002958:	2380      	movs	r3, #128	; 0x80
 800295a:	021b      	lsls	r3, r3, #8
 800295c:	429a      	cmp	r2, r3
 800295e:	d000      	beq.n	8002962 <UART_SetConfig+0x31e>
 8002960:	e085      	b.n	8002a6e <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8002962:	231b      	movs	r3, #27
 8002964:	2218      	movs	r2, #24
 8002966:	189b      	adds	r3, r3, r2
 8002968:	19db      	adds	r3, r3, r7
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	2b08      	cmp	r3, #8
 800296e:	d837      	bhi.n	80029e0 <UART_SetConfig+0x39c>
 8002970:	009a      	lsls	r2, r3, #2
 8002972:	4b10      	ldr	r3, [pc, #64]	; (80029b4 <UART_SetConfig+0x370>)
 8002974:	18d3      	adds	r3, r2, r3
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800297a:	f7ff fbb5 	bl	80020e8 <HAL_RCC_GetPCLK1Freq>
 800297e:	0003      	movs	r3, r0
 8002980:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002982:	e036      	b.n	80029f2 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002984:	f7ff fbc6 	bl	8002114 <HAL_RCC_GetPCLK2Freq>
 8002988:	0003      	movs	r3, r0
 800298a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800298c:	e031      	b.n	80029f2 <UART_SetConfig+0x3ae>
 800298e:	46c0      	nop			; (mov r8, r8)
 8002990:	efff69f3 	.word	0xefff69f3
 8002994:	ffffcfff 	.word	0xffffcfff
 8002998:	40004800 	.word	0x40004800
 800299c:	fffff4ff 	.word	0xfffff4ff
 80029a0:	40013800 	.word	0x40013800
 80029a4:	40021000 	.word	0x40021000
 80029a8:	40004400 	.word	0x40004400
 80029ac:	003d0900 	.word	0x003d0900
 80029b0:	00f42400 	.word	0x00f42400
 80029b4:	08003f94 	.word	0x08003f94
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80029b8:	4b60      	ldr	r3, [pc, #384]	; (8002b3c <UART_SetConfig+0x4f8>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2210      	movs	r2, #16
 80029be:	4013      	ands	r3, r2
 80029c0:	d002      	beq.n	80029c8 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80029c2:	4b5f      	ldr	r3, [pc, #380]	; (8002b40 <UART_SetConfig+0x4fc>)
 80029c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80029c6:	e014      	b.n	80029f2 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 80029c8:	4b5e      	ldr	r3, [pc, #376]	; (8002b44 <UART_SetConfig+0x500>)
 80029ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80029cc:	e011      	b.n	80029f2 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80029ce:	f7ff fadb 	bl	8001f88 <HAL_RCC_GetSysClockFreq>
 80029d2:	0003      	movs	r3, r0
 80029d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80029d6:	e00c      	b.n	80029f2 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80029d8:	2380      	movs	r3, #128	; 0x80
 80029da:	021b      	lsls	r3, r3, #8
 80029dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80029de:	e008      	b.n	80029f2 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 80029e0:	2300      	movs	r3, #0
 80029e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80029e4:	231a      	movs	r3, #26
 80029e6:	2218      	movs	r2, #24
 80029e8:	189b      	adds	r3, r3, r2
 80029ea:	19db      	adds	r3, r3, r7
 80029ec:	2201      	movs	r2, #1
 80029ee:	701a      	strb	r2, [r3, #0]
        break;
 80029f0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80029f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d100      	bne.n	80029fa <UART_SetConfig+0x3b6>
 80029f8:	e090      	b.n	8002b1c <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80029fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029fc:	005a      	lsls	r2, r3, #1
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	085b      	lsrs	r3, r3, #1
 8002a04:	18d2      	adds	r2, r2, r3
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	0019      	movs	r1, r3
 8002a0c:	0010      	movs	r0, r2
 8002a0e:	f7fd fb85 	bl	800011c <__udivsi3>
 8002a12:	0003      	movs	r3, r0
 8002a14:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a18:	2b0f      	cmp	r3, #15
 8002a1a:	d921      	bls.n	8002a60 <UART_SetConfig+0x41c>
 8002a1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a1e:	2380      	movs	r3, #128	; 0x80
 8002a20:	025b      	lsls	r3, r3, #9
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d21c      	bcs.n	8002a60 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	200e      	movs	r0, #14
 8002a2c:	2418      	movs	r4, #24
 8002a2e:	1903      	adds	r3, r0, r4
 8002a30:	19db      	adds	r3, r3, r7
 8002a32:	210f      	movs	r1, #15
 8002a34:	438a      	bics	r2, r1
 8002a36:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a3a:	085b      	lsrs	r3, r3, #1
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	2207      	movs	r2, #7
 8002a40:	4013      	ands	r3, r2
 8002a42:	b299      	uxth	r1, r3
 8002a44:	1903      	adds	r3, r0, r4
 8002a46:	19db      	adds	r3, r3, r7
 8002a48:	1902      	adds	r2, r0, r4
 8002a4a:	19d2      	adds	r2, r2, r7
 8002a4c:	8812      	ldrh	r2, [r2, #0]
 8002a4e:	430a      	orrs	r2, r1
 8002a50:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	1902      	adds	r2, r0, r4
 8002a58:	19d2      	adds	r2, r2, r7
 8002a5a:	8812      	ldrh	r2, [r2, #0]
 8002a5c:	60da      	str	r2, [r3, #12]
 8002a5e:	e05d      	b.n	8002b1c <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8002a60:	231a      	movs	r3, #26
 8002a62:	2218      	movs	r2, #24
 8002a64:	189b      	adds	r3, r3, r2
 8002a66:	19db      	adds	r3, r3, r7
 8002a68:	2201      	movs	r2, #1
 8002a6a:	701a      	strb	r2, [r3, #0]
 8002a6c:	e056      	b.n	8002b1c <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002a6e:	231b      	movs	r3, #27
 8002a70:	2218      	movs	r2, #24
 8002a72:	189b      	adds	r3, r3, r2
 8002a74:	19db      	adds	r3, r3, r7
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	2b08      	cmp	r3, #8
 8002a7a:	d822      	bhi.n	8002ac2 <UART_SetConfig+0x47e>
 8002a7c:	009a      	lsls	r2, r3, #2
 8002a7e:	4b32      	ldr	r3, [pc, #200]	; (8002b48 <UART_SetConfig+0x504>)
 8002a80:	18d3      	adds	r3, r2, r3
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a86:	f7ff fb2f 	bl	80020e8 <HAL_RCC_GetPCLK1Freq>
 8002a8a:	0003      	movs	r3, r0
 8002a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002a8e:	e021      	b.n	8002ad4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002a90:	f7ff fb40 	bl	8002114 <HAL_RCC_GetPCLK2Freq>
 8002a94:	0003      	movs	r3, r0
 8002a96:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002a98:	e01c      	b.n	8002ad4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a9a:	4b28      	ldr	r3, [pc, #160]	; (8002b3c <UART_SetConfig+0x4f8>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2210      	movs	r2, #16
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	d002      	beq.n	8002aaa <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002aa4:	4b26      	ldr	r3, [pc, #152]	; (8002b40 <UART_SetConfig+0x4fc>)
 8002aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002aa8:	e014      	b.n	8002ad4 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 8002aaa:	4b26      	ldr	r3, [pc, #152]	; (8002b44 <UART_SetConfig+0x500>)
 8002aac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002aae:	e011      	b.n	8002ad4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ab0:	f7ff fa6a 	bl	8001f88 <HAL_RCC_GetSysClockFreq>
 8002ab4:	0003      	movs	r3, r0
 8002ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ab8:	e00c      	b.n	8002ad4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002aba:	2380      	movs	r3, #128	; 0x80
 8002abc:	021b      	lsls	r3, r3, #8
 8002abe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ac0:	e008      	b.n	8002ad4 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002ac6:	231a      	movs	r3, #26
 8002ac8:	2218      	movs	r2, #24
 8002aca:	189b      	adds	r3, r3, r2
 8002acc:	19db      	adds	r3, r3, r7
 8002ace:	2201      	movs	r2, #1
 8002ad0:	701a      	strb	r2, [r3, #0]
        break;
 8002ad2:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d020      	beq.n	8002b1c <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	085a      	lsrs	r2, r3, #1
 8002ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ae2:	18d2      	adds	r2, r2, r3
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	0019      	movs	r1, r3
 8002aea:	0010      	movs	r0, r2
 8002aec:	f7fd fb16 	bl	800011c <__udivsi3>
 8002af0:	0003      	movs	r3, r0
 8002af2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002af6:	2b0f      	cmp	r3, #15
 8002af8:	d90a      	bls.n	8002b10 <UART_SetConfig+0x4cc>
 8002afa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002afc:	2380      	movs	r3, #128	; 0x80
 8002afe:	025b      	lsls	r3, r3, #9
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d205      	bcs.n	8002b10 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b06:	b29a      	uxth	r2, r3
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	60da      	str	r2, [r3, #12]
 8002b0e:	e005      	b.n	8002b1c <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8002b10:	231a      	movs	r3, #26
 8002b12:	2218      	movs	r2, #24
 8002b14:	189b      	adds	r3, r3, r2
 8002b16:	19db      	adds	r3, r3, r7
 8002b18:	2201      	movs	r2, #1
 8002b1a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002b1c:	69fb      	ldr	r3, [r7, #28]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	2200      	movs	r2, #0
 8002b26:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002b28:	231a      	movs	r3, #26
 8002b2a:	2218      	movs	r2, #24
 8002b2c:	189b      	adds	r3, r3, r2
 8002b2e:	19db      	adds	r3, r3, r7
 8002b30:	781b      	ldrb	r3, [r3, #0]
}
 8002b32:	0018      	movs	r0, r3
 8002b34:	46bd      	mov	sp, r7
 8002b36:	b00e      	add	sp, #56	; 0x38
 8002b38:	bdb0      	pop	{r4, r5, r7, pc}
 8002b3a:	46c0      	nop			; (mov r8, r8)
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	003d0900 	.word	0x003d0900
 8002b44:	00f42400 	.word	0x00f42400
 8002b48:	08003fb8 	.word	0x08003fb8

08002b4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b58:	2201      	movs	r2, #1
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	d00b      	beq.n	8002b76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	4a4a      	ldr	r2, [pc, #296]	; (8002c90 <UART_AdvFeatureConfig+0x144>)
 8002b66:	4013      	ands	r3, r2
 8002b68:	0019      	movs	r1, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	430a      	orrs	r2, r1
 8002b74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b7a:	2202      	movs	r2, #2
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	d00b      	beq.n	8002b98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	4a43      	ldr	r2, [pc, #268]	; (8002c94 <UART_AdvFeatureConfig+0x148>)
 8002b88:	4013      	ands	r3, r2
 8002b8a:	0019      	movs	r1, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	430a      	orrs	r2, r1
 8002b96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9c:	2204      	movs	r2, #4
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	d00b      	beq.n	8002bba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	4a3b      	ldr	r2, [pc, #236]	; (8002c98 <UART_AdvFeatureConfig+0x14c>)
 8002baa:	4013      	ands	r3, r2
 8002bac:	0019      	movs	r1, r3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	430a      	orrs	r2, r1
 8002bb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bbe:	2208      	movs	r2, #8
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	d00b      	beq.n	8002bdc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	4a34      	ldr	r2, [pc, #208]	; (8002c9c <UART_AdvFeatureConfig+0x150>)
 8002bcc:	4013      	ands	r3, r2
 8002bce:	0019      	movs	r1, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be0:	2210      	movs	r2, #16
 8002be2:	4013      	ands	r3, r2
 8002be4:	d00b      	beq.n	8002bfe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	4a2c      	ldr	r2, [pc, #176]	; (8002ca0 <UART_AdvFeatureConfig+0x154>)
 8002bee:	4013      	ands	r3, r2
 8002bf0:	0019      	movs	r1, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c02:	2220      	movs	r2, #32
 8002c04:	4013      	ands	r3, r2
 8002c06:	d00b      	beq.n	8002c20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	4a25      	ldr	r2, [pc, #148]	; (8002ca4 <UART_AdvFeatureConfig+0x158>)
 8002c10:	4013      	ands	r3, r2
 8002c12:	0019      	movs	r1, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c24:	2240      	movs	r2, #64	; 0x40
 8002c26:	4013      	ands	r3, r2
 8002c28:	d01d      	beq.n	8002c66 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	4a1d      	ldr	r2, [pc, #116]	; (8002ca8 <UART_AdvFeatureConfig+0x15c>)
 8002c32:	4013      	ands	r3, r2
 8002c34:	0019      	movs	r1, r3
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c46:	2380      	movs	r3, #128	; 0x80
 8002c48:	035b      	lsls	r3, r3, #13
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d10b      	bne.n	8002c66 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	4a15      	ldr	r2, [pc, #84]	; (8002cac <UART_AdvFeatureConfig+0x160>)
 8002c56:	4013      	ands	r3, r2
 8002c58:	0019      	movs	r1, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	430a      	orrs	r2, r1
 8002c64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6a:	2280      	movs	r2, #128	; 0x80
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	d00b      	beq.n	8002c88 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	4a0e      	ldr	r2, [pc, #56]	; (8002cb0 <UART_AdvFeatureConfig+0x164>)
 8002c78:	4013      	ands	r3, r2
 8002c7a:	0019      	movs	r1, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	430a      	orrs	r2, r1
 8002c86:	605a      	str	r2, [r3, #4]
  }
}
 8002c88:	46c0      	nop			; (mov r8, r8)
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	b002      	add	sp, #8
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	fffdffff 	.word	0xfffdffff
 8002c94:	fffeffff 	.word	0xfffeffff
 8002c98:	fffbffff 	.word	0xfffbffff
 8002c9c:	ffff7fff 	.word	0xffff7fff
 8002ca0:	ffffefff 	.word	0xffffefff
 8002ca4:	ffffdfff 	.word	0xffffdfff
 8002ca8:	ffefffff 	.word	0xffefffff
 8002cac:	ff9fffff 	.word	0xff9fffff
 8002cb0:	fff7ffff 	.word	0xfff7ffff

08002cb4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b092      	sub	sp, #72	; 0x48
 8002cb8:	af02      	add	r7, sp, #8
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2284      	movs	r2, #132	; 0x84
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002cc4:	f7fe f9c2 	bl	800104c <HAL_GetTick>
 8002cc8:	0003      	movs	r3, r0
 8002cca:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2208      	movs	r2, #8
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	2b08      	cmp	r3, #8
 8002cd8:	d12c      	bne.n	8002d34 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002cda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cdc:	2280      	movs	r2, #128	; 0x80
 8002cde:	0391      	lsls	r1, r2, #14
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	4a46      	ldr	r2, [pc, #280]	; (8002dfc <UART_CheckIdleState+0x148>)
 8002ce4:	9200      	str	r2, [sp, #0]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f000 f88c 	bl	8002e04 <UART_WaitOnFlagUntilTimeout>
 8002cec:	1e03      	subs	r3, r0, #0
 8002cee:	d021      	beq.n	8002d34 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cf0:	f3ef 8310 	mrs	r3, PRIMASK
 8002cf4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002cf8:	63bb      	str	r3, [r7, #56]	; 0x38
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d00:	f383 8810 	msr	PRIMASK, r3
}
 8002d04:	46c0      	nop			; (mov r8, r8)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2180      	movs	r1, #128	; 0x80
 8002d12:	438a      	bics	r2, r1
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d18:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d1c:	f383 8810 	msr	PRIMASK, r3
}
 8002d20:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2220      	movs	r2, #32
 8002d26:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2278      	movs	r2, #120	; 0x78
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d30:	2303      	movs	r3, #3
 8002d32:	e05f      	b.n	8002df4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	2204      	movs	r2, #4
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	2b04      	cmp	r3, #4
 8002d40:	d146      	bne.n	8002dd0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d44:	2280      	movs	r2, #128	; 0x80
 8002d46:	03d1      	lsls	r1, r2, #15
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	4a2c      	ldr	r2, [pc, #176]	; (8002dfc <UART_CheckIdleState+0x148>)
 8002d4c:	9200      	str	r2, [sp, #0]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	f000 f858 	bl	8002e04 <UART_WaitOnFlagUntilTimeout>
 8002d54:	1e03      	subs	r3, r0, #0
 8002d56:	d03b      	beq.n	8002dd0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d58:	f3ef 8310 	mrs	r3, PRIMASK
 8002d5c:	60fb      	str	r3, [r7, #12]
  return(result);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d60:	637b      	str	r3, [r7, #52]	; 0x34
 8002d62:	2301      	movs	r3, #1
 8002d64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	f383 8810 	msr	PRIMASK, r3
}
 8002d6c:	46c0      	nop			; (mov r8, r8)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4921      	ldr	r1, [pc, #132]	; (8002e00 <UART_CheckIdleState+0x14c>)
 8002d7a:	400a      	ands	r2, r1
 8002d7c:	601a      	str	r2, [r3, #0]
 8002d7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d80:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	f383 8810 	msr	PRIMASK, r3
}
 8002d88:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d8a:	f3ef 8310 	mrs	r3, PRIMASK
 8002d8e:	61bb      	str	r3, [r7, #24]
  return(result);
 8002d90:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d92:	633b      	str	r3, [r7, #48]	; 0x30
 8002d94:	2301      	movs	r3, #1
 8002d96:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	f383 8810 	msr	PRIMASK, r3
}
 8002d9e:	46c0      	nop			; (mov r8, r8)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	689a      	ldr	r2, [r3, #8]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2101      	movs	r1, #1
 8002dac:	438a      	bics	r2, r1
 8002dae:	609a      	str	r2, [r3, #8]
 8002db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002db2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002db4:	6a3b      	ldr	r3, [r7, #32]
 8002db6:	f383 8810 	msr	PRIMASK, r3
}
 8002dba:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2280      	movs	r2, #128	; 0x80
 8002dc0:	2120      	movs	r1, #32
 8002dc2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2278      	movs	r2, #120	; 0x78
 8002dc8:	2100      	movs	r1, #0
 8002dca:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e011      	b.n	8002df4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2220      	movs	r2, #32
 8002dd4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2280      	movs	r2, #128	; 0x80
 8002dda:	2120      	movs	r1, #32
 8002ddc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2278      	movs	r2, #120	; 0x78
 8002dee:	2100      	movs	r1, #0
 8002df0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002df2:	2300      	movs	r3, #0
}
 8002df4:	0018      	movs	r0, r3
 8002df6:	46bd      	mov	sp, r7
 8002df8:	b010      	add	sp, #64	; 0x40
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	01ffffff 	.word	0x01ffffff
 8002e00:	fffffedf 	.word	0xfffffedf

08002e04 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	60b9      	str	r1, [r7, #8]
 8002e0e:	603b      	str	r3, [r7, #0]
 8002e10:	1dfb      	adds	r3, r7, #7
 8002e12:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e14:	e04b      	b.n	8002eae <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	d048      	beq.n	8002eae <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e1c:	f7fe f916 	bl	800104c <HAL_GetTick>
 8002e20:	0002      	movs	r2, r0
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d302      	bcc.n	8002e32 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002e2c:	69bb      	ldr	r3, [r7, #24]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d101      	bne.n	8002e36 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e04b      	b.n	8002ece <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2204      	movs	r2, #4
 8002e3e:	4013      	ands	r3, r2
 8002e40:	d035      	beq.n	8002eae <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	69db      	ldr	r3, [r3, #28]
 8002e48:	2208      	movs	r2, #8
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	2b08      	cmp	r3, #8
 8002e4e:	d111      	bne.n	8002e74 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2208      	movs	r2, #8
 8002e56:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	0018      	movs	r0, r3
 8002e5c:	f000 f83c 	bl	8002ed8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2284      	movs	r2, #132	; 0x84
 8002e64:	2108      	movs	r1, #8
 8002e66:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2278      	movs	r2, #120	; 0x78
 8002e6c:	2100      	movs	r1, #0
 8002e6e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e02c      	b.n	8002ece <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	69da      	ldr	r2, [r3, #28]
 8002e7a:	2380      	movs	r3, #128	; 0x80
 8002e7c:	011b      	lsls	r3, r3, #4
 8002e7e:	401a      	ands	r2, r3
 8002e80:	2380      	movs	r3, #128	; 0x80
 8002e82:	011b      	lsls	r3, r3, #4
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d112      	bne.n	8002eae <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2280      	movs	r2, #128	; 0x80
 8002e8e:	0112      	lsls	r2, r2, #4
 8002e90:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	0018      	movs	r0, r3
 8002e96:	f000 f81f 	bl	8002ed8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2284      	movs	r2, #132	; 0x84
 8002e9e:	2120      	movs	r1, #32
 8002ea0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2278      	movs	r2, #120	; 0x78
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e00f      	b.n	8002ece <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	69db      	ldr	r3, [r3, #28]
 8002eb4:	68ba      	ldr	r2, [r7, #8]
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	68ba      	ldr	r2, [r7, #8]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	425a      	negs	r2, r3
 8002ebe:	4153      	adcs	r3, r2
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	001a      	movs	r2, r3
 8002ec4:	1dfb      	adds	r3, r7, #7
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d0a4      	beq.n	8002e16 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	0018      	movs	r0, r3
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	b004      	add	sp, #16
 8002ed4:	bd80      	pop	{r7, pc}
	...

08002ed8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b08e      	sub	sp, #56	; 0x38
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ee0:	f3ef 8310 	mrs	r3, PRIMASK
 8002ee4:	617b      	str	r3, [r7, #20]
  return(result);
 8002ee6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ee8:	637b      	str	r3, [r7, #52]	; 0x34
 8002eea:	2301      	movs	r3, #1
 8002eec:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	f383 8810 	msr	PRIMASK, r3
}
 8002ef4:	46c0      	nop			; (mov r8, r8)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4926      	ldr	r1, [pc, #152]	; (8002f9c <UART_EndRxTransfer+0xc4>)
 8002f02:	400a      	ands	r2, r1
 8002f04:	601a      	str	r2, [r3, #0]
 8002f06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f08:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	f383 8810 	msr	PRIMASK, r3
}
 8002f10:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f12:	f3ef 8310 	mrs	r3, PRIMASK
 8002f16:	623b      	str	r3, [r7, #32]
  return(result);
 8002f18:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f1a:	633b      	str	r3, [r7, #48]	; 0x30
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f22:	f383 8810 	msr	PRIMASK, r3
}
 8002f26:	46c0      	nop			; (mov r8, r8)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	689a      	ldr	r2, [r3, #8]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	2101      	movs	r1, #1
 8002f34:	438a      	bics	r2, r1
 8002f36:	609a      	str	r2, [r3, #8]
 8002f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f3a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f3e:	f383 8810 	msr	PRIMASK, r3
}
 8002f42:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d118      	bne.n	8002f7e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f4c:	f3ef 8310 	mrs	r3, PRIMASK
 8002f50:	60bb      	str	r3, [r7, #8]
  return(result);
 8002f52:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f56:	2301      	movs	r3, #1
 8002f58:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	f383 8810 	msr	PRIMASK, r3
}
 8002f60:	46c0      	nop			; (mov r8, r8)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2110      	movs	r1, #16
 8002f6e:	438a      	bics	r2, r1
 8002f70:	601a      	str	r2, [r3, #0]
 8002f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f74:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	f383 8810 	msr	PRIMASK, r3
}
 8002f7c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2280      	movs	r2, #128	; 0x80
 8002f82:	2120      	movs	r1, #32
 8002f84:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002f92:	46c0      	nop			; (mov r8, r8)
 8002f94:	46bd      	mov	sp, r7
 8002f96:	b00e      	add	sp, #56	; 0x38
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	46c0      	nop			; (mov r8, r8)
 8002f9c:	fffffedf 	.word	0xfffffedf

08002fa0 <std>:
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	b510      	push	{r4, lr}
 8002fa4:	0004      	movs	r4, r0
 8002fa6:	6003      	str	r3, [r0, #0]
 8002fa8:	6043      	str	r3, [r0, #4]
 8002faa:	6083      	str	r3, [r0, #8]
 8002fac:	8181      	strh	r1, [r0, #12]
 8002fae:	6643      	str	r3, [r0, #100]	; 0x64
 8002fb0:	81c2      	strh	r2, [r0, #14]
 8002fb2:	6103      	str	r3, [r0, #16]
 8002fb4:	6143      	str	r3, [r0, #20]
 8002fb6:	6183      	str	r3, [r0, #24]
 8002fb8:	0019      	movs	r1, r3
 8002fba:	2208      	movs	r2, #8
 8002fbc:	305c      	adds	r0, #92	; 0x5c
 8002fbe:	f000 f90f 	bl	80031e0 <memset>
 8002fc2:	4b0b      	ldr	r3, [pc, #44]	; (8002ff0 <std+0x50>)
 8002fc4:	6224      	str	r4, [r4, #32]
 8002fc6:	6263      	str	r3, [r4, #36]	; 0x24
 8002fc8:	4b0a      	ldr	r3, [pc, #40]	; (8002ff4 <std+0x54>)
 8002fca:	62a3      	str	r3, [r4, #40]	; 0x28
 8002fcc:	4b0a      	ldr	r3, [pc, #40]	; (8002ff8 <std+0x58>)
 8002fce:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002fd0:	4b0a      	ldr	r3, [pc, #40]	; (8002ffc <std+0x5c>)
 8002fd2:	6323      	str	r3, [r4, #48]	; 0x30
 8002fd4:	4b0a      	ldr	r3, [pc, #40]	; (8003000 <std+0x60>)
 8002fd6:	429c      	cmp	r4, r3
 8002fd8:	d005      	beq.n	8002fe6 <std+0x46>
 8002fda:	4b0a      	ldr	r3, [pc, #40]	; (8003004 <std+0x64>)
 8002fdc:	429c      	cmp	r4, r3
 8002fde:	d002      	beq.n	8002fe6 <std+0x46>
 8002fe0:	4b09      	ldr	r3, [pc, #36]	; (8003008 <std+0x68>)
 8002fe2:	429c      	cmp	r4, r3
 8002fe4:	d103      	bne.n	8002fee <std+0x4e>
 8002fe6:	0020      	movs	r0, r4
 8002fe8:	3058      	adds	r0, #88	; 0x58
 8002fea:	f000 f979 	bl	80032e0 <__retarget_lock_init_recursive>
 8002fee:	bd10      	pop	{r4, pc}
 8002ff0:	08003149 	.word	0x08003149
 8002ff4:	08003171 	.word	0x08003171
 8002ff8:	080031a9 	.word	0x080031a9
 8002ffc:	080031d5 	.word	0x080031d5
 8003000:	20000128 	.word	0x20000128
 8003004:	20000190 	.word	0x20000190
 8003008:	200001f8 	.word	0x200001f8

0800300c <stdio_exit_handler>:
 800300c:	b510      	push	{r4, lr}
 800300e:	4a03      	ldr	r2, [pc, #12]	; (800301c <stdio_exit_handler+0x10>)
 8003010:	4903      	ldr	r1, [pc, #12]	; (8003020 <stdio_exit_handler+0x14>)
 8003012:	4804      	ldr	r0, [pc, #16]	; (8003024 <stdio_exit_handler+0x18>)
 8003014:	f000 f86c 	bl	80030f0 <_fwalk_sglue>
 8003018:	bd10      	pop	{r4, pc}
 800301a:	46c0      	nop			; (mov r8, r8)
 800301c:	2000000c 	.word	0x2000000c
 8003020:	08003b81 	.word	0x08003b81
 8003024:	20000018 	.word	0x20000018

08003028 <cleanup_stdio>:
 8003028:	6841      	ldr	r1, [r0, #4]
 800302a:	4b0b      	ldr	r3, [pc, #44]	; (8003058 <cleanup_stdio+0x30>)
 800302c:	b510      	push	{r4, lr}
 800302e:	0004      	movs	r4, r0
 8003030:	4299      	cmp	r1, r3
 8003032:	d001      	beq.n	8003038 <cleanup_stdio+0x10>
 8003034:	f000 fda4 	bl	8003b80 <_fflush_r>
 8003038:	68a1      	ldr	r1, [r4, #8]
 800303a:	4b08      	ldr	r3, [pc, #32]	; (800305c <cleanup_stdio+0x34>)
 800303c:	4299      	cmp	r1, r3
 800303e:	d002      	beq.n	8003046 <cleanup_stdio+0x1e>
 8003040:	0020      	movs	r0, r4
 8003042:	f000 fd9d 	bl	8003b80 <_fflush_r>
 8003046:	68e1      	ldr	r1, [r4, #12]
 8003048:	4b05      	ldr	r3, [pc, #20]	; (8003060 <cleanup_stdio+0x38>)
 800304a:	4299      	cmp	r1, r3
 800304c:	d002      	beq.n	8003054 <cleanup_stdio+0x2c>
 800304e:	0020      	movs	r0, r4
 8003050:	f000 fd96 	bl	8003b80 <_fflush_r>
 8003054:	bd10      	pop	{r4, pc}
 8003056:	46c0      	nop			; (mov r8, r8)
 8003058:	20000128 	.word	0x20000128
 800305c:	20000190 	.word	0x20000190
 8003060:	200001f8 	.word	0x200001f8

08003064 <global_stdio_init.part.0>:
 8003064:	b510      	push	{r4, lr}
 8003066:	4b09      	ldr	r3, [pc, #36]	; (800308c <global_stdio_init.part.0+0x28>)
 8003068:	4a09      	ldr	r2, [pc, #36]	; (8003090 <global_stdio_init.part.0+0x2c>)
 800306a:	2104      	movs	r1, #4
 800306c:	601a      	str	r2, [r3, #0]
 800306e:	4809      	ldr	r0, [pc, #36]	; (8003094 <global_stdio_init.part.0+0x30>)
 8003070:	2200      	movs	r2, #0
 8003072:	f7ff ff95 	bl	8002fa0 <std>
 8003076:	2201      	movs	r2, #1
 8003078:	2109      	movs	r1, #9
 800307a:	4807      	ldr	r0, [pc, #28]	; (8003098 <global_stdio_init.part.0+0x34>)
 800307c:	f7ff ff90 	bl	8002fa0 <std>
 8003080:	2202      	movs	r2, #2
 8003082:	2112      	movs	r1, #18
 8003084:	4805      	ldr	r0, [pc, #20]	; (800309c <global_stdio_init.part.0+0x38>)
 8003086:	f7ff ff8b 	bl	8002fa0 <std>
 800308a:	bd10      	pop	{r4, pc}
 800308c:	20000260 	.word	0x20000260
 8003090:	0800300d 	.word	0x0800300d
 8003094:	20000128 	.word	0x20000128
 8003098:	20000190 	.word	0x20000190
 800309c:	200001f8 	.word	0x200001f8

080030a0 <__sfp_lock_acquire>:
 80030a0:	b510      	push	{r4, lr}
 80030a2:	4802      	ldr	r0, [pc, #8]	; (80030ac <__sfp_lock_acquire+0xc>)
 80030a4:	f000 f91d 	bl	80032e2 <__retarget_lock_acquire_recursive>
 80030a8:	bd10      	pop	{r4, pc}
 80030aa:	46c0      	nop			; (mov r8, r8)
 80030ac:	20000269 	.word	0x20000269

080030b0 <__sfp_lock_release>:
 80030b0:	b510      	push	{r4, lr}
 80030b2:	4802      	ldr	r0, [pc, #8]	; (80030bc <__sfp_lock_release+0xc>)
 80030b4:	f000 f916 	bl	80032e4 <__retarget_lock_release_recursive>
 80030b8:	bd10      	pop	{r4, pc}
 80030ba:	46c0      	nop			; (mov r8, r8)
 80030bc:	20000269 	.word	0x20000269

080030c0 <__sinit>:
 80030c0:	b510      	push	{r4, lr}
 80030c2:	0004      	movs	r4, r0
 80030c4:	f7ff ffec 	bl	80030a0 <__sfp_lock_acquire>
 80030c8:	6a23      	ldr	r3, [r4, #32]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d002      	beq.n	80030d4 <__sinit+0x14>
 80030ce:	f7ff ffef 	bl	80030b0 <__sfp_lock_release>
 80030d2:	bd10      	pop	{r4, pc}
 80030d4:	4b04      	ldr	r3, [pc, #16]	; (80030e8 <__sinit+0x28>)
 80030d6:	6223      	str	r3, [r4, #32]
 80030d8:	4b04      	ldr	r3, [pc, #16]	; (80030ec <__sinit+0x2c>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d1f6      	bne.n	80030ce <__sinit+0xe>
 80030e0:	f7ff ffc0 	bl	8003064 <global_stdio_init.part.0>
 80030e4:	e7f3      	b.n	80030ce <__sinit+0xe>
 80030e6:	46c0      	nop			; (mov r8, r8)
 80030e8:	08003029 	.word	0x08003029
 80030ec:	20000260 	.word	0x20000260

080030f0 <_fwalk_sglue>:
 80030f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030f2:	0014      	movs	r4, r2
 80030f4:	2600      	movs	r6, #0
 80030f6:	9000      	str	r0, [sp, #0]
 80030f8:	9101      	str	r1, [sp, #4]
 80030fa:	68a5      	ldr	r5, [r4, #8]
 80030fc:	6867      	ldr	r7, [r4, #4]
 80030fe:	3f01      	subs	r7, #1
 8003100:	d504      	bpl.n	800310c <_fwalk_sglue+0x1c>
 8003102:	6824      	ldr	r4, [r4, #0]
 8003104:	2c00      	cmp	r4, #0
 8003106:	d1f8      	bne.n	80030fa <_fwalk_sglue+0xa>
 8003108:	0030      	movs	r0, r6
 800310a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800310c:	89ab      	ldrh	r3, [r5, #12]
 800310e:	2b01      	cmp	r3, #1
 8003110:	d908      	bls.n	8003124 <_fwalk_sglue+0x34>
 8003112:	220e      	movs	r2, #14
 8003114:	5eab      	ldrsh	r3, [r5, r2]
 8003116:	3301      	adds	r3, #1
 8003118:	d004      	beq.n	8003124 <_fwalk_sglue+0x34>
 800311a:	0029      	movs	r1, r5
 800311c:	9800      	ldr	r0, [sp, #0]
 800311e:	9b01      	ldr	r3, [sp, #4]
 8003120:	4798      	blx	r3
 8003122:	4306      	orrs	r6, r0
 8003124:	3568      	adds	r5, #104	; 0x68
 8003126:	e7ea      	b.n	80030fe <_fwalk_sglue+0xe>

08003128 <iprintf>:
 8003128:	b40f      	push	{r0, r1, r2, r3}
 800312a:	b507      	push	{r0, r1, r2, lr}
 800312c:	4905      	ldr	r1, [pc, #20]	; (8003144 <iprintf+0x1c>)
 800312e:	ab04      	add	r3, sp, #16
 8003130:	6808      	ldr	r0, [r1, #0]
 8003132:	cb04      	ldmia	r3!, {r2}
 8003134:	6881      	ldr	r1, [r0, #8]
 8003136:	9301      	str	r3, [sp, #4]
 8003138:	f000 f9fc 	bl	8003534 <_vfiprintf_r>
 800313c:	b003      	add	sp, #12
 800313e:	bc08      	pop	{r3}
 8003140:	b004      	add	sp, #16
 8003142:	4718      	bx	r3
 8003144:	20000064 	.word	0x20000064

08003148 <__sread>:
 8003148:	b570      	push	{r4, r5, r6, lr}
 800314a:	000c      	movs	r4, r1
 800314c:	250e      	movs	r5, #14
 800314e:	5f49      	ldrsh	r1, [r1, r5]
 8003150:	f000 f874 	bl	800323c <_read_r>
 8003154:	2800      	cmp	r0, #0
 8003156:	db03      	blt.n	8003160 <__sread+0x18>
 8003158:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800315a:	181b      	adds	r3, r3, r0
 800315c:	6563      	str	r3, [r4, #84]	; 0x54
 800315e:	bd70      	pop	{r4, r5, r6, pc}
 8003160:	89a3      	ldrh	r3, [r4, #12]
 8003162:	4a02      	ldr	r2, [pc, #8]	; (800316c <__sread+0x24>)
 8003164:	4013      	ands	r3, r2
 8003166:	81a3      	strh	r3, [r4, #12]
 8003168:	e7f9      	b.n	800315e <__sread+0x16>
 800316a:	46c0      	nop			; (mov r8, r8)
 800316c:	ffffefff 	.word	0xffffefff

08003170 <__swrite>:
 8003170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003172:	001f      	movs	r7, r3
 8003174:	898b      	ldrh	r3, [r1, #12]
 8003176:	0005      	movs	r5, r0
 8003178:	000c      	movs	r4, r1
 800317a:	0016      	movs	r6, r2
 800317c:	05db      	lsls	r3, r3, #23
 800317e:	d505      	bpl.n	800318c <__swrite+0x1c>
 8003180:	230e      	movs	r3, #14
 8003182:	5ec9      	ldrsh	r1, [r1, r3]
 8003184:	2200      	movs	r2, #0
 8003186:	2302      	movs	r3, #2
 8003188:	f000 f844 	bl	8003214 <_lseek_r>
 800318c:	89a3      	ldrh	r3, [r4, #12]
 800318e:	4a05      	ldr	r2, [pc, #20]	; (80031a4 <__swrite+0x34>)
 8003190:	0028      	movs	r0, r5
 8003192:	4013      	ands	r3, r2
 8003194:	81a3      	strh	r3, [r4, #12]
 8003196:	0032      	movs	r2, r6
 8003198:	230e      	movs	r3, #14
 800319a:	5ee1      	ldrsh	r1, [r4, r3]
 800319c:	003b      	movs	r3, r7
 800319e:	f000 f861 	bl	8003264 <_write_r>
 80031a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031a4:	ffffefff 	.word	0xffffefff

080031a8 <__sseek>:
 80031a8:	b570      	push	{r4, r5, r6, lr}
 80031aa:	000c      	movs	r4, r1
 80031ac:	250e      	movs	r5, #14
 80031ae:	5f49      	ldrsh	r1, [r1, r5]
 80031b0:	f000 f830 	bl	8003214 <_lseek_r>
 80031b4:	89a3      	ldrh	r3, [r4, #12]
 80031b6:	1c42      	adds	r2, r0, #1
 80031b8:	d103      	bne.n	80031c2 <__sseek+0x1a>
 80031ba:	4a05      	ldr	r2, [pc, #20]	; (80031d0 <__sseek+0x28>)
 80031bc:	4013      	ands	r3, r2
 80031be:	81a3      	strh	r3, [r4, #12]
 80031c0:	bd70      	pop	{r4, r5, r6, pc}
 80031c2:	2280      	movs	r2, #128	; 0x80
 80031c4:	0152      	lsls	r2, r2, #5
 80031c6:	4313      	orrs	r3, r2
 80031c8:	81a3      	strh	r3, [r4, #12]
 80031ca:	6560      	str	r0, [r4, #84]	; 0x54
 80031cc:	e7f8      	b.n	80031c0 <__sseek+0x18>
 80031ce:	46c0      	nop			; (mov r8, r8)
 80031d0:	ffffefff 	.word	0xffffefff

080031d4 <__sclose>:
 80031d4:	b510      	push	{r4, lr}
 80031d6:	230e      	movs	r3, #14
 80031d8:	5ec9      	ldrsh	r1, [r1, r3]
 80031da:	f000 f809 	bl	80031f0 <_close_r>
 80031de:	bd10      	pop	{r4, pc}

080031e0 <memset>:
 80031e0:	0003      	movs	r3, r0
 80031e2:	1882      	adds	r2, r0, r2
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d100      	bne.n	80031ea <memset+0xa>
 80031e8:	4770      	bx	lr
 80031ea:	7019      	strb	r1, [r3, #0]
 80031ec:	3301      	adds	r3, #1
 80031ee:	e7f9      	b.n	80031e4 <memset+0x4>

080031f0 <_close_r>:
 80031f0:	2300      	movs	r3, #0
 80031f2:	b570      	push	{r4, r5, r6, lr}
 80031f4:	4d06      	ldr	r5, [pc, #24]	; (8003210 <_close_r+0x20>)
 80031f6:	0004      	movs	r4, r0
 80031f8:	0008      	movs	r0, r1
 80031fa:	602b      	str	r3, [r5, #0]
 80031fc:	f7fd fe2e 	bl	8000e5c <_close>
 8003200:	1c43      	adds	r3, r0, #1
 8003202:	d103      	bne.n	800320c <_close_r+0x1c>
 8003204:	682b      	ldr	r3, [r5, #0]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d000      	beq.n	800320c <_close_r+0x1c>
 800320a:	6023      	str	r3, [r4, #0]
 800320c:	bd70      	pop	{r4, r5, r6, pc}
 800320e:	46c0      	nop			; (mov r8, r8)
 8003210:	20000264 	.word	0x20000264

08003214 <_lseek_r>:
 8003214:	b570      	push	{r4, r5, r6, lr}
 8003216:	0004      	movs	r4, r0
 8003218:	0008      	movs	r0, r1
 800321a:	0011      	movs	r1, r2
 800321c:	001a      	movs	r2, r3
 800321e:	2300      	movs	r3, #0
 8003220:	4d05      	ldr	r5, [pc, #20]	; (8003238 <_lseek_r+0x24>)
 8003222:	602b      	str	r3, [r5, #0]
 8003224:	f7fd fe3b 	bl	8000e9e <_lseek>
 8003228:	1c43      	adds	r3, r0, #1
 800322a:	d103      	bne.n	8003234 <_lseek_r+0x20>
 800322c:	682b      	ldr	r3, [r5, #0]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d000      	beq.n	8003234 <_lseek_r+0x20>
 8003232:	6023      	str	r3, [r4, #0]
 8003234:	bd70      	pop	{r4, r5, r6, pc}
 8003236:	46c0      	nop			; (mov r8, r8)
 8003238:	20000264 	.word	0x20000264

0800323c <_read_r>:
 800323c:	b570      	push	{r4, r5, r6, lr}
 800323e:	0004      	movs	r4, r0
 8003240:	0008      	movs	r0, r1
 8003242:	0011      	movs	r1, r2
 8003244:	001a      	movs	r2, r3
 8003246:	2300      	movs	r3, #0
 8003248:	4d05      	ldr	r5, [pc, #20]	; (8003260 <_read_r+0x24>)
 800324a:	602b      	str	r3, [r5, #0]
 800324c:	f7fd fdd3 	bl	8000df6 <_read>
 8003250:	1c43      	adds	r3, r0, #1
 8003252:	d103      	bne.n	800325c <_read_r+0x20>
 8003254:	682b      	ldr	r3, [r5, #0]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d000      	beq.n	800325c <_read_r+0x20>
 800325a:	6023      	str	r3, [r4, #0]
 800325c:	bd70      	pop	{r4, r5, r6, pc}
 800325e:	46c0      	nop			; (mov r8, r8)
 8003260:	20000264 	.word	0x20000264

08003264 <_write_r>:
 8003264:	b570      	push	{r4, r5, r6, lr}
 8003266:	0004      	movs	r4, r0
 8003268:	0008      	movs	r0, r1
 800326a:	0011      	movs	r1, r2
 800326c:	001a      	movs	r2, r3
 800326e:	2300      	movs	r3, #0
 8003270:	4d05      	ldr	r5, [pc, #20]	; (8003288 <_write_r+0x24>)
 8003272:	602b      	str	r3, [r5, #0]
 8003274:	f7fd fddc 	bl	8000e30 <_write>
 8003278:	1c43      	adds	r3, r0, #1
 800327a:	d103      	bne.n	8003284 <_write_r+0x20>
 800327c:	682b      	ldr	r3, [r5, #0]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d000      	beq.n	8003284 <_write_r+0x20>
 8003282:	6023      	str	r3, [r4, #0]
 8003284:	bd70      	pop	{r4, r5, r6, pc}
 8003286:	46c0      	nop			; (mov r8, r8)
 8003288:	20000264 	.word	0x20000264

0800328c <__errno>:
 800328c:	4b01      	ldr	r3, [pc, #4]	; (8003294 <__errno+0x8>)
 800328e:	6818      	ldr	r0, [r3, #0]
 8003290:	4770      	bx	lr
 8003292:	46c0      	nop			; (mov r8, r8)
 8003294:	20000064 	.word	0x20000064

08003298 <__libc_init_array>:
 8003298:	b570      	push	{r4, r5, r6, lr}
 800329a:	2600      	movs	r6, #0
 800329c:	4c0c      	ldr	r4, [pc, #48]	; (80032d0 <__libc_init_array+0x38>)
 800329e:	4d0d      	ldr	r5, [pc, #52]	; (80032d4 <__libc_init_array+0x3c>)
 80032a0:	1b64      	subs	r4, r4, r5
 80032a2:	10a4      	asrs	r4, r4, #2
 80032a4:	42a6      	cmp	r6, r4
 80032a6:	d109      	bne.n	80032bc <__libc_init_array+0x24>
 80032a8:	2600      	movs	r6, #0
 80032aa:	f000 fde3 	bl	8003e74 <_init>
 80032ae:	4c0a      	ldr	r4, [pc, #40]	; (80032d8 <__libc_init_array+0x40>)
 80032b0:	4d0a      	ldr	r5, [pc, #40]	; (80032dc <__libc_init_array+0x44>)
 80032b2:	1b64      	subs	r4, r4, r5
 80032b4:	10a4      	asrs	r4, r4, #2
 80032b6:	42a6      	cmp	r6, r4
 80032b8:	d105      	bne.n	80032c6 <__libc_init_array+0x2e>
 80032ba:	bd70      	pop	{r4, r5, r6, pc}
 80032bc:	00b3      	lsls	r3, r6, #2
 80032be:	58eb      	ldr	r3, [r5, r3]
 80032c0:	4798      	blx	r3
 80032c2:	3601      	adds	r6, #1
 80032c4:	e7ee      	b.n	80032a4 <__libc_init_array+0xc>
 80032c6:	00b3      	lsls	r3, r6, #2
 80032c8:	58eb      	ldr	r3, [r5, r3]
 80032ca:	4798      	blx	r3
 80032cc:	3601      	adds	r6, #1
 80032ce:	e7f2      	b.n	80032b6 <__libc_init_array+0x1e>
 80032d0:	08004018 	.word	0x08004018
 80032d4:	08004018 	.word	0x08004018
 80032d8:	0800401c 	.word	0x0800401c
 80032dc:	08004018 	.word	0x08004018

080032e0 <__retarget_lock_init_recursive>:
 80032e0:	4770      	bx	lr

080032e2 <__retarget_lock_acquire_recursive>:
 80032e2:	4770      	bx	lr

080032e4 <__retarget_lock_release_recursive>:
 80032e4:	4770      	bx	lr
	...

080032e8 <_free_r>:
 80032e8:	b570      	push	{r4, r5, r6, lr}
 80032ea:	0005      	movs	r5, r0
 80032ec:	2900      	cmp	r1, #0
 80032ee:	d010      	beq.n	8003312 <_free_r+0x2a>
 80032f0:	1f0c      	subs	r4, r1, #4
 80032f2:	6823      	ldr	r3, [r4, #0]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	da00      	bge.n	80032fa <_free_r+0x12>
 80032f8:	18e4      	adds	r4, r4, r3
 80032fa:	0028      	movs	r0, r5
 80032fc:	f000 f8e2 	bl	80034c4 <__malloc_lock>
 8003300:	4a1d      	ldr	r2, [pc, #116]	; (8003378 <_free_r+0x90>)
 8003302:	6813      	ldr	r3, [r2, #0]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d105      	bne.n	8003314 <_free_r+0x2c>
 8003308:	6063      	str	r3, [r4, #4]
 800330a:	6014      	str	r4, [r2, #0]
 800330c:	0028      	movs	r0, r5
 800330e:	f000 f8e1 	bl	80034d4 <__malloc_unlock>
 8003312:	bd70      	pop	{r4, r5, r6, pc}
 8003314:	42a3      	cmp	r3, r4
 8003316:	d908      	bls.n	800332a <_free_r+0x42>
 8003318:	6820      	ldr	r0, [r4, #0]
 800331a:	1821      	adds	r1, r4, r0
 800331c:	428b      	cmp	r3, r1
 800331e:	d1f3      	bne.n	8003308 <_free_r+0x20>
 8003320:	6819      	ldr	r1, [r3, #0]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	1809      	adds	r1, r1, r0
 8003326:	6021      	str	r1, [r4, #0]
 8003328:	e7ee      	b.n	8003308 <_free_r+0x20>
 800332a:	001a      	movs	r2, r3
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d001      	beq.n	8003336 <_free_r+0x4e>
 8003332:	42a3      	cmp	r3, r4
 8003334:	d9f9      	bls.n	800332a <_free_r+0x42>
 8003336:	6811      	ldr	r1, [r2, #0]
 8003338:	1850      	adds	r0, r2, r1
 800333a:	42a0      	cmp	r0, r4
 800333c:	d10b      	bne.n	8003356 <_free_r+0x6e>
 800333e:	6820      	ldr	r0, [r4, #0]
 8003340:	1809      	adds	r1, r1, r0
 8003342:	1850      	adds	r0, r2, r1
 8003344:	6011      	str	r1, [r2, #0]
 8003346:	4283      	cmp	r3, r0
 8003348:	d1e0      	bne.n	800330c <_free_r+0x24>
 800334a:	6818      	ldr	r0, [r3, #0]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	1841      	adds	r1, r0, r1
 8003350:	6011      	str	r1, [r2, #0]
 8003352:	6053      	str	r3, [r2, #4]
 8003354:	e7da      	b.n	800330c <_free_r+0x24>
 8003356:	42a0      	cmp	r0, r4
 8003358:	d902      	bls.n	8003360 <_free_r+0x78>
 800335a:	230c      	movs	r3, #12
 800335c:	602b      	str	r3, [r5, #0]
 800335e:	e7d5      	b.n	800330c <_free_r+0x24>
 8003360:	6820      	ldr	r0, [r4, #0]
 8003362:	1821      	adds	r1, r4, r0
 8003364:	428b      	cmp	r3, r1
 8003366:	d103      	bne.n	8003370 <_free_r+0x88>
 8003368:	6819      	ldr	r1, [r3, #0]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	1809      	adds	r1, r1, r0
 800336e:	6021      	str	r1, [r4, #0]
 8003370:	6063      	str	r3, [r4, #4]
 8003372:	6054      	str	r4, [r2, #4]
 8003374:	e7ca      	b.n	800330c <_free_r+0x24>
 8003376:	46c0      	nop			; (mov r8, r8)
 8003378:	2000026c 	.word	0x2000026c

0800337c <sbrk_aligned>:
 800337c:	b570      	push	{r4, r5, r6, lr}
 800337e:	4e0f      	ldr	r6, [pc, #60]	; (80033bc <sbrk_aligned+0x40>)
 8003380:	000d      	movs	r5, r1
 8003382:	6831      	ldr	r1, [r6, #0]
 8003384:	0004      	movs	r4, r0
 8003386:	2900      	cmp	r1, #0
 8003388:	d102      	bne.n	8003390 <sbrk_aligned+0x14>
 800338a:	f000 fccb 	bl	8003d24 <_sbrk_r>
 800338e:	6030      	str	r0, [r6, #0]
 8003390:	0029      	movs	r1, r5
 8003392:	0020      	movs	r0, r4
 8003394:	f000 fcc6 	bl	8003d24 <_sbrk_r>
 8003398:	1c43      	adds	r3, r0, #1
 800339a:	d00a      	beq.n	80033b2 <sbrk_aligned+0x36>
 800339c:	2303      	movs	r3, #3
 800339e:	1cc5      	adds	r5, r0, #3
 80033a0:	439d      	bics	r5, r3
 80033a2:	42a8      	cmp	r0, r5
 80033a4:	d007      	beq.n	80033b6 <sbrk_aligned+0x3a>
 80033a6:	1a29      	subs	r1, r5, r0
 80033a8:	0020      	movs	r0, r4
 80033aa:	f000 fcbb 	bl	8003d24 <_sbrk_r>
 80033ae:	3001      	adds	r0, #1
 80033b0:	d101      	bne.n	80033b6 <sbrk_aligned+0x3a>
 80033b2:	2501      	movs	r5, #1
 80033b4:	426d      	negs	r5, r5
 80033b6:	0028      	movs	r0, r5
 80033b8:	bd70      	pop	{r4, r5, r6, pc}
 80033ba:	46c0      	nop			; (mov r8, r8)
 80033bc:	20000270 	.word	0x20000270

080033c0 <_malloc_r>:
 80033c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80033c2:	2203      	movs	r2, #3
 80033c4:	1ccb      	adds	r3, r1, #3
 80033c6:	4393      	bics	r3, r2
 80033c8:	3308      	adds	r3, #8
 80033ca:	0006      	movs	r6, r0
 80033cc:	001f      	movs	r7, r3
 80033ce:	2b0c      	cmp	r3, #12
 80033d0:	d238      	bcs.n	8003444 <_malloc_r+0x84>
 80033d2:	270c      	movs	r7, #12
 80033d4:	42b9      	cmp	r1, r7
 80033d6:	d837      	bhi.n	8003448 <_malloc_r+0x88>
 80033d8:	0030      	movs	r0, r6
 80033da:	f000 f873 	bl	80034c4 <__malloc_lock>
 80033de:	4b38      	ldr	r3, [pc, #224]	; (80034c0 <_malloc_r+0x100>)
 80033e0:	9300      	str	r3, [sp, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	001c      	movs	r4, r3
 80033e6:	2c00      	cmp	r4, #0
 80033e8:	d133      	bne.n	8003452 <_malloc_r+0x92>
 80033ea:	0039      	movs	r1, r7
 80033ec:	0030      	movs	r0, r6
 80033ee:	f7ff ffc5 	bl	800337c <sbrk_aligned>
 80033f2:	0004      	movs	r4, r0
 80033f4:	1c43      	adds	r3, r0, #1
 80033f6:	d15e      	bne.n	80034b6 <_malloc_r+0xf6>
 80033f8:	9b00      	ldr	r3, [sp, #0]
 80033fa:	681c      	ldr	r4, [r3, #0]
 80033fc:	0025      	movs	r5, r4
 80033fe:	2d00      	cmp	r5, #0
 8003400:	d14e      	bne.n	80034a0 <_malloc_r+0xe0>
 8003402:	2c00      	cmp	r4, #0
 8003404:	d051      	beq.n	80034aa <_malloc_r+0xea>
 8003406:	6823      	ldr	r3, [r4, #0]
 8003408:	0029      	movs	r1, r5
 800340a:	18e3      	adds	r3, r4, r3
 800340c:	0030      	movs	r0, r6
 800340e:	9301      	str	r3, [sp, #4]
 8003410:	f000 fc88 	bl	8003d24 <_sbrk_r>
 8003414:	9b01      	ldr	r3, [sp, #4]
 8003416:	4283      	cmp	r3, r0
 8003418:	d147      	bne.n	80034aa <_malloc_r+0xea>
 800341a:	6823      	ldr	r3, [r4, #0]
 800341c:	0030      	movs	r0, r6
 800341e:	1aff      	subs	r7, r7, r3
 8003420:	0039      	movs	r1, r7
 8003422:	f7ff ffab 	bl	800337c <sbrk_aligned>
 8003426:	3001      	adds	r0, #1
 8003428:	d03f      	beq.n	80034aa <_malloc_r+0xea>
 800342a:	6823      	ldr	r3, [r4, #0]
 800342c:	19db      	adds	r3, r3, r7
 800342e:	6023      	str	r3, [r4, #0]
 8003430:	9b00      	ldr	r3, [sp, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d040      	beq.n	80034ba <_malloc_r+0xfa>
 8003438:	685a      	ldr	r2, [r3, #4]
 800343a:	42a2      	cmp	r2, r4
 800343c:	d133      	bne.n	80034a6 <_malloc_r+0xe6>
 800343e:	2200      	movs	r2, #0
 8003440:	605a      	str	r2, [r3, #4]
 8003442:	e014      	b.n	800346e <_malloc_r+0xae>
 8003444:	2b00      	cmp	r3, #0
 8003446:	dac5      	bge.n	80033d4 <_malloc_r+0x14>
 8003448:	230c      	movs	r3, #12
 800344a:	2500      	movs	r5, #0
 800344c:	6033      	str	r3, [r6, #0]
 800344e:	0028      	movs	r0, r5
 8003450:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003452:	6821      	ldr	r1, [r4, #0]
 8003454:	1bc9      	subs	r1, r1, r7
 8003456:	d420      	bmi.n	800349a <_malloc_r+0xda>
 8003458:	290b      	cmp	r1, #11
 800345a:	d918      	bls.n	800348e <_malloc_r+0xce>
 800345c:	19e2      	adds	r2, r4, r7
 800345e:	6027      	str	r7, [r4, #0]
 8003460:	42a3      	cmp	r3, r4
 8003462:	d112      	bne.n	800348a <_malloc_r+0xca>
 8003464:	9b00      	ldr	r3, [sp, #0]
 8003466:	601a      	str	r2, [r3, #0]
 8003468:	6863      	ldr	r3, [r4, #4]
 800346a:	6011      	str	r1, [r2, #0]
 800346c:	6053      	str	r3, [r2, #4]
 800346e:	0030      	movs	r0, r6
 8003470:	0025      	movs	r5, r4
 8003472:	f000 f82f 	bl	80034d4 <__malloc_unlock>
 8003476:	2207      	movs	r2, #7
 8003478:	350b      	adds	r5, #11
 800347a:	1d23      	adds	r3, r4, #4
 800347c:	4395      	bics	r5, r2
 800347e:	1aea      	subs	r2, r5, r3
 8003480:	429d      	cmp	r5, r3
 8003482:	d0e4      	beq.n	800344e <_malloc_r+0x8e>
 8003484:	1b5b      	subs	r3, r3, r5
 8003486:	50a3      	str	r3, [r4, r2]
 8003488:	e7e1      	b.n	800344e <_malloc_r+0x8e>
 800348a:	605a      	str	r2, [r3, #4]
 800348c:	e7ec      	b.n	8003468 <_malloc_r+0xa8>
 800348e:	6862      	ldr	r2, [r4, #4]
 8003490:	42a3      	cmp	r3, r4
 8003492:	d1d5      	bne.n	8003440 <_malloc_r+0x80>
 8003494:	9b00      	ldr	r3, [sp, #0]
 8003496:	601a      	str	r2, [r3, #0]
 8003498:	e7e9      	b.n	800346e <_malloc_r+0xae>
 800349a:	0023      	movs	r3, r4
 800349c:	6864      	ldr	r4, [r4, #4]
 800349e:	e7a2      	b.n	80033e6 <_malloc_r+0x26>
 80034a0:	002c      	movs	r4, r5
 80034a2:	686d      	ldr	r5, [r5, #4]
 80034a4:	e7ab      	b.n	80033fe <_malloc_r+0x3e>
 80034a6:	0013      	movs	r3, r2
 80034a8:	e7c4      	b.n	8003434 <_malloc_r+0x74>
 80034aa:	230c      	movs	r3, #12
 80034ac:	0030      	movs	r0, r6
 80034ae:	6033      	str	r3, [r6, #0]
 80034b0:	f000 f810 	bl	80034d4 <__malloc_unlock>
 80034b4:	e7cb      	b.n	800344e <_malloc_r+0x8e>
 80034b6:	6027      	str	r7, [r4, #0]
 80034b8:	e7d9      	b.n	800346e <_malloc_r+0xae>
 80034ba:	605b      	str	r3, [r3, #4]
 80034bc:	deff      	udf	#255	; 0xff
 80034be:	46c0      	nop			; (mov r8, r8)
 80034c0:	2000026c 	.word	0x2000026c

080034c4 <__malloc_lock>:
 80034c4:	b510      	push	{r4, lr}
 80034c6:	4802      	ldr	r0, [pc, #8]	; (80034d0 <__malloc_lock+0xc>)
 80034c8:	f7ff ff0b 	bl	80032e2 <__retarget_lock_acquire_recursive>
 80034cc:	bd10      	pop	{r4, pc}
 80034ce:	46c0      	nop			; (mov r8, r8)
 80034d0:	20000268 	.word	0x20000268

080034d4 <__malloc_unlock>:
 80034d4:	b510      	push	{r4, lr}
 80034d6:	4802      	ldr	r0, [pc, #8]	; (80034e0 <__malloc_unlock+0xc>)
 80034d8:	f7ff ff04 	bl	80032e4 <__retarget_lock_release_recursive>
 80034dc:	bd10      	pop	{r4, pc}
 80034de:	46c0      	nop			; (mov r8, r8)
 80034e0:	20000268 	.word	0x20000268

080034e4 <__sfputc_r>:
 80034e4:	6893      	ldr	r3, [r2, #8]
 80034e6:	b510      	push	{r4, lr}
 80034e8:	3b01      	subs	r3, #1
 80034ea:	6093      	str	r3, [r2, #8]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	da04      	bge.n	80034fa <__sfputc_r+0x16>
 80034f0:	6994      	ldr	r4, [r2, #24]
 80034f2:	42a3      	cmp	r3, r4
 80034f4:	db07      	blt.n	8003506 <__sfputc_r+0x22>
 80034f6:	290a      	cmp	r1, #10
 80034f8:	d005      	beq.n	8003506 <__sfputc_r+0x22>
 80034fa:	6813      	ldr	r3, [r2, #0]
 80034fc:	1c58      	adds	r0, r3, #1
 80034fe:	6010      	str	r0, [r2, #0]
 8003500:	7019      	strb	r1, [r3, #0]
 8003502:	0008      	movs	r0, r1
 8003504:	bd10      	pop	{r4, pc}
 8003506:	f000 fb66 	bl	8003bd6 <__swbuf_r>
 800350a:	0001      	movs	r1, r0
 800350c:	e7f9      	b.n	8003502 <__sfputc_r+0x1e>

0800350e <__sfputs_r>:
 800350e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003510:	0006      	movs	r6, r0
 8003512:	000f      	movs	r7, r1
 8003514:	0014      	movs	r4, r2
 8003516:	18d5      	adds	r5, r2, r3
 8003518:	42ac      	cmp	r4, r5
 800351a:	d101      	bne.n	8003520 <__sfputs_r+0x12>
 800351c:	2000      	movs	r0, #0
 800351e:	e007      	b.n	8003530 <__sfputs_r+0x22>
 8003520:	7821      	ldrb	r1, [r4, #0]
 8003522:	003a      	movs	r2, r7
 8003524:	0030      	movs	r0, r6
 8003526:	f7ff ffdd 	bl	80034e4 <__sfputc_r>
 800352a:	3401      	adds	r4, #1
 800352c:	1c43      	adds	r3, r0, #1
 800352e:	d1f3      	bne.n	8003518 <__sfputs_r+0xa>
 8003530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003534 <_vfiprintf_r>:
 8003534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003536:	b0a1      	sub	sp, #132	; 0x84
 8003538:	000f      	movs	r7, r1
 800353a:	0015      	movs	r5, r2
 800353c:	001e      	movs	r6, r3
 800353e:	9003      	str	r0, [sp, #12]
 8003540:	2800      	cmp	r0, #0
 8003542:	d004      	beq.n	800354e <_vfiprintf_r+0x1a>
 8003544:	6a03      	ldr	r3, [r0, #32]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d101      	bne.n	800354e <_vfiprintf_r+0x1a>
 800354a:	f7ff fdb9 	bl	80030c0 <__sinit>
 800354e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003550:	07db      	lsls	r3, r3, #31
 8003552:	d405      	bmi.n	8003560 <_vfiprintf_r+0x2c>
 8003554:	89bb      	ldrh	r3, [r7, #12]
 8003556:	059b      	lsls	r3, r3, #22
 8003558:	d402      	bmi.n	8003560 <_vfiprintf_r+0x2c>
 800355a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800355c:	f7ff fec1 	bl	80032e2 <__retarget_lock_acquire_recursive>
 8003560:	89bb      	ldrh	r3, [r7, #12]
 8003562:	071b      	lsls	r3, r3, #28
 8003564:	d502      	bpl.n	800356c <_vfiprintf_r+0x38>
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d113      	bne.n	8003594 <_vfiprintf_r+0x60>
 800356c:	0039      	movs	r1, r7
 800356e:	9803      	ldr	r0, [sp, #12]
 8003570:	f000 fb74 	bl	8003c5c <__swsetup_r>
 8003574:	2800      	cmp	r0, #0
 8003576:	d00d      	beq.n	8003594 <_vfiprintf_r+0x60>
 8003578:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800357a:	07db      	lsls	r3, r3, #31
 800357c:	d503      	bpl.n	8003586 <_vfiprintf_r+0x52>
 800357e:	2001      	movs	r0, #1
 8003580:	4240      	negs	r0, r0
 8003582:	b021      	add	sp, #132	; 0x84
 8003584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003586:	89bb      	ldrh	r3, [r7, #12]
 8003588:	059b      	lsls	r3, r3, #22
 800358a:	d4f8      	bmi.n	800357e <_vfiprintf_r+0x4a>
 800358c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800358e:	f7ff fea9 	bl	80032e4 <__retarget_lock_release_recursive>
 8003592:	e7f4      	b.n	800357e <_vfiprintf_r+0x4a>
 8003594:	2300      	movs	r3, #0
 8003596:	ac08      	add	r4, sp, #32
 8003598:	6163      	str	r3, [r4, #20]
 800359a:	3320      	adds	r3, #32
 800359c:	7663      	strb	r3, [r4, #25]
 800359e:	3310      	adds	r3, #16
 80035a0:	76a3      	strb	r3, [r4, #26]
 80035a2:	9607      	str	r6, [sp, #28]
 80035a4:	002e      	movs	r6, r5
 80035a6:	7833      	ldrb	r3, [r6, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d001      	beq.n	80035b0 <_vfiprintf_r+0x7c>
 80035ac:	2b25      	cmp	r3, #37	; 0x25
 80035ae:	d148      	bne.n	8003642 <_vfiprintf_r+0x10e>
 80035b0:	1b73      	subs	r3, r6, r5
 80035b2:	9305      	str	r3, [sp, #20]
 80035b4:	42ae      	cmp	r6, r5
 80035b6:	d00b      	beq.n	80035d0 <_vfiprintf_r+0x9c>
 80035b8:	002a      	movs	r2, r5
 80035ba:	0039      	movs	r1, r7
 80035bc:	9803      	ldr	r0, [sp, #12]
 80035be:	f7ff ffa6 	bl	800350e <__sfputs_r>
 80035c2:	3001      	adds	r0, #1
 80035c4:	d100      	bne.n	80035c8 <_vfiprintf_r+0x94>
 80035c6:	e0af      	b.n	8003728 <_vfiprintf_r+0x1f4>
 80035c8:	6963      	ldr	r3, [r4, #20]
 80035ca:	9a05      	ldr	r2, [sp, #20]
 80035cc:	189b      	adds	r3, r3, r2
 80035ce:	6163      	str	r3, [r4, #20]
 80035d0:	7833      	ldrb	r3, [r6, #0]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d100      	bne.n	80035d8 <_vfiprintf_r+0xa4>
 80035d6:	e0a7      	b.n	8003728 <_vfiprintf_r+0x1f4>
 80035d8:	2201      	movs	r2, #1
 80035da:	2300      	movs	r3, #0
 80035dc:	4252      	negs	r2, r2
 80035de:	6062      	str	r2, [r4, #4]
 80035e0:	a904      	add	r1, sp, #16
 80035e2:	3254      	adds	r2, #84	; 0x54
 80035e4:	1852      	adds	r2, r2, r1
 80035e6:	1c75      	adds	r5, r6, #1
 80035e8:	6023      	str	r3, [r4, #0]
 80035ea:	60e3      	str	r3, [r4, #12]
 80035ec:	60a3      	str	r3, [r4, #8]
 80035ee:	7013      	strb	r3, [r2, #0]
 80035f0:	65a3      	str	r3, [r4, #88]	; 0x58
 80035f2:	4b59      	ldr	r3, [pc, #356]	; (8003758 <_vfiprintf_r+0x224>)
 80035f4:	2205      	movs	r2, #5
 80035f6:	0018      	movs	r0, r3
 80035f8:	7829      	ldrb	r1, [r5, #0]
 80035fa:	9305      	str	r3, [sp, #20]
 80035fc:	f000 fba4 	bl	8003d48 <memchr>
 8003600:	1c6e      	adds	r6, r5, #1
 8003602:	2800      	cmp	r0, #0
 8003604:	d11f      	bne.n	8003646 <_vfiprintf_r+0x112>
 8003606:	6822      	ldr	r2, [r4, #0]
 8003608:	06d3      	lsls	r3, r2, #27
 800360a:	d504      	bpl.n	8003616 <_vfiprintf_r+0xe2>
 800360c:	2353      	movs	r3, #83	; 0x53
 800360e:	a904      	add	r1, sp, #16
 8003610:	185b      	adds	r3, r3, r1
 8003612:	2120      	movs	r1, #32
 8003614:	7019      	strb	r1, [r3, #0]
 8003616:	0713      	lsls	r3, r2, #28
 8003618:	d504      	bpl.n	8003624 <_vfiprintf_r+0xf0>
 800361a:	2353      	movs	r3, #83	; 0x53
 800361c:	a904      	add	r1, sp, #16
 800361e:	185b      	adds	r3, r3, r1
 8003620:	212b      	movs	r1, #43	; 0x2b
 8003622:	7019      	strb	r1, [r3, #0]
 8003624:	782b      	ldrb	r3, [r5, #0]
 8003626:	2b2a      	cmp	r3, #42	; 0x2a
 8003628:	d016      	beq.n	8003658 <_vfiprintf_r+0x124>
 800362a:	002e      	movs	r6, r5
 800362c:	2100      	movs	r1, #0
 800362e:	200a      	movs	r0, #10
 8003630:	68e3      	ldr	r3, [r4, #12]
 8003632:	7832      	ldrb	r2, [r6, #0]
 8003634:	1c75      	adds	r5, r6, #1
 8003636:	3a30      	subs	r2, #48	; 0x30
 8003638:	2a09      	cmp	r2, #9
 800363a:	d94e      	bls.n	80036da <_vfiprintf_r+0x1a6>
 800363c:	2900      	cmp	r1, #0
 800363e:	d111      	bne.n	8003664 <_vfiprintf_r+0x130>
 8003640:	e017      	b.n	8003672 <_vfiprintf_r+0x13e>
 8003642:	3601      	adds	r6, #1
 8003644:	e7af      	b.n	80035a6 <_vfiprintf_r+0x72>
 8003646:	9b05      	ldr	r3, [sp, #20]
 8003648:	6822      	ldr	r2, [r4, #0]
 800364a:	1ac0      	subs	r0, r0, r3
 800364c:	2301      	movs	r3, #1
 800364e:	4083      	lsls	r3, r0
 8003650:	4313      	orrs	r3, r2
 8003652:	0035      	movs	r5, r6
 8003654:	6023      	str	r3, [r4, #0]
 8003656:	e7cc      	b.n	80035f2 <_vfiprintf_r+0xbe>
 8003658:	9b07      	ldr	r3, [sp, #28]
 800365a:	1d19      	adds	r1, r3, #4
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	9107      	str	r1, [sp, #28]
 8003660:	2b00      	cmp	r3, #0
 8003662:	db01      	blt.n	8003668 <_vfiprintf_r+0x134>
 8003664:	930b      	str	r3, [sp, #44]	; 0x2c
 8003666:	e004      	b.n	8003672 <_vfiprintf_r+0x13e>
 8003668:	425b      	negs	r3, r3
 800366a:	60e3      	str	r3, [r4, #12]
 800366c:	2302      	movs	r3, #2
 800366e:	4313      	orrs	r3, r2
 8003670:	6023      	str	r3, [r4, #0]
 8003672:	7833      	ldrb	r3, [r6, #0]
 8003674:	2b2e      	cmp	r3, #46	; 0x2e
 8003676:	d10a      	bne.n	800368e <_vfiprintf_r+0x15a>
 8003678:	7873      	ldrb	r3, [r6, #1]
 800367a:	2b2a      	cmp	r3, #42	; 0x2a
 800367c:	d135      	bne.n	80036ea <_vfiprintf_r+0x1b6>
 800367e:	9b07      	ldr	r3, [sp, #28]
 8003680:	3602      	adds	r6, #2
 8003682:	1d1a      	adds	r2, r3, #4
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	9207      	str	r2, [sp, #28]
 8003688:	2b00      	cmp	r3, #0
 800368a:	db2b      	blt.n	80036e4 <_vfiprintf_r+0x1b0>
 800368c:	9309      	str	r3, [sp, #36]	; 0x24
 800368e:	4d33      	ldr	r5, [pc, #204]	; (800375c <_vfiprintf_r+0x228>)
 8003690:	2203      	movs	r2, #3
 8003692:	0028      	movs	r0, r5
 8003694:	7831      	ldrb	r1, [r6, #0]
 8003696:	f000 fb57 	bl	8003d48 <memchr>
 800369a:	2800      	cmp	r0, #0
 800369c:	d006      	beq.n	80036ac <_vfiprintf_r+0x178>
 800369e:	2340      	movs	r3, #64	; 0x40
 80036a0:	1b40      	subs	r0, r0, r5
 80036a2:	4083      	lsls	r3, r0
 80036a4:	6822      	ldr	r2, [r4, #0]
 80036a6:	3601      	adds	r6, #1
 80036a8:	4313      	orrs	r3, r2
 80036aa:	6023      	str	r3, [r4, #0]
 80036ac:	7831      	ldrb	r1, [r6, #0]
 80036ae:	2206      	movs	r2, #6
 80036b0:	482b      	ldr	r0, [pc, #172]	; (8003760 <_vfiprintf_r+0x22c>)
 80036b2:	1c75      	adds	r5, r6, #1
 80036b4:	7621      	strb	r1, [r4, #24]
 80036b6:	f000 fb47 	bl	8003d48 <memchr>
 80036ba:	2800      	cmp	r0, #0
 80036bc:	d043      	beq.n	8003746 <_vfiprintf_r+0x212>
 80036be:	4b29      	ldr	r3, [pc, #164]	; (8003764 <_vfiprintf_r+0x230>)
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d125      	bne.n	8003710 <_vfiprintf_r+0x1dc>
 80036c4:	2207      	movs	r2, #7
 80036c6:	9b07      	ldr	r3, [sp, #28]
 80036c8:	3307      	adds	r3, #7
 80036ca:	4393      	bics	r3, r2
 80036cc:	3308      	adds	r3, #8
 80036ce:	9307      	str	r3, [sp, #28]
 80036d0:	6963      	ldr	r3, [r4, #20]
 80036d2:	9a04      	ldr	r2, [sp, #16]
 80036d4:	189b      	adds	r3, r3, r2
 80036d6:	6163      	str	r3, [r4, #20]
 80036d8:	e764      	b.n	80035a4 <_vfiprintf_r+0x70>
 80036da:	4343      	muls	r3, r0
 80036dc:	002e      	movs	r6, r5
 80036de:	2101      	movs	r1, #1
 80036e0:	189b      	adds	r3, r3, r2
 80036e2:	e7a6      	b.n	8003632 <_vfiprintf_r+0xfe>
 80036e4:	2301      	movs	r3, #1
 80036e6:	425b      	negs	r3, r3
 80036e8:	e7d0      	b.n	800368c <_vfiprintf_r+0x158>
 80036ea:	2300      	movs	r3, #0
 80036ec:	200a      	movs	r0, #10
 80036ee:	001a      	movs	r2, r3
 80036f0:	3601      	adds	r6, #1
 80036f2:	6063      	str	r3, [r4, #4]
 80036f4:	7831      	ldrb	r1, [r6, #0]
 80036f6:	1c75      	adds	r5, r6, #1
 80036f8:	3930      	subs	r1, #48	; 0x30
 80036fa:	2909      	cmp	r1, #9
 80036fc:	d903      	bls.n	8003706 <_vfiprintf_r+0x1d2>
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d0c5      	beq.n	800368e <_vfiprintf_r+0x15a>
 8003702:	9209      	str	r2, [sp, #36]	; 0x24
 8003704:	e7c3      	b.n	800368e <_vfiprintf_r+0x15a>
 8003706:	4342      	muls	r2, r0
 8003708:	002e      	movs	r6, r5
 800370a:	2301      	movs	r3, #1
 800370c:	1852      	adds	r2, r2, r1
 800370e:	e7f1      	b.n	80036f4 <_vfiprintf_r+0x1c0>
 8003710:	aa07      	add	r2, sp, #28
 8003712:	9200      	str	r2, [sp, #0]
 8003714:	0021      	movs	r1, r4
 8003716:	003a      	movs	r2, r7
 8003718:	4b13      	ldr	r3, [pc, #76]	; (8003768 <_vfiprintf_r+0x234>)
 800371a:	9803      	ldr	r0, [sp, #12]
 800371c:	e000      	b.n	8003720 <_vfiprintf_r+0x1ec>
 800371e:	bf00      	nop
 8003720:	9004      	str	r0, [sp, #16]
 8003722:	9b04      	ldr	r3, [sp, #16]
 8003724:	3301      	adds	r3, #1
 8003726:	d1d3      	bne.n	80036d0 <_vfiprintf_r+0x19c>
 8003728:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800372a:	07db      	lsls	r3, r3, #31
 800372c:	d405      	bmi.n	800373a <_vfiprintf_r+0x206>
 800372e:	89bb      	ldrh	r3, [r7, #12]
 8003730:	059b      	lsls	r3, r3, #22
 8003732:	d402      	bmi.n	800373a <_vfiprintf_r+0x206>
 8003734:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8003736:	f7ff fdd5 	bl	80032e4 <__retarget_lock_release_recursive>
 800373a:	89bb      	ldrh	r3, [r7, #12]
 800373c:	065b      	lsls	r3, r3, #25
 800373e:	d500      	bpl.n	8003742 <_vfiprintf_r+0x20e>
 8003740:	e71d      	b.n	800357e <_vfiprintf_r+0x4a>
 8003742:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003744:	e71d      	b.n	8003582 <_vfiprintf_r+0x4e>
 8003746:	aa07      	add	r2, sp, #28
 8003748:	9200      	str	r2, [sp, #0]
 800374a:	0021      	movs	r1, r4
 800374c:	003a      	movs	r2, r7
 800374e:	4b06      	ldr	r3, [pc, #24]	; (8003768 <_vfiprintf_r+0x234>)
 8003750:	9803      	ldr	r0, [sp, #12]
 8003752:	f000 f87b 	bl	800384c <_printf_i>
 8003756:	e7e3      	b.n	8003720 <_vfiprintf_r+0x1ec>
 8003758:	08003fdc 	.word	0x08003fdc
 800375c:	08003fe2 	.word	0x08003fe2
 8003760:	08003fe6 	.word	0x08003fe6
 8003764:	00000000 	.word	0x00000000
 8003768:	0800350f 	.word	0x0800350f

0800376c <_printf_common>:
 800376c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800376e:	0016      	movs	r6, r2
 8003770:	9301      	str	r3, [sp, #4]
 8003772:	688a      	ldr	r2, [r1, #8]
 8003774:	690b      	ldr	r3, [r1, #16]
 8003776:	000c      	movs	r4, r1
 8003778:	9000      	str	r0, [sp, #0]
 800377a:	4293      	cmp	r3, r2
 800377c:	da00      	bge.n	8003780 <_printf_common+0x14>
 800377e:	0013      	movs	r3, r2
 8003780:	0022      	movs	r2, r4
 8003782:	6033      	str	r3, [r6, #0]
 8003784:	3243      	adds	r2, #67	; 0x43
 8003786:	7812      	ldrb	r2, [r2, #0]
 8003788:	2a00      	cmp	r2, #0
 800378a:	d001      	beq.n	8003790 <_printf_common+0x24>
 800378c:	3301      	adds	r3, #1
 800378e:	6033      	str	r3, [r6, #0]
 8003790:	6823      	ldr	r3, [r4, #0]
 8003792:	069b      	lsls	r3, r3, #26
 8003794:	d502      	bpl.n	800379c <_printf_common+0x30>
 8003796:	6833      	ldr	r3, [r6, #0]
 8003798:	3302      	adds	r3, #2
 800379a:	6033      	str	r3, [r6, #0]
 800379c:	6822      	ldr	r2, [r4, #0]
 800379e:	2306      	movs	r3, #6
 80037a0:	0015      	movs	r5, r2
 80037a2:	401d      	ands	r5, r3
 80037a4:	421a      	tst	r2, r3
 80037a6:	d027      	beq.n	80037f8 <_printf_common+0x8c>
 80037a8:	0023      	movs	r3, r4
 80037aa:	3343      	adds	r3, #67	; 0x43
 80037ac:	781b      	ldrb	r3, [r3, #0]
 80037ae:	1e5a      	subs	r2, r3, #1
 80037b0:	4193      	sbcs	r3, r2
 80037b2:	6822      	ldr	r2, [r4, #0]
 80037b4:	0692      	lsls	r2, r2, #26
 80037b6:	d430      	bmi.n	800381a <_printf_common+0xae>
 80037b8:	0022      	movs	r2, r4
 80037ba:	9901      	ldr	r1, [sp, #4]
 80037bc:	9800      	ldr	r0, [sp, #0]
 80037be:	9d08      	ldr	r5, [sp, #32]
 80037c0:	3243      	adds	r2, #67	; 0x43
 80037c2:	47a8      	blx	r5
 80037c4:	3001      	adds	r0, #1
 80037c6:	d025      	beq.n	8003814 <_printf_common+0xa8>
 80037c8:	2206      	movs	r2, #6
 80037ca:	6823      	ldr	r3, [r4, #0]
 80037cc:	2500      	movs	r5, #0
 80037ce:	4013      	ands	r3, r2
 80037d0:	2b04      	cmp	r3, #4
 80037d2:	d105      	bne.n	80037e0 <_printf_common+0x74>
 80037d4:	6833      	ldr	r3, [r6, #0]
 80037d6:	68e5      	ldr	r5, [r4, #12]
 80037d8:	1aed      	subs	r5, r5, r3
 80037da:	43eb      	mvns	r3, r5
 80037dc:	17db      	asrs	r3, r3, #31
 80037de:	401d      	ands	r5, r3
 80037e0:	68a3      	ldr	r3, [r4, #8]
 80037e2:	6922      	ldr	r2, [r4, #16]
 80037e4:	4293      	cmp	r3, r2
 80037e6:	dd01      	ble.n	80037ec <_printf_common+0x80>
 80037e8:	1a9b      	subs	r3, r3, r2
 80037ea:	18ed      	adds	r5, r5, r3
 80037ec:	2600      	movs	r6, #0
 80037ee:	42b5      	cmp	r5, r6
 80037f0:	d120      	bne.n	8003834 <_printf_common+0xc8>
 80037f2:	2000      	movs	r0, #0
 80037f4:	e010      	b.n	8003818 <_printf_common+0xac>
 80037f6:	3501      	adds	r5, #1
 80037f8:	68e3      	ldr	r3, [r4, #12]
 80037fa:	6832      	ldr	r2, [r6, #0]
 80037fc:	1a9b      	subs	r3, r3, r2
 80037fe:	42ab      	cmp	r3, r5
 8003800:	ddd2      	ble.n	80037a8 <_printf_common+0x3c>
 8003802:	0022      	movs	r2, r4
 8003804:	2301      	movs	r3, #1
 8003806:	9901      	ldr	r1, [sp, #4]
 8003808:	9800      	ldr	r0, [sp, #0]
 800380a:	9f08      	ldr	r7, [sp, #32]
 800380c:	3219      	adds	r2, #25
 800380e:	47b8      	blx	r7
 8003810:	3001      	adds	r0, #1
 8003812:	d1f0      	bne.n	80037f6 <_printf_common+0x8a>
 8003814:	2001      	movs	r0, #1
 8003816:	4240      	negs	r0, r0
 8003818:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800381a:	2030      	movs	r0, #48	; 0x30
 800381c:	18e1      	adds	r1, r4, r3
 800381e:	3143      	adds	r1, #67	; 0x43
 8003820:	7008      	strb	r0, [r1, #0]
 8003822:	0021      	movs	r1, r4
 8003824:	1c5a      	adds	r2, r3, #1
 8003826:	3145      	adds	r1, #69	; 0x45
 8003828:	7809      	ldrb	r1, [r1, #0]
 800382a:	18a2      	adds	r2, r4, r2
 800382c:	3243      	adds	r2, #67	; 0x43
 800382e:	3302      	adds	r3, #2
 8003830:	7011      	strb	r1, [r2, #0]
 8003832:	e7c1      	b.n	80037b8 <_printf_common+0x4c>
 8003834:	0022      	movs	r2, r4
 8003836:	2301      	movs	r3, #1
 8003838:	9901      	ldr	r1, [sp, #4]
 800383a:	9800      	ldr	r0, [sp, #0]
 800383c:	9f08      	ldr	r7, [sp, #32]
 800383e:	321a      	adds	r2, #26
 8003840:	47b8      	blx	r7
 8003842:	3001      	adds	r0, #1
 8003844:	d0e6      	beq.n	8003814 <_printf_common+0xa8>
 8003846:	3601      	adds	r6, #1
 8003848:	e7d1      	b.n	80037ee <_printf_common+0x82>
	...

0800384c <_printf_i>:
 800384c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800384e:	b08b      	sub	sp, #44	; 0x2c
 8003850:	9206      	str	r2, [sp, #24]
 8003852:	000a      	movs	r2, r1
 8003854:	3243      	adds	r2, #67	; 0x43
 8003856:	9307      	str	r3, [sp, #28]
 8003858:	9005      	str	r0, [sp, #20]
 800385a:	9204      	str	r2, [sp, #16]
 800385c:	7e0a      	ldrb	r2, [r1, #24]
 800385e:	000c      	movs	r4, r1
 8003860:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003862:	2a78      	cmp	r2, #120	; 0x78
 8003864:	d809      	bhi.n	800387a <_printf_i+0x2e>
 8003866:	2a62      	cmp	r2, #98	; 0x62
 8003868:	d80b      	bhi.n	8003882 <_printf_i+0x36>
 800386a:	2a00      	cmp	r2, #0
 800386c:	d100      	bne.n	8003870 <_printf_i+0x24>
 800386e:	e0be      	b.n	80039ee <_printf_i+0x1a2>
 8003870:	497c      	ldr	r1, [pc, #496]	; (8003a64 <_printf_i+0x218>)
 8003872:	9103      	str	r1, [sp, #12]
 8003874:	2a58      	cmp	r2, #88	; 0x58
 8003876:	d100      	bne.n	800387a <_printf_i+0x2e>
 8003878:	e093      	b.n	80039a2 <_printf_i+0x156>
 800387a:	0026      	movs	r6, r4
 800387c:	3642      	adds	r6, #66	; 0x42
 800387e:	7032      	strb	r2, [r6, #0]
 8003880:	e022      	b.n	80038c8 <_printf_i+0x7c>
 8003882:	0010      	movs	r0, r2
 8003884:	3863      	subs	r0, #99	; 0x63
 8003886:	2815      	cmp	r0, #21
 8003888:	d8f7      	bhi.n	800387a <_printf_i+0x2e>
 800388a:	f7fc fc3d 	bl	8000108 <__gnu_thumb1_case_shi>
 800388e:	0016      	.short	0x0016
 8003890:	fff6001f 	.word	0xfff6001f
 8003894:	fff6fff6 	.word	0xfff6fff6
 8003898:	001ffff6 	.word	0x001ffff6
 800389c:	fff6fff6 	.word	0xfff6fff6
 80038a0:	fff6fff6 	.word	0xfff6fff6
 80038a4:	003600a3 	.word	0x003600a3
 80038a8:	fff60083 	.word	0xfff60083
 80038ac:	00b4fff6 	.word	0x00b4fff6
 80038b0:	0036fff6 	.word	0x0036fff6
 80038b4:	fff6fff6 	.word	0xfff6fff6
 80038b8:	0087      	.short	0x0087
 80038ba:	0026      	movs	r6, r4
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	3642      	adds	r6, #66	; 0x42
 80038c0:	1d11      	adds	r1, r2, #4
 80038c2:	6019      	str	r1, [r3, #0]
 80038c4:	6813      	ldr	r3, [r2, #0]
 80038c6:	7033      	strb	r3, [r6, #0]
 80038c8:	2301      	movs	r3, #1
 80038ca:	e0a2      	b.n	8003a12 <_printf_i+0x1c6>
 80038cc:	6818      	ldr	r0, [r3, #0]
 80038ce:	6809      	ldr	r1, [r1, #0]
 80038d0:	1d02      	adds	r2, r0, #4
 80038d2:	060d      	lsls	r5, r1, #24
 80038d4:	d50b      	bpl.n	80038ee <_printf_i+0xa2>
 80038d6:	6805      	ldr	r5, [r0, #0]
 80038d8:	601a      	str	r2, [r3, #0]
 80038da:	2d00      	cmp	r5, #0
 80038dc:	da03      	bge.n	80038e6 <_printf_i+0x9a>
 80038de:	232d      	movs	r3, #45	; 0x2d
 80038e0:	9a04      	ldr	r2, [sp, #16]
 80038e2:	426d      	negs	r5, r5
 80038e4:	7013      	strb	r3, [r2, #0]
 80038e6:	4b5f      	ldr	r3, [pc, #380]	; (8003a64 <_printf_i+0x218>)
 80038e8:	270a      	movs	r7, #10
 80038ea:	9303      	str	r3, [sp, #12]
 80038ec:	e01b      	b.n	8003926 <_printf_i+0xda>
 80038ee:	6805      	ldr	r5, [r0, #0]
 80038f0:	601a      	str	r2, [r3, #0]
 80038f2:	0649      	lsls	r1, r1, #25
 80038f4:	d5f1      	bpl.n	80038da <_printf_i+0x8e>
 80038f6:	b22d      	sxth	r5, r5
 80038f8:	e7ef      	b.n	80038da <_printf_i+0x8e>
 80038fa:	680d      	ldr	r5, [r1, #0]
 80038fc:	6819      	ldr	r1, [r3, #0]
 80038fe:	1d08      	adds	r0, r1, #4
 8003900:	6018      	str	r0, [r3, #0]
 8003902:	062e      	lsls	r6, r5, #24
 8003904:	d501      	bpl.n	800390a <_printf_i+0xbe>
 8003906:	680d      	ldr	r5, [r1, #0]
 8003908:	e003      	b.n	8003912 <_printf_i+0xc6>
 800390a:	066d      	lsls	r5, r5, #25
 800390c:	d5fb      	bpl.n	8003906 <_printf_i+0xba>
 800390e:	680d      	ldr	r5, [r1, #0]
 8003910:	b2ad      	uxth	r5, r5
 8003912:	4b54      	ldr	r3, [pc, #336]	; (8003a64 <_printf_i+0x218>)
 8003914:	2708      	movs	r7, #8
 8003916:	9303      	str	r3, [sp, #12]
 8003918:	2a6f      	cmp	r2, #111	; 0x6f
 800391a:	d000      	beq.n	800391e <_printf_i+0xd2>
 800391c:	3702      	adds	r7, #2
 800391e:	0023      	movs	r3, r4
 8003920:	2200      	movs	r2, #0
 8003922:	3343      	adds	r3, #67	; 0x43
 8003924:	701a      	strb	r2, [r3, #0]
 8003926:	6863      	ldr	r3, [r4, #4]
 8003928:	60a3      	str	r3, [r4, #8]
 800392a:	2b00      	cmp	r3, #0
 800392c:	db03      	blt.n	8003936 <_printf_i+0xea>
 800392e:	2104      	movs	r1, #4
 8003930:	6822      	ldr	r2, [r4, #0]
 8003932:	438a      	bics	r2, r1
 8003934:	6022      	str	r2, [r4, #0]
 8003936:	2d00      	cmp	r5, #0
 8003938:	d102      	bne.n	8003940 <_printf_i+0xf4>
 800393a:	9e04      	ldr	r6, [sp, #16]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d00c      	beq.n	800395a <_printf_i+0x10e>
 8003940:	9e04      	ldr	r6, [sp, #16]
 8003942:	0028      	movs	r0, r5
 8003944:	0039      	movs	r1, r7
 8003946:	f7fc fc6f 	bl	8000228 <__aeabi_uidivmod>
 800394a:	9b03      	ldr	r3, [sp, #12]
 800394c:	3e01      	subs	r6, #1
 800394e:	5c5b      	ldrb	r3, [r3, r1]
 8003950:	7033      	strb	r3, [r6, #0]
 8003952:	002b      	movs	r3, r5
 8003954:	0005      	movs	r5, r0
 8003956:	429f      	cmp	r7, r3
 8003958:	d9f3      	bls.n	8003942 <_printf_i+0xf6>
 800395a:	2f08      	cmp	r7, #8
 800395c:	d109      	bne.n	8003972 <_printf_i+0x126>
 800395e:	6823      	ldr	r3, [r4, #0]
 8003960:	07db      	lsls	r3, r3, #31
 8003962:	d506      	bpl.n	8003972 <_printf_i+0x126>
 8003964:	6862      	ldr	r2, [r4, #4]
 8003966:	6923      	ldr	r3, [r4, #16]
 8003968:	429a      	cmp	r2, r3
 800396a:	dc02      	bgt.n	8003972 <_printf_i+0x126>
 800396c:	2330      	movs	r3, #48	; 0x30
 800396e:	3e01      	subs	r6, #1
 8003970:	7033      	strb	r3, [r6, #0]
 8003972:	9b04      	ldr	r3, [sp, #16]
 8003974:	1b9b      	subs	r3, r3, r6
 8003976:	6123      	str	r3, [r4, #16]
 8003978:	9b07      	ldr	r3, [sp, #28]
 800397a:	0021      	movs	r1, r4
 800397c:	9300      	str	r3, [sp, #0]
 800397e:	9805      	ldr	r0, [sp, #20]
 8003980:	9b06      	ldr	r3, [sp, #24]
 8003982:	aa09      	add	r2, sp, #36	; 0x24
 8003984:	f7ff fef2 	bl	800376c <_printf_common>
 8003988:	3001      	adds	r0, #1
 800398a:	d147      	bne.n	8003a1c <_printf_i+0x1d0>
 800398c:	2001      	movs	r0, #1
 800398e:	4240      	negs	r0, r0
 8003990:	b00b      	add	sp, #44	; 0x2c
 8003992:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003994:	2220      	movs	r2, #32
 8003996:	6809      	ldr	r1, [r1, #0]
 8003998:	430a      	orrs	r2, r1
 800399a:	6022      	str	r2, [r4, #0]
 800399c:	2278      	movs	r2, #120	; 0x78
 800399e:	4932      	ldr	r1, [pc, #200]	; (8003a68 <_printf_i+0x21c>)
 80039a0:	9103      	str	r1, [sp, #12]
 80039a2:	0021      	movs	r1, r4
 80039a4:	3145      	adds	r1, #69	; 0x45
 80039a6:	700a      	strb	r2, [r1, #0]
 80039a8:	6819      	ldr	r1, [r3, #0]
 80039aa:	6822      	ldr	r2, [r4, #0]
 80039ac:	c920      	ldmia	r1!, {r5}
 80039ae:	0610      	lsls	r0, r2, #24
 80039b0:	d402      	bmi.n	80039b8 <_printf_i+0x16c>
 80039b2:	0650      	lsls	r0, r2, #25
 80039b4:	d500      	bpl.n	80039b8 <_printf_i+0x16c>
 80039b6:	b2ad      	uxth	r5, r5
 80039b8:	6019      	str	r1, [r3, #0]
 80039ba:	07d3      	lsls	r3, r2, #31
 80039bc:	d502      	bpl.n	80039c4 <_printf_i+0x178>
 80039be:	2320      	movs	r3, #32
 80039c0:	4313      	orrs	r3, r2
 80039c2:	6023      	str	r3, [r4, #0]
 80039c4:	2710      	movs	r7, #16
 80039c6:	2d00      	cmp	r5, #0
 80039c8:	d1a9      	bne.n	800391e <_printf_i+0xd2>
 80039ca:	2220      	movs	r2, #32
 80039cc:	6823      	ldr	r3, [r4, #0]
 80039ce:	4393      	bics	r3, r2
 80039d0:	6023      	str	r3, [r4, #0]
 80039d2:	e7a4      	b.n	800391e <_printf_i+0xd2>
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	680d      	ldr	r5, [r1, #0]
 80039d8:	1d10      	adds	r0, r2, #4
 80039da:	6949      	ldr	r1, [r1, #20]
 80039dc:	6018      	str	r0, [r3, #0]
 80039de:	6813      	ldr	r3, [r2, #0]
 80039e0:	062e      	lsls	r6, r5, #24
 80039e2:	d501      	bpl.n	80039e8 <_printf_i+0x19c>
 80039e4:	6019      	str	r1, [r3, #0]
 80039e6:	e002      	b.n	80039ee <_printf_i+0x1a2>
 80039e8:	066d      	lsls	r5, r5, #25
 80039ea:	d5fb      	bpl.n	80039e4 <_printf_i+0x198>
 80039ec:	8019      	strh	r1, [r3, #0]
 80039ee:	2300      	movs	r3, #0
 80039f0:	9e04      	ldr	r6, [sp, #16]
 80039f2:	6123      	str	r3, [r4, #16]
 80039f4:	e7c0      	b.n	8003978 <_printf_i+0x12c>
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	1d11      	adds	r1, r2, #4
 80039fa:	6019      	str	r1, [r3, #0]
 80039fc:	6816      	ldr	r6, [r2, #0]
 80039fe:	2100      	movs	r1, #0
 8003a00:	0030      	movs	r0, r6
 8003a02:	6862      	ldr	r2, [r4, #4]
 8003a04:	f000 f9a0 	bl	8003d48 <memchr>
 8003a08:	2800      	cmp	r0, #0
 8003a0a:	d001      	beq.n	8003a10 <_printf_i+0x1c4>
 8003a0c:	1b80      	subs	r0, r0, r6
 8003a0e:	6060      	str	r0, [r4, #4]
 8003a10:	6863      	ldr	r3, [r4, #4]
 8003a12:	6123      	str	r3, [r4, #16]
 8003a14:	2300      	movs	r3, #0
 8003a16:	9a04      	ldr	r2, [sp, #16]
 8003a18:	7013      	strb	r3, [r2, #0]
 8003a1a:	e7ad      	b.n	8003978 <_printf_i+0x12c>
 8003a1c:	0032      	movs	r2, r6
 8003a1e:	6923      	ldr	r3, [r4, #16]
 8003a20:	9906      	ldr	r1, [sp, #24]
 8003a22:	9805      	ldr	r0, [sp, #20]
 8003a24:	9d07      	ldr	r5, [sp, #28]
 8003a26:	47a8      	blx	r5
 8003a28:	3001      	adds	r0, #1
 8003a2a:	d0af      	beq.n	800398c <_printf_i+0x140>
 8003a2c:	6823      	ldr	r3, [r4, #0]
 8003a2e:	079b      	lsls	r3, r3, #30
 8003a30:	d415      	bmi.n	8003a5e <_printf_i+0x212>
 8003a32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a34:	68e0      	ldr	r0, [r4, #12]
 8003a36:	4298      	cmp	r0, r3
 8003a38:	daaa      	bge.n	8003990 <_printf_i+0x144>
 8003a3a:	0018      	movs	r0, r3
 8003a3c:	e7a8      	b.n	8003990 <_printf_i+0x144>
 8003a3e:	0022      	movs	r2, r4
 8003a40:	2301      	movs	r3, #1
 8003a42:	9906      	ldr	r1, [sp, #24]
 8003a44:	9805      	ldr	r0, [sp, #20]
 8003a46:	9e07      	ldr	r6, [sp, #28]
 8003a48:	3219      	adds	r2, #25
 8003a4a:	47b0      	blx	r6
 8003a4c:	3001      	adds	r0, #1
 8003a4e:	d09d      	beq.n	800398c <_printf_i+0x140>
 8003a50:	3501      	adds	r5, #1
 8003a52:	68e3      	ldr	r3, [r4, #12]
 8003a54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003a56:	1a9b      	subs	r3, r3, r2
 8003a58:	42ab      	cmp	r3, r5
 8003a5a:	dcf0      	bgt.n	8003a3e <_printf_i+0x1f2>
 8003a5c:	e7e9      	b.n	8003a32 <_printf_i+0x1e6>
 8003a5e:	2500      	movs	r5, #0
 8003a60:	e7f7      	b.n	8003a52 <_printf_i+0x206>
 8003a62:	46c0      	nop			; (mov r8, r8)
 8003a64:	08003fed 	.word	0x08003fed
 8003a68:	08003ffe 	.word	0x08003ffe

08003a6c <__sflush_r>:
 8003a6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a6e:	898b      	ldrh	r3, [r1, #12]
 8003a70:	0005      	movs	r5, r0
 8003a72:	000c      	movs	r4, r1
 8003a74:	071a      	lsls	r2, r3, #28
 8003a76:	d45c      	bmi.n	8003b32 <__sflush_r+0xc6>
 8003a78:	684a      	ldr	r2, [r1, #4]
 8003a7a:	2a00      	cmp	r2, #0
 8003a7c:	dc04      	bgt.n	8003a88 <__sflush_r+0x1c>
 8003a7e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8003a80:	2a00      	cmp	r2, #0
 8003a82:	dc01      	bgt.n	8003a88 <__sflush_r+0x1c>
 8003a84:	2000      	movs	r0, #0
 8003a86:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003a88:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003a8a:	2f00      	cmp	r7, #0
 8003a8c:	d0fa      	beq.n	8003a84 <__sflush_r+0x18>
 8003a8e:	2200      	movs	r2, #0
 8003a90:	2080      	movs	r0, #128	; 0x80
 8003a92:	682e      	ldr	r6, [r5, #0]
 8003a94:	602a      	str	r2, [r5, #0]
 8003a96:	001a      	movs	r2, r3
 8003a98:	0140      	lsls	r0, r0, #5
 8003a9a:	6a21      	ldr	r1, [r4, #32]
 8003a9c:	4002      	ands	r2, r0
 8003a9e:	4203      	tst	r3, r0
 8003aa0:	d034      	beq.n	8003b0c <__sflush_r+0xa0>
 8003aa2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003aa4:	89a3      	ldrh	r3, [r4, #12]
 8003aa6:	075b      	lsls	r3, r3, #29
 8003aa8:	d506      	bpl.n	8003ab8 <__sflush_r+0x4c>
 8003aaa:	6863      	ldr	r3, [r4, #4]
 8003aac:	1ac0      	subs	r0, r0, r3
 8003aae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d001      	beq.n	8003ab8 <__sflush_r+0x4c>
 8003ab4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003ab6:	1ac0      	subs	r0, r0, r3
 8003ab8:	0002      	movs	r2, r0
 8003aba:	2300      	movs	r3, #0
 8003abc:	0028      	movs	r0, r5
 8003abe:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003ac0:	6a21      	ldr	r1, [r4, #32]
 8003ac2:	47b8      	blx	r7
 8003ac4:	89a2      	ldrh	r2, [r4, #12]
 8003ac6:	1c43      	adds	r3, r0, #1
 8003ac8:	d106      	bne.n	8003ad8 <__sflush_r+0x6c>
 8003aca:	6829      	ldr	r1, [r5, #0]
 8003acc:	291d      	cmp	r1, #29
 8003ace:	d82c      	bhi.n	8003b2a <__sflush_r+0xbe>
 8003ad0:	4b2a      	ldr	r3, [pc, #168]	; (8003b7c <__sflush_r+0x110>)
 8003ad2:	410b      	asrs	r3, r1
 8003ad4:	07db      	lsls	r3, r3, #31
 8003ad6:	d428      	bmi.n	8003b2a <__sflush_r+0xbe>
 8003ad8:	2300      	movs	r3, #0
 8003ada:	6063      	str	r3, [r4, #4]
 8003adc:	6923      	ldr	r3, [r4, #16]
 8003ade:	6023      	str	r3, [r4, #0]
 8003ae0:	04d2      	lsls	r2, r2, #19
 8003ae2:	d505      	bpl.n	8003af0 <__sflush_r+0x84>
 8003ae4:	1c43      	adds	r3, r0, #1
 8003ae6:	d102      	bne.n	8003aee <__sflush_r+0x82>
 8003ae8:	682b      	ldr	r3, [r5, #0]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d100      	bne.n	8003af0 <__sflush_r+0x84>
 8003aee:	6560      	str	r0, [r4, #84]	; 0x54
 8003af0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003af2:	602e      	str	r6, [r5, #0]
 8003af4:	2900      	cmp	r1, #0
 8003af6:	d0c5      	beq.n	8003a84 <__sflush_r+0x18>
 8003af8:	0023      	movs	r3, r4
 8003afa:	3344      	adds	r3, #68	; 0x44
 8003afc:	4299      	cmp	r1, r3
 8003afe:	d002      	beq.n	8003b06 <__sflush_r+0x9a>
 8003b00:	0028      	movs	r0, r5
 8003b02:	f7ff fbf1 	bl	80032e8 <_free_r>
 8003b06:	2000      	movs	r0, #0
 8003b08:	6360      	str	r0, [r4, #52]	; 0x34
 8003b0a:	e7bc      	b.n	8003a86 <__sflush_r+0x1a>
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	0028      	movs	r0, r5
 8003b10:	47b8      	blx	r7
 8003b12:	1c43      	adds	r3, r0, #1
 8003b14:	d1c6      	bne.n	8003aa4 <__sflush_r+0x38>
 8003b16:	682b      	ldr	r3, [r5, #0]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d0c3      	beq.n	8003aa4 <__sflush_r+0x38>
 8003b1c:	2b1d      	cmp	r3, #29
 8003b1e:	d001      	beq.n	8003b24 <__sflush_r+0xb8>
 8003b20:	2b16      	cmp	r3, #22
 8003b22:	d101      	bne.n	8003b28 <__sflush_r+0xbc>
 8003b24:	602e      	str	r6, [r5, #0]
 8003b26:	e7ad      	b.n	8003a84 <__sflush_r+0x18>
 8003b28:	89a2      	ldrh	r2, [r4, #12]
 8003b2a:	2340      	movs	r3, #64	; 0x40
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	81a3      	strh	r3, [r4, #12]
 8003b30:	e7a9      	b.n	8003a86 <__sflush_r+0x1a>
 8003b32:	690e      	ldr	r6, [r1, #16]
 8003b34:	2e00      	cmp	r6, #0
 8003b36:	d0a5      	beq.n	8003a84 <__sflush_r+0x18>
 8003b38:	680f      	ldr	r7, [r1, #0]
 8003b3a:	600e      	str	r6, [r1, #0]
 8003b3c:	1bba      	subs	r2, r7, r6
 8003b3e:	9201      	str	r2, [sp, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	079b      	lsls	r3, r3, #30
 8003b44:	d100      	bne.n	8003b48 <__sflush_r+0xdc>
 8003b46:	694a      	ldr	r2, [r1, #20]
 8003b48:	60a2      	str	r2, [r4, #8]
 8003b4a:	9b01      	ldr	r3, [sp, #4]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	dd99      	ble.n	8003a84 <__sflush_r+0x18>
 8003b50:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003b52:	0032      	movs	r2, r6
 8003b54:	001f      	movs	r7, r3
 8003b56:	0028      	movs	r0, r5
 8003b58:	9b01      	ldr	r3, [sp, #4]
 8003b5a:	6a21      	ldr	r1, [r4, #32]
 8003b5c:	47b8      	blx	r7
 8003b5e:	2800      	cmp	r0, #0
 8003b60:	dc06      	bgt.n	8003b70 <__sflush_r+0x104>
 8003b62:	2340      	movs	r3, #64	; 0x40
 8003b64:	2001      	movs	r0, #1
 8003b66:	89a2      	ldrh	r2, [r4, #12]
 8003b68:	4240      	negs	r0, r0
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	81a3      	strh	r3, [r4, #12]
 8003b6e:	e78a      	b.n	8003a86 <__sflush_r+0x1a>
 8003b70:	9b01      	ldr	r3, [sp, #4]
 8003b72:	1836      	adds	r6, r6, r0
 8003b74:	1a1b      	subs	r3, r3, r0
 8003b76:	9301      	str	r3, [sp, #4]
 8003b78:	e7e7      	b.n	8003b4a <__sflush_r+0xde>
 8003b7a:	46c0      	nop			; (mov r8, r8)
 8003b7c:	dfbffffe 	.word	0xdfbffffe

08003b80 <_fflush_r>:
 8003b80:	690b      	ldr	r3, [r1, #16]
 8003b82:	b570      	push	{r4, r5, r6, lr}
 8003b84:	0005      	movs	r5, r0
 8003b86:	000c      	movs	r4, r1
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d102      	bne.n	8003b92 <_fflush_r+0x12>
 8003b8c:	2500      	movs	r5, #0
 8003b8e:	0028      	movs	r0, r5
 8003b90:	bd70      	pop	{r4, r5, r6, pc}
 8003b92:	2800      	cmp	r0, #0
 8003b94:	d004      	beq.n	8003ba0 <_fflush_r+0x20>
 8003b96:	6a03      	ldr	r3, [r0, #32]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d101      	bne.n	8003ba0 <_fflush_r+0x20>
 8003b9c:	f7ff fa90 	bl	80030c0 <__sinit>
 8003ba0:	220c      	movs	r2, #12
 8003ba2:	5ea3      	ldrsh	r3, [r4, r2]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d0f1      	beq.n	8003b8c <_fflush_r+0xc>
 8003ba8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003baa:	07d2      	lsls	r2, r2, #31
 8003bac:	d404      	bmi.n	8003bb8 <_fflush_r+0x38>
 8003bae:	059b      	lsls	r3, r3, #22
 8003bb0:	d402      	bmi.n	8003bb8 <_fflush_r+0x38>
 8003bb2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003bb4:	f7ff fb95 	bl	80032e2 <__retarget_lock_acquire_recursive>
 8003bb8:	0028      	movs	r0, r5
 8003bba:	0021      	movs	r1, r4
 8003bbc:	f7ff ff56 	bl	8003a6c <__sflush_r>
 8003bc0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003bc2:	0005      	movs	r5, r0
 8003bc4:	07db      	lsls	r3, r3, #31
 8003bc6:	d4e2      	bmi.n	8003b8e <_fflush_r+0xe>
 8003bc8:	89a3      	ldrh	r3, [r4, #12]
 8003bca:	059b      	lsls	r3, r3, #22
 8003bcc:	d4df      	bmi.n	8003b8e <_fflush_r+0xe>
 8003bce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003bd0:	f7ff fb88 	bl	80032e4 <__retarget_lock_release_recursive>
 8003bd4:	e7db      	b.n	8003b8e <_fflush_r+0xe>

08003bd6 <__swbuf_r>:
 8003bd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bd8:	0006      	movs	r6, r0
 8003bda:	000d      	movs	r5, r1
 8003bdc:	0014      	movs	r4, r2
 8003bde:	2800      	cmp	r0, #0
 8003be0:	d004      	beq.n	8003bec <__swbuf_r+0x16>
 8003be2:	6a03      	ldr	r3, [r0, #32]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d101      	bne.n	8003bec <__swbuf_r+0x16>
 8003be8:	f7ff fa6a 	bl	80030c0 <__sinit>
 8003bec:	69a3      	ldr	r3, [r4, #24]
 8003bee:	60a3      	str	r3, [r4, #8]
 8003bf0:	89a3      	ldrh	r3, [r4, #12]
 8003bf2:	071b      	lsls	r3, r3, #28
 8003bf4:	d528      	bpl.n	8003c48 <__swbuf_r+0x72>
 8003bf6:	6923      	ldr	r3, [r4, #16]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d025      	beq.n	8003c48 <__swbuf_r+0x72>
 8003bfc:	6923      	ldr	r3, [r4, #16]
 8003bfe:	6820      	ldr	r0, [r4, #0]
 8003c00:	b2ef      	uxtb	r7, r5
 8003c02:	1ac0      	subs	r0, r0, r3
 8003c04:	6963      	ldr	r3, [r4, #20]
 8003c06:	b2ed      	uxtb	r5, r5
 8003c08:	4283      	cmp	r3, r0
 8003c0a:	dc05      	bgt.n	8003c18 <__swbuf_r+0x42>
 8003c0c:	0021      	movs	r1, r4
 8003c0e:	0030      	movs	r0, r6
 8003c10:	f7ff ffb6 	bl	8003b80 <_fflush_r>
 8003c14:	2800      	cmp	r0, #0
 8003c16:	d11d      	bne.n	8003c54 <__swbuf_r+0x7e>
 8003c18:	68a3      	ldr	r3, [r4, #8]
 8003c1a:	3001      	adds	r0, #1
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	60a3      	str	r3, [r4, #8]
 8003c20:	6823      	ldr	r3, [r4, #0]
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	6022      	str	r2, [r4, #0]
 8003c26:	701f      	strb	r7, [r3, #0]
 8003c28:	6963      	ldr	r3, [r4, #20]
 8003c2a:	4283      	cmp	r3, r0
 8003c2c:	d004      	beq.n	8003c38 <__swbuf_r+0x62>
 8003c2e:	89a3      	ldrh	r3, [r4, #12]
 8003c30:	07db      	lsls	r3, r3, #31
 8003c32:	d507      	bpl.n	8003c44 <__swbuf_r+0x6e>
 8003c34:	2d0a      	cmp	r5, #10
 8003c36:	d105      	bne.n	8003c44 <__swbuf_r+0x6e>
 8003c38:	0021      	movs	r1, r4
 8003c3a:	0030      	movs	r0, r6
 8003c3c:	f7ff ffa0 	bl	8003b80 <_fflush_r>
 8003c40:	2800      	cmp	r0, #0
 8003c42:	d107      	bne.n	8003c54 <__swbuf_r+0x7e>
 8003c44:	0028      	movs	r0, r5
 8003c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c48:	0021      	movs	r1, r4
 8003c4a:	0030      	movs	r0, r6
 8003c4c:	f000 f806 	bl	8003c5c <__swsetup_r>
 8003c50:	2800      	cmp	r0, #0
 8003c52:	d0d3      	beq.n	8003bfc <__swbuf_r+0x26>
 8003c54:	2501      	movs	r5, #1
 8003c56:	426d      	negs	r5, r5
 8003c58:	e7f4      	b.n	8003c44 <__swbuf_r+0x6e>
	...

08003c5c <__swsetup_r>:
 8003c5c:	4b30      	ldr	r3, [pc, #192]	; (8003d20 <__swsetup_r+0xc4>)
 8003c5e:	b570      	push	{r4, r5, r6, lr}
 8003c60:	0005      	movs	r5, r0
 8003c62:	6818      	ldr	r0, [r3, #0]
 8003c64:	000c      	movs	r4, r1
 8003c66:	2800      	cmp	r0, #0
 8003c68:	d004      	beq.n	8003c74 <__swsetup_r+0x18>
 8003c6a:	6a03      	ldr	r3, [r0, #32]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d101      	bne.n	8003c74 <__swsetup_r+0x18>
 8003c70:	f7ff fa26 	bl	80030c0 <__sinit>
 8003c74:	230c      	movs	r3, #12
 8003c76:	5ee2      	ldrsh	r2, [r4, r3]
 8003c78:	b293      	uxth	r3, r2
 8003c7a:	0711      	lsls	r1, r2, #28
 8003c7c:	d423      	bmi.n	8003cc6 <__swsetup_r+0x6a>
 8003c7e:	06d9      	lsls	r1, r3, #27
 8003c80:	d407      	bmi.n	8003c92 <__swsetup_r+0x36>
 8003c82:	2309      	movs	r3, #9
 8003c84:	2001      	movs	r0, #1
 8003c86:	602b      	str	r3, [r5, #0]
 8003c88:	3337      	adds	r3, #55	; 0x37
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	81a3      	strh	r3, [r4, #12]
 8003c8e:	4240      	negs	r0, r0
 8003c90:	bd70      	pop	{r4, r5, r6, pc}
 8003c92:	075b      	lsls	r3, r3, #29
 8003c94:	d513      	bpl.n	8003cbe <__swsetup_r+0x62>
 8003c96:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003c98:	2900      	cmp	r1, #0
 8003c9a:	d008      	beq.n	8003cae <__swsetup_r+0x52>
 8003c9c:	0023      	movs	r3, r4
 8003c9e:	3344      	adds	r3, #68	; 0x44
 8003ca0:	4299      	cmp	r1, r3
 8003ca2:	d002      	beq.n	8003caa <__swsetup_r+0x4e>
 8003ca4:	0028      	movs	r0, r5
 8003ca6:	f7ff fb1f 	bl	80032e8 <_free_r>
 8003caa:	2300      	movs	r3, #0
 8003cac:	6363      	str	r3, [r4, #52]	; 0x34
 8003cae:	2224      	movs	r2, #36	; 0x24
 8003cb0:	89a3      	ldrh	r3, [r4, #12]
 8003cb2:	4393      	bics	r3, r2
 8003cb4:	81a3      	strh	r3, [r4, #12]
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	6063      	str	r3, [r4, #4]
 8003cba:	6923      	ldr	r3, [r4, #16]
 8003cbc:	6023      	str	r3, [r4, #0]
 8003cbe:	2308      	movs	r3, #8
 8003cc0:	89a2      	ldrh	r2, [r4, #12]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	81a3      	strh	r3, [r4, #12]
 8003cc6:	6923      	ldr	r3, [r4, #16]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d10b      	bne.n	8003ce4 <__swsetup_r+0x88>
 8003ccc:	21a0      	movs	r1, #160	; 0xa0
 8003cce:	2280      	movs	r2, #128	; 0x80
 8003cd0:	89a3      	ldrh	r3, [r4, #12]
 8003cd2:	0089      	lsls	r1, r1, #2
 8003cd4:	0092      	lsls	r2, r2, #2
 8003cd6:	400b      	ands	r3, r1
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d003      	beq.n	8003ce4 <__swsetup_r+0x88>
 8003cdc:	0021      	movs	r1, r4
 8003cde:	0028      	movs	r0, r5
 8003ce0:	f000 f866 	bl	8003db0 <__smakebuf_r>
 8003ce4:	220c      	movs	r2, #12
 8003ce6:	5ea3      	ldrsh	r3, [r4, r2]
 8003ce8:	2001      	movs	r0, #1
 8003cea:	001a      	movs	r2, r3
 8003cec:	b299      	uxth	r1, r3
 8003cee:	4002      	ands	r2, r0
 8003cf0:	4203      	tst	r3, r0
 8003cf2:	d00f      	beq.n	8003d14 <__swsetup_r+0xb8>
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	60a2      	str	r2, [r4, #8]
 8003cf8:	6962      	ldr	r2, [r4, #20]
 8003cfa:	4252      	negs	r2, r2
 8003cfc:	61a2      	str	r2, [r4, #24]
 8003cfe:	2000      	movs	r0, #0
 8003d00:	6922      	ldr	r2, [r4, #16]
 8003d02:	4282      	cmp	r2, r0
 8003d04:	d1c4      	bne.n	8003c90 <__swsetup_r+0x34>
 8003d06:	0609      	lsls	r1, r1, #24
 8003d08:	d5c2      	bpl.n	8003c90 <__swsetup_r+0x34>
 8003d0a:	2240      	movs	r2, #64	; 0x40
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	81a3      	strh	r3, [r4, #12]
 8003d10:	3801      	subs	r0, #1
 8003d12:	e7bd      	b.n	8003c90 <__swsetup_r+0x34>
 8003d14:	0788      	lsls	r0, r1, #30
 8003d16:	d400      	bmi.n	8003d1a <__swsetup_r+0xbe>
 8003d18:	6962      	ldr	r2, [r4, #20]
 8003d1a:	60a2      	str	r2, [r4, #8]
 8003d1c:	e7ef      	b.n	8003cfe <__swsetup_r+0xa2>
 8003d1e:	46c0      	nop			; (mov r8, r8)
 8003d20:	20000064 	.word	0x20000064

08003d24 <_sbrk_r>:
 8003d24:	2300      	movs	r3, #0
 8003d26:	b570      	push	{r4, r5, r6, lr}
 8003d28:	4d06      	ldr	r5, [pc, #24]	; (8003d44 <_sbrk_r+0x20>)
 8003d2a:	0004      	movs	r4, r0
 8003d2c:	0008      	movs	r0, r1
 8003d2e:	602b      	str	r3, [r5, #0]
 8003d30:	f7fd f8c0 	bl	8000eb4 <_sbrk>
 8003d34:	1c43      	adds	r3, r0, #1
 8003d36:	d103      	bne.n	8003d40 <_sbrk_r+0x1c>
 8003d38:	682b      	ldr	r3, [r5, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d000      	beq.n	8003d40 <_sbrk_r+0x1c>
 8003d3e:	6023      	str	r3, [r4, #0]
 8003d40:	bd70      	pop	{r4, r5, r6, pc}
 8003d42:	46c0      	nop			; (mov r8, r8)
 8003d44:	20000264 	.word	0x20000264

08003d48 <memchr>:
 8003d48:	b2c9      	uxtb	r1, r1
 8003d4a:	1882      	adds	r2, r0, r2
 8003d4c:	4290      	cmp	r0, r2
 8003d4e:	d101      	bne.n	8003d54 <memchr+0xc>
 8003d50:	2000      	movs	r0, #0
 8003d52:	4770      	bx	lr
 8003d54:	7803      	ldrb	r3, [r0, #0]
 8003d56:	428b      	cmp	r3, r1
 8003d58:	d0fb      	beq.n	8003d52 <memchr+0xa>
 8003d5a:	3001      	adds	r0, #1
 8003d5c:	e7f6      	b.n	8003d4c <memchr+0x4>
	...

08003d60 <__swhatbuf_r>:
 8003d60:	b570      	push	{r4, r5, r6, lr}
 8003d62:	000e      	movs	r6, r1
 8003d64:	001d      	movs	r5, r3
 8003d66:	230e      	movs	r3, #14
 8003d68:	5ec9      	ldrsh	r1, [r1, r3]
 8003d6a:	0014      	movs	r4, r2
 8003d6c:	b096      	sub	sp, #88	; 0x58
 8003d6e:	2900      	cmp	r1, #0
 8003d70:	da0c      	bge.n	8003d8c <__swhatbuf_r+0x2c>
 8003d72:	89b2      	ldrh	r2, [r6, #12]
 8003d74:	2380      	movs	r3, #128	; 0x80
 8003d76:	0011      	movs	r1, r2
 8003d78:	4019      	ands	r1, r3
 8003d7a:	421a      	tst	r2, r3
 8003d7c:	d013      	beq.n	8003da6 <__swhatbuf_r+0x46>
 8003d7e:	2100      	movs	r1, #0
 8003d80:	3b40      	subs	r3, #64	; 0x40
 8003d82:	2000      	movs	r0, #0
 8003d84:	6029      	str	r1, [r5, #0]
 8003d86:	6023      	str	r3, [r4, #0]
 8003d88:	b016      	add	sp, #88	; 0x58
 8003d8a:	bd70      	pop	{r4, r5, r6, pc}
 8003d8c:	466a      	mov	r2, sp
 8003d8e:	f000 f84d 	bl	8003e2c <_fstat_r>
 8003d92:	2800      	cmp	r0, #0
 8003d94:	dbed      	blt.n	8003d72 <__swhatbuf_r+0x12>
 8003d96:	23f0      	movs	r3, #240	; 0xf0
 8003d98:	9901      	ldr	r1, [sp, #4]
 8003d9a:	021b      	lsls	r3, r3, #8
 8003d9c:	4019      	ands	r1, r3
 8003d9e:	4b03      	ldr	r3, [pc, #12]	; (8003dac <__swhatbuf_r+0x4c>)
 8003da0:	18c9      	adds	r1, r1, r3
 8003da2:	424b      	negs	r3, r1
 8003da4:	4159      	adcs	r1, r3
 8003da6:	2380      	movs	r3, #128	; 0x80
 8003da8:	00db      	lsls	r3, r3, #3
 8003daa:	e7ea      	b.n	8003d82 <__swhatbuf_r+0x22>
 8003dac:	ffffe000 	.word	0xffffe000

08003db0 <__smakebuf_r>:
 8003db0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003db2:	2602      	movs	r6, #2
 8003db4:	898b      	ldrh	r3, [r1, #12]
 8003db6:	0005      	movs	r5, r0
 8003db8:	000c      	movs	r4, r1
 8003dba:	4233      	tst	r3, r6
 8003dbc:	d006      	beq.n	8003dcc <__smakebuf_r+0x1c>
 8003dbe:	0023      	movs	r3, r4
 8003dc0:	3347      	adds	r3, #71	; 0x47
 8003dc2:	6023      	str	r3, [r4, #0]
 8003dc4:	6123      	str	r3, [r4, #16]
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	6163      	str	r3, [r4, #20]
 8003dca:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8003dcc:	466a      	mov	r2, sp
 8003dce:	ab01      	add	r3, sp, #4
 8003dd0:	f7ff ffc6 	bl	8003d60 <__swhatbuf_r>
 8003dd4:	9900      	ldr	r1, [sp, #0]
 8003dd6:	0007      	movs	r7, r0
 8003dd8:	0028      	movs	r0, r5
 8003dda:	f7ff faf1 	bl	80033c0 <_malloc_r>
 8003dde:	2800      	cmp	r0, #0
 8003de0:	d108      	bne.n	8003df4 <__smakebuf_r+0x44>
 8003de2:	220c      	movs	r2, #12
 8003de4:	5ea3      	ldrsh	r3, [r4, r2]
 8003de6:	059a      	lsls	r2, r3, #22
 8003de8:	d4ef      	bmi.n	8003dca <__smakebuf_r+0x1a>
 8003dea:	2203      	movs	r2, #3
 8003dec:	4393      	bics	r3, r2
 8003dee:	431e      	orrs	r6, r3
 8003df0:	81a6      	strh	r6, [r4, #12]
 8003df2:	e7e4      	b.n	8003dbe <__smakebuf_r+0xe>
 8003df4:	2380      	movs	r3, #128	; 0x80
 8003df6:	89a2      	ldrh	r2, [r4, #12]
 8003df8:	6020      	str	r0, [r4, #0]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	81a3      	strh	r3, [r4, #12]
 8003dfe:	9b00      	ldr	r3, [sp, #0]
 8003e00:	6120      	str	r0, [r4, #16]
 8003e02:	6163      	str	r3, [r4, #20]
 8003e04:	9b01      	ldr	r3, [sp, #4]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d00c      	beq.n	8003e24 <__smakebuf_r+0x74>
 8003e0a:	0028      	movs	r0, r5
 8003e0c:	230e      	movs	r3, #14
 8003e0e:	5ee1      	ldrsh	r1, [r4, r3]
 8003e10:	f000 f81e 	bl	8003e50 <_isatty_r>
 8003e14:	2800      	cmp	r0, #0
 8003e16:	d005      	beq.n	8003e24 <__smakebuf_r+0x74>
 8003e18:	2303      	movs	r3, #3
 8003e1a:	89a2      	ldrh	r2, [r4, #12]
 8003e1c:	439a      	bics	r2, r3
 8003e1e:	3b02      	subs	r3, #2
 8003e20:	4313      	orrs	r3, r2
 8003e22:	81a3      	strh	r3, [r4, #12]
 8003e24:	89a3      	ldrh	r3, [r4, #12]
 8003e26:	433b      	orrs	r3, r7
 8003e28:	81a3      	strh	r3, [r4, #12]
 8003e2a:	e7ce      	b.n	8003dca <__smakebuf_r+0x1a>

08003e2c <_fstat_r>:
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	b570      	push	{r4, r5, r6, lr}
 8003e30:	4d06      	ldr	r5, [pc, #24]	; (8003e4c <_fstat_r+0x20>)
 8003e32:	0004      	movs	r4, r0
 8003e34:	0008      	movs	r0, r1
 8003e36:	0011      	movs	r1, r2
 8003e38:	602b      	str	r3, [r5, #0]
 8003e3a:	f7fd f819 	bl	8000e70 <_fstat>
 8003e3e:	1c43      	adds	r3, r0, #1
 8003e40:	d103      	bne.n	8003e4a <_fstat_r+0x1e>
 8003e42:	682b      	ldr	r3, [r5, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d000      	beq.n	8003e4a <_fstat_r+0x1e>
 8003e48:	6023      	str	r3, [r4, #0]
 8003e4a:	bd70      	pop	{r4, r5, r6, pc}
 8003e4c:	20000264 	.word	0x20000264

08003e50 <_isatty_r>:
 8003e50:	2300      	movs	r3, #0
 8003e52:	b570      	push	{r4, r5, r6, lr}
 8003e54:	4d06      	ldr	r5, [pc, #24]	; (8003e70 <_isatty_r+0x20>)
 8003e56:	0004      	movs	r4, r0
 8003e58:	0008      	movs	r0, r1
 8003e5a:	602b      	str	r3, [r5, #0]
 8003e5c:	f7fd f816 	bl	8000e8c <_isatty>
 8003e60:	1c43      	adds	r3, r0, #1
 8003e62:	d103      	bne.n	8003e6c <_isatty_r+0x1c>
 8003e64:	682b      	ldr	r3, [r5, #0]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d000      	beq.n	8003e6c <_isatty_r+0x1c>
 8003e6a:	6023      	str	r3, [r4, #0]
 8003e6c:	bd70      	pop	{r4, r5, r6, pc}
 8003e6e:	46c0      	nop			; (mov r8, r8)
 8003e70:	20000264 	.word	0x20000264

08003e74 <_init>:
 8003e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e76:	46c0      	nop			; (mov r8, r8)
 8003e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e7a:	bc08      	pop	{r3}
 8003e7c:	469e      	mov	lr, r3
 8003e7e:	4770      	bx	lr

08003e80 <_fini>:
 8003e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e82:	46c0      	nop			; (mov r8, r8)
 8003e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e86:	bc08      	pop	{r3}
 8003e88:	469e      	mov	lr, r3
 8003e8a:	4770      	bx	lr
