Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,1287
design__instance__area,29288.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,10
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.005976020358502865
power__switching__total,0.003536493983119726
power__leakage__total,1.3087802130939963E-7
power__total,0.009512645192444324
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.30210865220142247
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.30210865220142247
timing__hold__ws__corner:nom_tt_025C_3v30,0.821974067631902
timing__setup__ws__corner:nom_tt_025C_3v30,9.131041958770979
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.821974
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,9.131042
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,8
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,10
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.3504745204363754
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.3504745204363754
timing__hold__ws__corner:nom_ss_125C_3v00,1.9147401983679944
timing__setup__ws__corner:nom_ss_125C_3v00,-1.6925359370876563
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-6.38678994435451
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-1.6925359370876563
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.914740
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,5
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-1.692536
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,5
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,10
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.28043998472777165
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.28043998472777165
timing__hold__ws__corner:nom_ff_n40C_3v60,0.3590020604629697
timing__setup__ws__corner:nom_ff_n40C_3v60,11.127113767554153
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.359002
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,13.698839
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,10
design__max_fanout_violation__count,10
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.27748773508834434
clock__skew__worst_setup,0.27748773508834434
timing__hold__ws,0.35581605335909644
timing__setup__ws,-2.16206791922772
timing__hold__tns,0.0
timing__setup__tns,-8.53527761516094
timing__hold__wns,0
timing__setup__wns,-2.16206791922772
timing__hold_vio__count,0
timing__hold_r2r__ws,0.355816
timing__hold_r2r_vio__count,0
timing__setup_vio__count,15
timing__setup_r2r__ws,-2.162068
timing__setup_r2r_vio__count,15
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1287
design__instance__area__stdcell,29288.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.563596
design__instance__utilization__stdcell,0.563596
design__instance__count__class:tie_cell,13
design__instance__count__class:buffer,10
design__instance__count__class:inverter,50
design__instance__count__class:sequential_cell,161
design__instance__count__class:multi_input_combinational_cell,526
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,28709.6
design__violations,0
design__instance__count__class:timing_repair_buffer,69
design__instance__count__class:clock_buffer,20
design__instance__count__class:clock_inverter,12
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,865
route__net__special,2
route__drc_errors__iter:1,154
route__wirelength__iter:1,33051
route__drc_errors__iter:2,21
route__wirelength__iter:2,32773
route__drc_errors__iter:3,11
route__wirelength__iter:3,32657
route__drc_errors__iter:4,0
route__wirelength__iter:4,32621
route__drc_errors,0
route__wirelength,32621
route__vias,5676
route__vias__singlecut,5676
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,621.26
design__instance__count__class:fill_cell,1237
timing__unannotated_net__count__corner:nom_tt_025C_3v30,23
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,23
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,23
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,10
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.29690481469322483
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.29690481469322483
timing__hold__ws__corner:min_tt_025C_3v30,0.8170724328395542
timing__setup__ws__corner:min_tt_025C_3v30,9.327545222438186
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.817072
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,9.327545
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,23
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,8
design__max_fanout_violation__count__corner:min_ss_125C_3v00,10
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.3402451472427777
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.3402451472427777
timing__hold__ws__corner:min_ss_125C_3v00,1.9041249116401224
timing__setup__ws__corner:min_ss_125C_3v00,-1.3152306283007624
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-4.631470449359451
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-1.3152306283007624
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.904125
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,5
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-1.315231
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,5
timing__unannotated_net__count__corner:min_ss_125C_3v00,23
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,10
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.27748773508834434
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.27748773508834434
timing__hold__ws__corner:min_ff_n40C_3v60,0.35581605335909644
timing__setup__ws__corner:min_ff_n40C_3v60,11.134588677345754
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.355816
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,13.812976
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,23
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,10
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.30838540927096203
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.30838540927096203
timing__hold__ws__corner:max_tt_025C_3v30,0.8280321107594047
timing__setup__ws__corner:max_tt_025C_3v30,8.892653976002972
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.828032
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,8.892654
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,23
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,10
design__max_fanout_violation__count__corner:max_ss_125C_3v00,10
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.36277756825401547
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.36277756825401547
timing__hold__ws__corner:max_ss_125C_3v00,1.9263684526121827
timing__setup__ws__corner:max_ss_125C_3v00,-2.16206791922772
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-8.53527761516094
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-2.16206791922772
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.926368
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,5
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-2.162068
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,5
timing__unannotated_net__count__corner:max_ss_125C_3v00,23
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,10
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.28401501399047585
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.28401501399047585
timing__hold__ws__corner:max_ff_n40C_3v60,0.36293624688429776
timing__setup__ws__corner:max_ff_n40C_3v60,11.118311030987547
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.362936
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,13.560203
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,23
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,23
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29985
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29994
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000152425
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000148137
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000573264
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000148137
design_powergrid__voltage__worst,0.000148137
design_powergrid__voltage__worst__net:VPWR,3.29985
design_powergrid__drop__worst,0.000152425
design_powergrid__drop__worst__net:VPWR,0.000152425
design_powergrid__voltage__worst__net:VGND,0.000148137
design_powergrid__drop__worst__net:VGND,0.000148137
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00005899999999999999754189683454086434721830300986766815185546875
ir__drop__worst,0.00015200000000000000836830604811211742344312369823455810546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
