#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x152e31a80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x152e37460 .scope module, "button_conditioner" "button_conditioner" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "raw_button";
    .port_info 2 /OUTPUT 1 "conditioned_button";
    .port_info 3 /OUTPUT 1 "conditioned_button_edge";
P_0x6000038a5a80 .param/l "COUNTER_WIDTH" 0 3 9, +C4<00000000000000000000000000010000>;
P_0x6000038a5ac0 .param/l "DEBOUNCE_THRESHOLD" 0 3 8, +C4<00000000000000001100001101010000>;
L_0x600003da1490 .functor NOT 1, v0x6000024aeeb0_0, C4<0>, C4<0>, C4<0>;
L_0x600003da1570 .functor AND 1, v0x6000024aec70_0, L_0x600003da1490, C4<1>, C4<1>;
v0x6000024aebe0_0 .net *"_ivl_0", 0 0, L_0x600003da1490;  1 drivers
o0x158050040 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000024aed90_0 .net "clk", 0 0, o0x158050040;  0 drivers
v0x6000024aec70_0 .var "conditioned_button", 0 0;
v0x6000024aee20_0 .net "conditioned_button_edge", 0 0, L_0x600003da1570;  1 drivers
v0x6000024aeeb0_0 .var "conditioned_button_prev", 0 0;
v0x6000024aef40_0 .var "debounce_counter", 15 0;
v0x6000024aefd0_0 .var "debounced_state", 0 0;
o0x158050160 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000024af060_0 .net "raw_button", 0 0, o0x158050160;  0 drivers
v0x6000024af0f0_0 .var "sync_ff1", 0 0;
v0x6000024af180_0 .var "sync_ff2", 0 0;
E_0x600000399f00 .event posedge, v0x6000024aed90_0;
S_0x152e37790 .scope module, "computer_tb" "computer_tb" 4 558;
 .timescale -9 -12;
P_0x600002aa8200 .param/l "EXPECTED_FINAL_OUTPUT" 1 4 560, C4<00000001>;
P_0x600002aa8240 .param/str "HEX_FILE" 1 4 559, "../fixture/Flags_Reg_test_load_instructions.hex";
P_0x600002aa8280 .param/l "arch_defs_pkg_ADDR_WIDTH" 1 4 580, +C4<00000000000000000000000000000100>;
P_0x600002aa82c0 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 563, +C4<00000000000000000000000000001000>;
v0x6000024a4f30_0 .var "clk", 0 0;
v0x6000024a4fc0_0 .net "flag_carry_o", 0 0, L_0x6000027a8780;  1 drivers
v0x6000024a5050_0 .net "flag_negative_o", 0 0, L_0x6000027a8960;  1 drivers
v0x6000024a50e0_0 .net "flag_zero_o", 0 0, L_0x6000027a8640;  1 drivers
v0x6000024a5170_0 .net "out_val", 7 0, L_0x600003da1340;  1 drivers
v0x6000024a5200_0 .var "reset", 0 0;
S_0x152e06210 .scope task, "test_utils_pkg_inspect_register" "test_utils_pkg_inspect_register" 4 581, 4 581 0, S_0x152e37790;
 .timescale -9 -12;
v0x6000024af210_0 .var "actual", 31 0;
v0x6000024af2a0_0 .var "expected", 31 0;
v0x6000024af330_0 .var/s "expected_width", 31 0;
v0x6000024af3c0_0 .var "mask", 31 0;
v0x6000024af450_0 .var/str "name";
TD_computer_tb.test_utils_pkg_inspect_register ;
    %load/vec4 v0x6000024af330_0;
    %cmpi/e 32, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x6000024af330_0;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x6000024af3c0_0, 0, 32;
    %load/vec4 v0x6000024af210_0;
    %load/vec4 v0x6000024af3c0_0;
    %and;
    %load/vec4 v0x6000024af2a0_0;
    %load/vec4 v0x6000024af3c0_0;
    %and;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %load/vec4 v0x6000024af210_0;
    %load/vec4 v0x6000024af3c0_0;
    %and;
    %load/vec4 v0x6000024af2a0_0;
    %load/vec4 v0x6000024af3c0_0;
    %and;
    %vpi_call/w 4 590 "$display", "\033[0;31mAssertion Failed: %s (%0d bits). Actual: %h, Expected: %h\033[0m", v0x6000024af450_0, v0x6000024af330_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x6000024af210_0;
    %load/vec4 v0x6000024af3c0_0;
    %and;
    %vpi_call/w 4 592 "$display", "\033[0;32mAssertion Passed: %s (%0d bits) = %h\033[0m", v0x6000024af450_0, v0x6000024af330_0, S<0,vec4,u32> {1 0 0};
T_0.3 ;
    %end;
S_0x152e06380 .scope task, "test_utils_pkg_pretty_print_assert_vec" "test_utils_pkg_pretty_print_assert_vec" 4 595, 4 595 0, S_0x152e37790;
 .timescale -9 -12;
v0x6000024af4e0_0 .var "actual", 31 0;
v0x6000024af570_0 .var "expected", 31 0;
v0x6000024af600_0 .var/str "msg";
TD_computer_tb.test_utils_pkg_pretty_print_assert_vec ;
    %load/vec4 v0x6000024af4e0_0;
    %load/vec4 v0x6000024af570_0;
    %cmp/ne;
    %jmp/0xz  T_1.4, 6;
    %vpi_call/w 4 600 "$display", "\033[0;31mAssertion Failed: %s. Actual: %h, Expected: %h\033[0m", v0x6000024af600_0, v0x6000024af4e0_0, v0x6000024af570_0 {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call/w 4 602 "$display", "\033[0;32mAssertion Passed: %s\033[0m", v0x6000024af600_0 {0 0 0};
T_1.5 ;
    %end;
S_0x152e0a010 .scope task, "test_utils_pkg_reset_and_wait" "test_utils_pkg_reset_and_wait" 4 604, 4 604 0, S_0x152e37790;
 .timescale -9 -12;
v0x6000024af690_0 .var/s "cycles", 31 0;
E_0x600000399f80 .event posedge, v0x6000024afd50_0;
E_0x600000399fc0 .event negedge, v0x6000024afd50_0;
TD_computer_tb.test_utils_pkg_reset_and_wait ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000024a5200_0, 0, 1;
    %wait E_0x600000399f80;
    %wait E_0x600000399fc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a5200_0, 0, 1;
    %load/vec4 v0x6000024af690_0;
T_2.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.7, 5;
    %jmp/1 T_2.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000399f80;
    %jmp T_2.6;
T_2.7 ;
    %pop/vec4 1;
    %end;
S_0x152e0a180 .scope task, "test_utils_pkg_run_until_halt" "test_utils_pkg_run_until_halt" 4 617, 4 617 0, S_0x152e37790;
 .timescale -9 -12;
v0x6000024af720_0 .var "_sv2v_jump", 0 1;
v0x6000024af7b0_0 .var/s "cycle", 31 0;
v0x6000024af840_0 .var/s "max_cycles", 31 0;
TD_computer_tb.test_utils_pkg_run_until_halt ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000024af720_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af7b0_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x6000024af7b0_0;
    %load/vec4 v0x6000024af840_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_3.10, 5;
    %load/vec4 v0x6000024af720_0;
    %cmpi/u 2, 0, 2;
    %flag_get/vec4 5;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz T_3.9, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000024af720_0, 0, 2;
    %delay 1, 0;
    %load/vec4 v0x6000024a4090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.11, 4;
    %load/vec4 v0x6000024af7b0_0;
    %addi 1, 0, 32;
    %vpi_call/w 4 629 "$display", "HALT signal detected high at start of cycle %0d.", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000024af720_0, 0, 2;
T_3.11 ;
    %load/vec4 v0x6000024af720_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.13, 4;
    %wait E_0x600000399f80;
    %load/vec4 v0x6000024af7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024af7b0_0, 0, 32;
T_3.13 ;
    %jmp T_3.8;
T_3.9 ;
    %load/vec4 v0x6000024af720_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_3.15, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000024af720_0, 0, 2;
T_3.15 ;
    %load/vec4 v0x6000024af720_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.17, 4;
    %delay 1, 0;
    %load/vec4 v0x6000024a4090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.21, 4;
    %load/vec4 v0x6000024af840_0;
    %load/vec4 v0x6000024af7b0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_3.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %vpi_call/w 4 644 "$display", "\033[0;31mSimulation timed out. HALT signal not asserted after %0d cycles.\033[0m", v0x6000024af7b0_0 {0 0 0};
    %vpi_call/w 4 645 "$display", "Error [%0t] /Users/aaronbrown/Documents/Code/2_Ben_Eater_FPGA/test/test_utilities_pkg.sv:61:9 - computer_tb.test_utils_pkg_run_until_halt.<unnamed_block>.<unnamed_block>\012 msg: ", $time, "Simulation timed out." {0 0 0};
    %vpi_call/w 4 646 "$finish" {0 0 0};
    %jmp T_3.20;
T_3.19 ;
    %vpi_call/w 4 649 "$display", "\033[0;32mSimulation run completed (halt detected or max cycles reached while potentially halting). Cycles run: %0d\033[0m", v0x6000024af7b0_0 {0 0 0};
T_3.20 ;
T_3.17 ;
    %end;
S_0x152e07a70 .scope module, "uut" "computer" 4 568, 4 348 0, S_0x152e37790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "out_val";
    .port_info 3 /OUTPUT 1 "flag_zero_o";
    .port_info 4 /OUTPUT 1 "flag_carry_o";
    .port_info 5 /OUTPUT 1 "flag_negative_o";
    .port_info 6 /OUTPUT 8 "debug_out_B";
    .port_info 7 /OUTPUT 8 "debug_out_IR";
    .port_info 8 /OUTPUT 4 "debug_out_PC";
P_0x152e07be0 .param/l "arch_defs_pkg_ADDR_WIDTH" 1 4 369, +C4<00000000000000000000000000000100>;
P_0x152e07c20 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 362, +C4<00000000000000000000000000001000>;
P_0x152e07c60 .param/l "arch_defs_pkg_FLAG_COUNT" 1 4 450, +C4<00000000000000000000000000000011>;
P_0x152e07ca0 .param/l "arch_defs_pkg_OPCODE_WIDTH" 1 4 373, +C4<00000000000000000000000000000100>;
P_0x152e07ce0 .param/l "arch_defs_pkg_OPERAND_WIDTH" 1 4 375, +C4<00000000000000000000000000000100>;
L_0x600003da15e0 .functor BUFZ 8, v0x6000024a18c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003da1340 .functor BUFZ 8, v0x6000024a1b90_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x6000024a2880_0 .var "C_in", 0 0;
v0x6000024a2910_0 .var "N_in", 0 0;
v0x6000024a29a0_0 .var "Z_in", 0 0;
v0x6000024a2a30_0 .net *"_ivl_10", 11 0, L_0x6000027a9900;  1 drivers
L_0x158088058 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024a2ac0_0 .net *"_ivl_13", 3 0, L_0x158088058;  1 drivers
L_0x1580880a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024a2b50_0 .net/2u *"_ivl_14", 3 0, L_0x1580880a0;  1 drivers
v0x6000024a2be0_0 .net *"_ivl_16", 7 0, L_0x6000027a95e0;  1 drivers
v0x6000024a2c70_0 .net *"_ivl_18", 11 0, L_0x6000027a9720;  1 drivers
L_0x1580880e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024a2d00_0 .net *"_ivl_21", 3 0, L_0x1580880e8;  1 drivers
v0x6000024a2d90_0 .net *"_ivl_22", 11 0, L_0x6000027a9680;  1 drivers
L_0x158088130 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024a2e20_0 .net *"_ivl_25", 3 0, L_0x158088130;  1 drivers
v0x6000024a2eb0_0 .net *"_ivl_26", 11 0, L_0x6000027a9cc0;  1 drivers
L_0x158088178 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024a2f40_0 .net *"_ivl_29", 3 0, L_0x158088178;  1 drivers
L_0x1580881c0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024a2fd0_0 .net/2u *"_ivl_30", 11 0, L_0x1580881c0;  1 drivers
v0x6000024a3060_0 .net *"_ivl_32", 11 0, L_0x6000027a9540;  1 drivers
v0x6000024a30f0_0 .net *"_ivl_34", 11 0, L_0x6000027a99a0;  1 drivers
v0x6000024a3180_0 .net *"_ivl_36", 11 0, L_0x6000027a8fa0;  1 drivers
v0x6000024a3210_0 .net *"_ivl_38", 11 0, L_0x6000027a9040;  1 drivers
v0x6000024a32a0_0 .net *"_ivl_40", 11 0, L_0x6000027a90e0;  1 drivers
L_0x158088208 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024a3330_0 .net *"_ivl_49", 3 0, L_0x158088208;  1 drivers
L_0x158088250 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024a33c0_0 .net *"_ivl_58", 3 0, L_0x158088250;  1 drivers
L_0x158088010 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024a3450_0 .net/2u *"_ivl_6", 3 0, L_0x158088010;  1 drivers
v0x6000024a34e0_0 .net *"_ivl_8", 11 0, L_0x6000027a9860;  1 drivers
v0x6000024a3570_0 .var "_sv2v_0", 0 0;
v0x6000024a3600_0 .net "a_out", 7 0, v0x6000024a15f0_0;  1 drivers
v0x6000024a3690_0 .net "alu_op", 1 0, L_0x6000027aa620;  1 drivers
v0x6000024a3720_0 .net "alu_out", 7 0, v0x6000024a0090_0;  1 drivers
v0x6000024a37b0_0 .net "b_out", 7 0, v0x6000024a18c0_0;  1 drivers
v0x6000024a3840_0 .net "bus", 7 0, L_0x6000027a9180;  1 drivers
v0x6000024a38d0_0 .net "clk", 0 0, v0x6000024a4f30_0;  1 drivers
v0x6000024a3960_0 .var "control_word", 22 0;
v0x6000024a39f0_0 .net "counter_out", 7 0, L_0x6000027a92c0;  1 drivers
v0x6000024a3a80_0 .net "debug_out_B", 7 0, L_0x600003da15e0;  1 drivers
v0x6000024a3b10_0 .net "debug_out_IR", 7 0, L_0x6000027aa120;  1 drivers
v0x6000024a3ba0_0 .net "debug_out_PC", 3 0, L_0x6000027a97c0;  1 drivers
v0x6000024a3c30_0 .net "flag_alu_carry", 0 0, L_0x600003da1420;  1 drivers
v0x6000024a3cc0_0 .net "flag_alu_negative", 0 0, L_0x6000027aa9e0;  1 drivers
v0x6000024a3d50_0 .net "flag_alu_zero", 0 0, L_0x6000027aa940;  1 drivers
v0x6000024a3de0_0 .net "flag_carry_o", 0 0, L_0x6000027a8780;  alias, 1 drivers
v0x6000024a3e70_0 .net "flag_negative_o", 0 0, L_0x6000027a8960;  alias, 1 drivers
v0x6000024a3f00_0 .net "flag_zero_o", 0 0, L_0x6000027a8640;  alias, 1 drivers
v0x6000024a4000_0 .net "flags_out", 2 0, v0x6000024a1e60_0;  1 drivers
v0x6000024a4090_0 .net "halt", 0 0, L_0x6000027aa760;  1 drivers
v0x6000024a4120_0 .net "load_a", 0 0, L_0x6000027a8d20;  1 drivers
v0x6000024a41b0_0 .net "load_b", 0 0, L_0x6000027a85a0;  1 drivers
v0x6000024a4240_0 .var "load_data_is_negative", 0 0;
v0x6000024a42d0_0 .var "load_data_is_zero", 0 0;
v0x6000024a4360_0 .net "load_flags", 0 0, L_0x6000027aa800;  1 drivers
v0x6000024a43f0_0 .net "load_ir", 0 0, L_0x6000027a8a00;  1 drivers
v0x6000024a4480_0 .net "load_mar", 0 0, L_0x6000027a8500;  1 drivers
v0x6000024a4510_0 .net "load_o", 0 0, L_0x6000027a86e0;  1 drivers
v0x6000024a45a0_0 .net "load_pc", 0 0, L_0x6000027a8c80;  1 drivers
v0x6000024a4630_0 .net "load_ram", 0 0, L_0x6000027a8320;  1 drivers
v0x6000024a46c0_0 .net "load_sets_zn", 0 0, L_0x6000027aa8a0;  1 drivers
v0x6000024a4750_0 .net "memory_address_out", 7 0, L_0x6000027a9400;  1 drivers
v0x6000024a47e0_0 .net "o_out", 7 0, v0x6000024a1b90_0;  1 drivers
v0x6000024a4870_0 .net "oe_a", 0 0, L_0x6000027a8140;  1 drivers
v0x6000024a4900_0 .net "oe_alu", 0 0, L_0x6000027aa4e0;  1 drivers
v0x6000024a4990_0 .net "oe_ir", 0 0, L_0x6000027a81e0;  1 drivers
v0x6000024a4a20_0 .net "oe_pc", 0 0, L_0x6000027aa440;  1 drivers
v0x6000024a4ab0_0 .net "oe_ram", 0 0, L_0x6000027aa580;  1 drivers
v0x6000024a4b40_0 .net "opcode", 3 0, L_0x6000027a94a0;  1 drivers
v0x6000024a4bd0_0 .net "operand", 3 0, L_0x6000027a8820;  1 drivers
v0x6000024a4c60_0 .net "out_val", 7 0, L_0x600003da1340;  alias, 1 drivers
v0x6000024a4cf0_0 .net "pc_enable", 0 0, L_0x6000027aa6c0;  1 drivers
v0x6000024a4d80_0 .net "ram_out", 7 0, v0x6000024a1320_0;  1 drivers
v0x6000024a4e10_0 .net "reset", 0 0, v0x6000024a5200_0;  1 drivers
v0x6000024a4ea0_0 .net "sv2v_tmp_u_control_unit_control_word", 23 1, v0x6000024a06c0_0;  1 drivers
E_0x60000039a180/0 .event anyedge, v0x6000024a3570_0, v0x6000024a0240_0, v0x6000024a0120_0, v0x6000024afcc0_0;
E_0x60000039a180/1 .event anyedge, v0x6000024a46c0_0, v0x6000024a42d0_0, v0x6000024a4240_0;
E_0x60000039a180 .event/or E_0x60000039a180/0, E_0x60000039a180/1;
E_0x60000039a200/0 .event anyedge, v0x6000024a3570_0, v0x6000024a46c0_0, v0x6000024a0b40_0, v0x6000024a2490_0;
E_0x60000039a200/1 .event anyedge, v0x6000024a1200_0;
E_0x60000039a200 .event/or E_0x60000039a200/0, E_0x60000039a200/1;
E_0x60000039a240 .event anyedge, v0x6000024a06c0_0;
L_0x6000027aa120 .concat [ 4 4 0 0], L_0x6000027a8820, L_0x6000027a94a0;
L_0x6000027a97c0 .part L_0x6000027a92c0, 0, 4;
L_0x6000027a9860 .concat [ 8 4 0 0], L_0x6000027a92c0, L_0x158088010;
L_0x6000027a9900 .concat [ 8 4 0 0], v0x6000024a1320_0, L_0x158088058;
L_0x6000027a95e0 .concat [ 4 4 0 0], L_0x6000027a8820, L_0x1580880a0;
L_0x6000027a9720 .concat [ 8 4 0 0], L_0x6000027a95e0, L_0x1580880e8;
L_0x6000027a9680 .concat [ 8 4 0 0], v0x6000024a0090_0, L_0x158088130;
L_0x6000027a9cc0 .concat [ 8 4 0 0], v0x6000024a15f0_0, L_0x158088178;
L_0x6000027a9540 .functor MUXZ 12, L_0x1580881c0, L_0x6000027a9cc0, L_0x6000027a8140, C4<>;
L_0x6000027a99a0 .functor MUXZ 12, L_0x6000027a9540, L_0x6000027a9680, L_0x6000027aa4e0, C4<>;
L_0x6000027a8fa0 .functor MUXZ 12, L_0x6000027a99a0, L_0x6000027a9720, L_0x6000027a81e0, C4<>;
L_0x6000027a9040 .functor MUXZ 12, L_0x6000027a8fa0, L_0x6000027a9900, L_0x6000027aa580, C4<>;
L_0x6000027a90e0 .functor MUXZ 12, L_0x6000027a9040, L_0x6000027a9860, L_0x6000027aa440, C4<>;
L_0x6000027a9180 .part L_0x6000027a90e0, 0, 8;
L_0x6000027a9220 .part L_0x6000027a9180, 0, 4;
L_0x6000027a92c0 .concat [ 4 4 0 0], v0x6000024a0e10_0, L_0x158088208;
L_0x6000027a9360 .part L_0x6000027a9180, 0, 4;
L_0x6000027a9400 .concat [ 4 4 0 0], v0x6000024a26d0_0, L_0x158088250;
L_0x6000027a88c0 .concat [ 1 1 1 0], v0x6000024a29a0_0, v0x6000024a2880_0, v0x6000024a2910_0;
L_0x6000027a8640 .part v0x6000024a1e60_0, 0, 1;
L_0x6000027a8780 .part v0x6000024a1e60_0, 1, 1;
L_0x6000027a8960 .part v0x6000024a1e60_0, 2, 1;
L_0x6000027a86e0 .part v0x6000024a3960_0, 0, 1;
L_0x6000027a8d20 .part v0x6000024a3960_0, 4, 1;
L_0x6000027a85a0 .part v0x6000024a3960_0, 2, 1;
L_0x6000027a8a00 .part v0x6000024a3960_0, 17, 1;
L_0x6000027a8c80 .part v0x6000024a3960_0, 19, 1;
L_0x6000027a8500 .part v0x6000024a3960_0, 15, 1;
L_0x6000027a8320 .part v0x6000024a3960_0, 14, 1;
L_0x6000027a8140 .part v0x6000024a3960_0, 3, 1;
L_0x6000027a81e0 .part v0x6000024a3960_0, 16, 1;
L_0x6000027aa440 .part v0x6000024a3960_0, 18, 1;
L_0x6000027aa4e0 .part v0x6000024a3960_0, 10, 1;
L_0x6000027aa580 .part v0x6000024a3960_0, 13, 1;
L_0x6000027aa620 .part v0x6000024a3960_0, 11, 2;
L_0x6000027aa6c0 .part v0x6000024a3960_0, 20, 1;
L_0x6000027aa760 .part v0x6000024a3960_0, 22, 1;
L_0x6000027aa800 .part v0x6000024a3960_0, 9, 1;
L_0x6000027aa8a0 .part v0x6000024a3960_0, 8, 1;
L_0x6000027aaa80 .part L_0x6000027a9400, 0, 4;
S_0x152e0e060 .scope autofunction.vec4.s4, "sv2v_cast_953D0" "sv2v_cast_953D0" 4 514, 4 514 0, S_0x152e07a70;
 .timescale -9 -12;
v0x6000024af8d0_0 .var "inp", 3 0;
; Variable sv2v_cast_953D0 is vec4 return value of scope S_0x152e0e060
TD_computer_tb.uut.sv2v_cast_953D0 ;
    %load/vec4 v0x6000024af8d0_0;
    %ret/vec4 0, 0, 4;  Assign to sv2v_cast_953D0 (store_vec4_to_lval)
    %end;
S_0x152e0e1d0 .scope module, "u_alu" "alu" 4 494, 4 24 0, S_0x152e07a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "a_in";
    .port_info 3 /INPUT 8 "b_in";
    .port_info 4 /INPUT 2 "alu_op";
    .port_info 5 /OUTPUT 8 "latched_result";
    .port_info 6 /OUTPUT 1 "zero_flag";
    .port_info 7 /OUTPUT 1 "carry_flag";
    .port_info 8 /OUTPUT 1 "negative_flag";
P_0x60000039a280 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 38, +C4<00000000000000000000000000001000>;
L_0x600003da1420 .functor BUFZ 1, v0x6000024afe70_0, C4<0>, C4<0>, C4<0>;
L_0x158088298 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6000024af9f0_0 .net/2u *"_ivl_2", 7 0, L_0x158088298;  1 drivers
v0x6000024afa80_0 .var "_sv2v_0", 0 0;
v0x6000024afb10_0 .net "a_in", 7 0, v0x6000024a15f0_0;  alias, 1 drivers
v0x6000024afba0_0 .net "alu_op", 1 0, L_0x6000027aa620;  alias, 1 drivers
v0x6000024afc30_0 .net "b_in", 7 0, v0x6000024a18c0_0;  alias, 1 drivers
v0x6000024afcc0_0 .net "carry_flag", 0 0, L_0x600003da1420;  alias, 1 drivers
v0x6000024afd50_0 .net "clk", 0 0, v0x6000024a4f30_0;  alias, 1 drivers
v0x6000024afde0_0 .var "comb_arith_result_i", 8 0;
v0x6000024afe70_0 .var "comb_carry_out_i", 0 0;
v0x6000024aff00_0 .var "comb_result_final_i", 7 0;
v0x6000024a0000_0 .var "comp_logic_result_i", 7 0;
v0x6000024a0090_0 .var "latched_result", 7 0;
v0x6000024a0120_0 .net "negative_flag", 0 0, L_0x6000027aa9e0;  alias, 1 drivers
v0x6000024a01b0_0 .net "reset", 0 0, v0x6000024a5200_0;  alias, 1 drivers
v0x6000024a0240_0 .net "zero_flag", 0 0, L_0x6000027aa940;  alias, 1 drivers
E_0x60000039a300/0 .event anyedge, v0x6000024afa80_0, v0x6000024afba0_0, v0x6000024afb10_0, v0x6000024afc30_0;
E_0x60000039a300/1 .event anyedge, v0x6000024afde0_0, v0x6000024a0000_0;
E_0x60000039a300 .event/or E_0x60000039a300/0, E_0x60000039a300/1;
L_0x6000027aa940 .cmp/eq 8, v0x6000024aff00_0, L_0x158088298;
L_0x6000027aa9e0 .part v0x6000024aff00_0, 7, 1;
S_0x152e0cfc0 .scope module, "u_control_unit" "control_unit" 4 467, 4 191 0, S_0x152e07a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /INPUT 3 "flags";
    .port_info 4 /OUTPUT 23 "control_word";
P_0x60000039a340 .param/l "arch_defs_pkg_OPCODE_WIDTH" 1 4 201, +C4<00000000000000000000000000000100>;
v0x6000024a0510_0 .var "_sv2v_0", 0 0;
v0x6000024a05a0_0 .var "check_jump_condition", 0 0;
v0x6000024a0630_0 .net "clk", 0 0, v0x6000024a4f30_0;  alias, 1 drivers
v0x6000024a06c0_0 .var "control_word", 22 0;
v0x6000024a0750_0 .var "current_state", 2 0;
v0x6000024a07e0_0 .var "current_step", 3 0;
v0x6000024a0870_0 .net "flags", 2 0, v0x6000024a1e60_0;  alias, 1 drivers
v0x6000024a0900_0 .var "jump_condition_satisfied", 0 0;
v0x6000024a0990 .array "microcode_rom", 127 0, 22 0;
v0x6000024a0a20_0 .var "next_state", 2 0;
v0x6000024a0ab0_0 .var "next_step", 3 0;
v0x6000024a0b40_0 .net "opcode", 3 0, L_0x6000027a94a0;  alias, 1 drivers
v0x6000024a0bd0_0 .net "reset", 0 0, v0x6000024a5200_0;  alias, 1 drivers
E_0x60000039a3c0/0 .event anyedge, v0x6000024a0510_0, v0x6000024a0750_0, v0x6000024a07e0_0, v0x6000024a0b40_0;
v0x6000024a0990_0 .array/port v0x6000024a0990, 0;
v0x6000024a0990_1 .array/port v0x6000024a0990, 1;
v0x6000024a0990_2 .array/port v0x6000024a0990, 2;
v0x6000024a0990_3 .array/port v0x6000024a0990, 3;
E_0x60000039a3c0/1 .event anyedge, v0x6000024a0990_0, v0x6000024a0990_1, v0x6000024a0990_2, v0x6000024a0990_3;
v0x6000024a0990_4 .array/port v0x6000024a0990, 4;
v0x6000024a0990_5 .array/port v0x6000024a0990, 5;
v0x6000024a0990_6 .array/port v0x6000024a0990, 6;
v0x6000024a0990_7 .array/port v0x6000024a0990, 7;
E_0x60000039a3c0/2 .event anyedge, v0x6000024a0990_4, v0x6000024a0990_5, v0x6000024a0990_6, v0x6000024a0990_7;
v0x6000024a0990_8 .array/port v0x6000024a0990, 8;
v0x6000024a0990_9 .array/port v0x6000024a0990, 9;
v0x6000024a0990_10 .array/port v0x6000024a0990, 10;
v0x6000024a0990_11 .array/port v0x6000024a0990, 11;
E_0x60000039a3c0/3 .event anyedge, v0x6000024a0990_8, v0x6000024a0990_9, v0x6000024a0990_10, v0x6000024a0990_11;
v0x6000024a0990_12 .array/port v0x6000024a0990, 12;
v0x6000024a0990_13 .array/port v0x6000024a0990, 13;
v0x6000024a0990_14 .array/port v0x6000024a0990, 14;
v0x6000024a0990_15 .array/port v0x6000024a0990, 15;
E_0x60000039a3c0/4 .event anyedge, v0x6000024a0990_12, v0x6000024a0990_13, v0x6000024a0990_14, v0x6000024a0990_15;
v0x6000024a0990_16 .array/port v0x6000024a0990, 16;
v0x6000024a0990_17 .array/port v0x6000024a0990, 17;
v0x6000024a0990_18 .array/port v0x6000024a0990, 18;
v0x6000024a0990_19 .array/port v0x6000024a0990, 19;
E_0x60000039a3c0/5 .event anyedge, v0x6000024a0990_16, v0x6000024a0990_17, v0x6000024a0990_18, v0x6000024a0990_19;
v0x6000024a0990_20 .array/port v0x6000024a0990, 20;
v0x6000024a0990_21 .array/port v0x6000024a0990, 21;
v0x6000024a0990_22 .array/port v0x6000024a0990, 22;
v0x6000024a0990_23 .array/port v0x6000024a0990, 23;
E_0x60000039a3c0/6 .event anyedge, v0x6000024a0990_20, v0x6000024a0990_21, v0x6000024a0990_22, v0x6000024a0990_23;
v0x6000024a0990_24 .array/port v0x6000024a0990, 24;
v0x6000024a0990_25 .array/port v0x6000024a0990, 25;
v0x6000024a0990_26 .array/port v0x6000024a0990, 26;
v0x6000024a0990_27 .array/port v0x6000024a0990, 27;
E_0x60000039a3c0/7 .event anyedge, v0x6000024a0990_24, v0x6000024a0990_25, v0x6000024a0990_26, v0x6000024a0990_27;
v0x6000024a0990_28 .array/port v0x6000024a0990, 28;
v0x6000024a0990_29 .array/port v0x6000024a0990, 29;
v0x6000024a0990_30 .array/port v0x6000024a0990, 30;
v0x6000024a0990_31 .array/port v0x6000024a0990, 31;
E_0x60000039a3c0/8 .event anyedge, v0x6000024a0990_28, v0x6000024a0990_29, v0x6000024a0990_30, v0x6000024a0990_31;
v0x6000024a0990_32 .array/port v0x6000024a0990, 32;
v0x6000024a0990_33 .array/port v0x6000024a0990, 33;
v0x6000024a0990_34 .array/port v0x6000024a0990, 34;
v0x6000024a0990_35 .array/port v0x6000024a0990, 35;
E_0x60000039a3c0/9 .event anyedge, v0x6000024a0990_32, v0x6000024a0990_33, v0x6000024a0990_34, v0x6000024a0990_35;
v0x6000024a0990_36 .array/port v0x6000024a0990, 36;
v0x6000024a0990_37 .array/port v0x6000024a0990, 37;
v0x6000024a0990_38 .array/port v0x6000024a0990, 38;
v0x6000024a0990_39 .array/port v0x6000024a0990, 39;
E_0x60000039a3c0/10 .event anyedge, v0x6000024a0990_36, v0x6000024a0990_37, v0x6000024a0990_38, v0x6000024a0990_39;
v0x6000024a0990_40 .array/port v0x6000024a0990, 40;
v0x6000024a0990_41 .array/port v0x6000024a0990, 41;
v0x6000024a0990_42 .array/port v0x6000024a0990, 42;
v0x6000024a0990_43 .array/port v0x6000024a0990, 43;
E_0x60000039a3c0/11 .event anyedge, v0x6000024a0990_40, v0x6000024a0990_41, v0x6000024a0990_42, v0x6000024a0990_43;
v0x6000024a0990_44 .array/port v0x6000024a0990, 44;
v0x6000024a0990_45 .array/port v0x6000024a0990, 45;
v0x6000024a0990_46 .array/port v0x6000024a0990, 46;
v0x6000024a0990_47 .array/port v0x6000024a0990, 47;
E_0x60000039a3c0/12 .event anyedge, v0x6000024a0990_44, v0x6000024a0990_45, v0x6000024a0990_46, v0x6000024a0990_47;
v0x6000024a0990_48 .array/port v0x6000024a0990, 48;
v0x6000024a0990_49 .array/port v0x6000024a0990, 49;
v0x6000024a0990_50 .array/port v0x6000024a0990, 50;
v0x6000024a0990_51 .array/port v0x6000024a0990, 51;
E_0x60000039a3c0/13 .event anyedge, v0x6000024a0990_48, v0x6000024a0990_49, v0x6000024a0990_50, v0x6000024a0990_51;
v0x6000024a0990_52 .array/port v0x6000024a0990, 52;
v0x6000024a0990_53 .array/port v0x6000024a0990, 53;
v0x6000024a0990_54 .array/port v0x6000024a0990, 54;
v0x6000024a0990_55 .array/port v0x6000024a0990, 55;
E_0x60000039a3c0/14 .event anyedge, v0x6000024a0990_52, v0x6000024a0990_53, v0x6000024a0990_54, v0x6000024a0990_55;
v0x6000024a0990_56 .array/port v0x6000024a0990, 56;
v0x6000024a0990_57 .array/port v0x6000024a0990, 57;
v0x6000024a0990_58 .array/port v0x6000024a0990, 58;
v0x6000024a0990_59 .array/port v0x6000024a0990, 59;
E_0x60000039a3c0/15 .event anyedge, v0x6000024a0990_56, v0x6000024a0990_57, v0x6000024a0990_58, v0x6000024a0990_59;
v0x6000024a0990_60 .array/port v0x6000024a0990, 60;
v0x6000024a0990_61 .array/port v0x6000024a0990, 61;
v0x6000024a0990_62 .array/port v0x6000024a0990, 62;
v0x6000024a0990_63 .array/port v0x6000024a0990, 63;
E_0x60000039a3c0/16 .event anyedge, v0x6000024a0990_60, v0x6000024a0990_61, v0x6000024a0990_62, v0x6000024a0990_63;
v0x6000024a0990_64 .array/port v0x6000024a0990, 64;
v0x6000024a0990_65 .array/port v0x6000024a0990, 65;
v0x6000024a0990_66 .array/port v0x6000024a0990, 66;
v0x6000024a0990_67 .array/port v0x6000024a0990, 67;
E_0x60000039a3c0/17 .event anyedge, v0x6000024a0990_64, v0x6000024a0990_65, v0x6000024a0990_66, v0x6000024a0990_67;
v0x6000024a0990_68 .array/port v0x6000024a0990, 68;
v0x6000024a0990_69 .array/port v0x6000024a0990, 69;
v0x6000024a0990_70 .array/port v0x6000024a0990, 70;
v0x6000024a0990_71 .array/port v0x6000024a0990, 71;
E_0x60000039a3c0/18 .event anyedge, v0x6000024a0990_68, v0x6000024a0990_69, v0x6000024a0990_70, v0x6000024a0990_71;
v0x6000024a0990_72 .array/port v0x6000024a0990, 72;
v0x6000024a0990_73 .array/port v0x6000024a0990, 73;
v0x6000024a0990_74 .array/port v0x6000024a0990, 74;
v0x6000024a0990_75 .array/port v0x6000024a0990, 75;
E_0x60000039a3c0/19 .event anyedge, v0x6000024a0990_72, v0x6000024a0990_73, v0x6000024a0990_74, v0x6000024a0990_75;
v0x6000024a0990_76 .array/port v0x6000024a0990, 76;
v0x6000024a0990_77 .array/port v0x6000024a0990, 77;
v0x6000024a0990_78 .array/port v0x6000024a0990, 78;
v0x6000024a0990_79 .array/port v0x6000024a0990, 79;
E_0x60000039a3c0/20 .event anyedge, v0x6000024a0990_76, v0x6000024a0990_77, v0x6000024a0990_78, v0x6000024a0990_79;
v0x6000024a0990_80 .array/port v0x6000024a0990, 80;
v0x6000024a0990_81 .array/port v0x6000024a0990, 81;
v0x6000024a0990_82 .array/port v0x6000024a0990, 82;
v0x6000024a0990_83 .array/port v0x6000024a0990, 83;
E_0x60000039a3c0/21 .event anyedge, v0x6000024a0990_80, v0x6000024a0990_81, v0x6000024a0990_82, v0x6000024a0990_83;
v0x6000024a0990_84 .array/port v0x6000024a0990, 84;
v0x6000024a0990_85 .array/port v0x6000024a0990, 85;
v0x6000024a0990_86 .array/port v0x6000024a0990, 86;
v0x6000024a0990_87 .array/port v0x6000024a0990, 87;
E_0x60000039a3c0/22 .event anyedge, v0x6000024a0990_84, v0x6000024a0990_85, v0x6000024a0990_86, v0x6000024a0990_87;
v0x6000024a0990_88 .array/port v0x6000024a0990, 88;
v0x6000024a0990_89 .array/port v0x6000024a0990, 89;
v0x6000024a0990_90 .array/port v0x6000024a0990, 90;
v0x6000024a0990_91 .array/port v0x6000024a0990, 91;
E_0x60000039a3c0/23 .event anyedge, v0x6000024a0990_88, v0x6000024a0990_89, v0x6000024a0990_90, v0x6000024a0990_91;
v0x6000024a0990_92 .array/port v0x6000024a0990, 92;
v0x6000024a0990_93 .array/port v0x6000024a0990, 93;
v0x6000024a0990_94 .array/port v0x6000024a0990, 94;
v0x6000024a0990_95 .array/port v0x6000024a0990, 95;
E_0x60000039a3c0/24 .event anyedge, v0x6000024a0990_92, v0x6000024a0990_93, v0x6000024a0990_94, v0x6000024a0990_95;
v0x6000024a0990_96 .array/port v0x6000024a0990, 96;
v0x6000024a0990_97 .array/port v0x6000024a0990, 97;
v0x6000024a0990_98 .array/port v0x6000024a0990, 98;
v0x6000024a0990_99 .array/port v0x6000024a0990, 99;
E_0x60000039a3c0/25 .event anyedge, v0x6000024a0990_96, v0x6000024a0990_97, v0x6000024a0990_98, v0x6000024a0990_99;
v0x6000024a0990_100 .array/port v0x6000024a0990, 100;
v0x6000024a0990_101 .array/port v0x6000024a0990, 101;
v0x6000024a0990_102 .array/port v0x6000024a0990, 102;
v0x6000024a0990_103 .array/port v0x6000024a0990, 103;
E_0x60000039a3c0/26 .event anyedge, v0x6000024a0990_100, v0x6000024a0990_101, v0x6000024a0990_102, v0x6000024a0990_103;
v0x6000024a0990_104 .array/port v0x6000024a0990, 104;
v0x6000024a0990_105 .array/port v0x6000024a0990, 105;
v0x6000024a0990_106 .array/port v0x6000024a0990, 106;
v0x6000024a0990_107 .array/port v0x6000024a0990, 107;
E_0x60000039a3c0/27 .event anyedge, v0x6000024a0990_104, v0x6000024a0990_105, v0x6000024a0990_106, v0x6000024a0990_107;
v0x6000024a0990_108 .array/port v0x6000024a0990, 108;
v0x6000024a0990_109 .array/port v0x6000024a0990, 109;
v0x6000024a0990_110 .array/port v0x6000024a0990, 110;
v0x6000024a0990_111 .array/port v0x6000024a0990, 111;
E_0x60000039a3c0/28 .event anyedge, v0x6000024a0990_108, v0x6000024a0990_109, v0x6000024a0990_110, v0x6000024a0990_111;
v0x6000024a0990_112 .array/port v0x6000024a0990, 112;
v0x6000024a0990_113 .array/port v0x6000024a0990, 113;
v0x6000024a0990_114 .array/port v0x6000024a0990, 114;
v0x6000024a0990_115 .array/port v0x6000024a0990, 115;
E_0x60000039a3c0/29 .event anyedge, v0x6000024a0990_112, v0x6000024a0990_113, v0x6000024a0990_114, v0x6000024a0990_115;
v0x6000024a0990_116 .array/port v0x6000024a0990, 116;
v0x6000024a0990_117 .array/port v0x6000024a0990, 117;
v0x6000024a0990_118 .array/port v0x6000024a0990, 118;
v0x6000024a0990_119 .array/port v0x6000024a0990, 119;
E_0x60000039a3c0/30 .event anyedge, v0x6000024a0990_116, v0x6000024a0990_117, v0x6000024a0990_118, v0x6000024a0990_119;
v0x6000024a0990_120 .array/port v0x6000024a0990, 120;
v0x6000024a0990_121 .array/port v0x6000024a0990, 121;
v0x6000024a0990_122 .array/port v0x6000024a0990, 122;
v0x6000024a0990_123 .array/port v0x6000024a0990, 123;
E_0x60000039a3c0/31 .event anyedge, v0x6000024a0990_120, v0x6000024a0990_121, v0x6000024a0990_122, v0x6000024a0990_123;
v0x6000024a0990_124 .array/port v0x6000024a0990, 124;
v0x6000024a0990_125 .array/port v0x6000024a0990, 125;
v0x6000024a0990_126 .array/port v0x6000024a0990, 126;
v0x6000024a0990_127 .array/port v0x6000024a0990, 127;
E_0x60000039a3c0/32 .event anyedge, v0x6000024a0990_124, v0x6000024a0990_125, v0x6000024a0990_126, v0x6000024a0990_127;
E_0x60000039a3c0/33 .event anyedge, v0x6000024a06c0_0, v0x6000024a0870_0, v0x6000024a05a0_0, v0x6000024a0900_0;
E_0x60000039a3c0 .event/or E_0x60000039a3c0/0, E_0x60000039a3c0/1, E_0x60000039a3c0/2, E_0x60000039a3c0/3, E_0x60000039a3c0/4, E_0x60000039a3c0/5, E_0x60000039a3c0/6, E_0x60000039a3c0/7, E_0x60000039a3c0/8, E_0x60000039a3c0/9, E_0x60000039a3c0/10, E_0x60000039a3c0/11, E_0x60000039a3c0/12, E_0x60000039a3c0/13, E_0x60000039a3c0/14, E_0x60000039a3c0/15, E_0x60000039a3c0/16, E_0x60000039a3c0/17, E_0x60000039a3c0/18, E_0x60000039a3c0/19, E_0x60000039a3c0/20, E_0x60000039a3c0/21, E_0x60000039a3c0/22, E_0x60000039a3c0/23, E_0x60000039a3c0/24, E_0x60000039a3c0/25, E_0x60000039a3c0/26, E_0x60000039a3c0/27, E_0x60000039a3c0/28, E_0x60000039a3c0/29, E_0x60000039a3c0/30, E_0x60000039a3c0/31, E_0x60000039a3c0/32, E_0x60000039a3c0/33;
S_0x152e0d130 .scope begin, "sv2v_autoblock_1" "sv2v_autoblock_1" 4 281, 4 281 0, S_0x152e0cfc0;
 .timescale -9 -12;
v0x6000024a0360_0 .var/s "i", 31 0;
S_0x152e08b60 .scope begin, "sv2v_autoblock_2" "sv2v_autoblock_2" 4 284, 4 284 0, S_0x152e0d130;
 .timescale -9 -12;
v0x6000024a02d0_0 .var/s "s", 31 0;
S_0x152e08cd0 .scope autofunction.vec4.s4, "sv2v_cast_953D0" "sv2v_cast_953D0" 4 276, 4 276 0, S_0x152e0cfc0;
 .timescale -9 -12;
v0x6000024a03f0_0 .var "inp", 3 0;
; Variable sv2v_cast_953D0 is vec4 return value of scope S_0x152e08cd0
TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0 ;
    %load/vec4 v0x6000024a03f0_0;
    %ret/vec4 0, 0, 4;  Assign to sv2v_cast_953D0 (store_vec4_to_lval)
    %end;
S_0x152e38cd0 .scope module, "u_program_counter" "program_counter" 4 405, 4 84 0, S_0x152e07a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 4 "counter_in";
    .port_info 5 /OUTPUT 4 "counter_out";
P_0x60000039a400 .param/l "arch_defs_pkg_ADDR_WIDTH" 1 4 96, +C4<00000000000000000000000000000100>;
v0x6000024a0cf0_0 .net "clk", 0 0, v0x6000024a4f30_0;  alias, 1 drivers
v0x6000024a0d80_0 .net "counter_in", 3 0, L_0x6000027a9220;  1 drivers
v0x6000024a0e10_0 .var "counter_out", 3 0;
v0x6000024a0ea0_0 .net "enable", 0 0, L_0x6000027aa6c0;  alias, 1 drivers
v0x6000024a0f30_0 .net "load", 0 0, L_0x6000027a8c80;  alias, 1 drivers
v0x6000024a0fc0_0 .net "reset", 0 0, v0x6000024a5200_0;  alias, 1 drivers
S_0x152e38e40 .scope module, "u_ram" "ram" 4 505, 4 107 0, S_0x152e07a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 4 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x6000023a0180 .param/l "arch_defs_pkg_ADDR_WIDTH" 1 4 116, +C4<00000000000000000000000000000100>;
P_0x6000023a01c0 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 118, +C4<00000000000000000000000000001000>;
P_0x6000023a0200 .param/l "arch_defs_pkg_RAM_DEPTH" 1 4 121, +C4<00000000000000000000000000010000>;
v0x6000024a10e0_0 .net "address", 3 0, L_0x6000027aaa80;  1 drivers
v0x6000024a1170_0 .net "clk", 0 0, v0x6000024a4f30_0;  alias, 1 drivers
v0x6000024a1200_0 .net "data_in", 7 0, L_0x6000027a9180;  alias, 1 drivers
v0x6000024a1290_0 .net "data_out", 7 0, v0x6000024a1320_0;  alias, 1 drivers
v0x6000024a1320_0 .var "data_out_i", 7 0;
v0x6000024a13b0 .array "mem", 15 0, 7 0;
v0x6000024a1440_0 .net "we", 0 0, L_0x6000027a8320;  alias, 1 drivers
S_0x152e2e6d0 .scope task, "dump" "dump" 4 130, 4 130 0, S_0x152e38e40;
 .timescale -9 -12;
v0x6000024a1050_0 .var/i "j", 31 0;
TD_computer_tb.uut.u_ram.dump ;
    %vpi_call/w 4 133 "$display", "--- RAM Content Dump ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024a1050_0, 0, 32;
T_6.22 ;
    %load/vec4 v0x6000024a1050_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.23, 5;
    %vpi_call/w 4 135 "$display", "RAM[%0d] = %02h", v0x6000024a1050_0, &A<v0x6000024a13b0, v0x6000024a1050_0 > {0 0 0};
    %load/vec4 v0x6000024a1050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024a1050_0, 0, 32;
    %jmp T_6.22;
T_6.23 ;
    %vpi_call/w 4 136 "$display", "--- End RAM Dump ---" {0 0 0};
    %end;
S_0x152e2e840 .scope module, "u_register_A" "register_nbit" 4 421, 4 171 0, S_0x152e07a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "latched_data";
P_0x6000038a5d80 .param/l "N" 0 4 179, +C4<00000000000000000000000000001000>;
P_0x6000038a5dc0 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 178, +C4<00000000000000000000000000001000>;
v0x6000024a14d0_0 .net "clk", 0 0, v0x6000024a4f30_0;  alias, 1 drivers
v0x6000024a1560_0 .net "data_in", 7 0, L_0x6000027a9180;  alias, 1 drivers
v0x6000024a15f0_0 .var "latched_data", 7 0;
v0x6000024a1680_0 .net "load", 0 0, L_0x6000027a8d20;  alias, 1 drivers
v0x6000024a1710_0 .net "reset", 0 0, v0x6000024a5200_0;  alias, 1 drivers
S_0x152e3c080 .scope module, "u_register_B" "register_nbit" 4 428, 4 171 0, S_0x152e07a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "latched_data";
P_0x6000038a5f00 .param/l "N" 0 4 179, +C4<00000000000000000000000000001000>;
P_0x6000038a5f40 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 178, +C4<00000000000000000000000000001000>;
v0x6000024a17a0_0 .net "clk", 0 0, v0x6000024a4f30_0;  alias, 1 drivers
v0x6000024a1830_0 .net "data_in", 7 0, L_0x6000027a9180;  alias, 1 drivers
v0x6000024a18c0_0 .var "latched_data", 7 0;
v0x6000024a1950_0 .net "load", 0 0, L_0x6000027a85a0;  alias, 1 drivers
v0x6000024a19e0_0 .net "reset", 0 0, v0x6000024a5200_0;  alias, 1 drivers
S_0x152e3c1f0 .scope module, "u_register_OUT" "register_nbit" 4 413, 4 171 0, S_0x152e07a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "latched_data";
P_0x6000038a6080 .param/l "N" 0 4 179, +C4<00000000000000000000000000001000>;
P_0x6000038a60c0 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 178, +C4<00000000000000000000000000001000>;
v0x6000024a1a70_0 .net "clk", 0 0, v0x6000024a4f30_0;  alias, 1 drivers
v0x6000024a1b00_0 .net "data_in", 7 0, L_0x6000027a9180;  alias, 1 drivers
v0x6000024a1b90_0 .var "latched_data", 7 0;
v0x6000024a1c20_0 .net "load", 0 0, L_0x6000027a86e0;  alias, 1 drivers
v0x6000024a1cb0_0 .net "reset", 0 0, v0x6000024a5200_0;  alias, 1 drivers
S_0x152e3c360 .scope module, "u_register_flags" "register_nbit" 4 455, 4 171 0, S_0x152e07a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 3 "data_in";
    .port_info 4 /OUTPUT 3 "latched_data";
P_0x6000038a6200 .param/l "N" 0 4 179, +C4<00000000000000000000000000000011>;
P_0x6000038a6240 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 178, +C4<00000000000000000000000000001000>;
v0x6000024a1d40_0 .net "clk", 0 0, v0x6000024a4f30_0;  alias, 1 drivers
v0x6000024a1dd0_0 .net "data_in", 2 0, L_0x6000027a88c0;  1 drivers
v0x6000024a1e60_0 .var "latched_data", 2 0;
v0x6000024a1ef0_0 .net "load", 0 0, L_0x6000027aa800;  alias, 1 drivers
v0x6000024a1f80_0 .net "reset", 0 0, v0x6000024a5200_0;  alias, 1 drivers
S_0x152e3c4d0 .scope module, "u_register_instr" "register_instruction" 4 442, 4 141 0, S_0x152e07a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 4 "opcode";
    .port_info 5 /OUTPUT 4 "operand";
P_0x6000023a0480 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 152, +C4<00000000000000000000000000001000>;
P_0x6000023a04c0 .param/l "arch_defs_pkg_OPCODE_WIDTH" 1 4 154, +C4<00000000000000000000000000000100>;
P_0x6000023a0500 .param/l "arch_defs_pkg_OPERAND_WIDTH" 1 4 156, +C4<00000000000000000000000000000100>;
v0x6000024a21c0_0 .net "clk", 0 0, v0x6000024a4f30_0;  alias, 1 drivers
v0x6000024a2250_0 .net "data_in", 7 0, L_0x6000027a9180;  alias, 1 drivers
v0x6000024a22e0_0 .var "instruction", 7 0;
v0x6000024a2370_0 .net "load", 0 0, L_0x6000027a8a00;  alias, 1 drivers
v0x6000024a2400_0 .net "opcode", 3 0, L_0x6000027a94a0;  alias, 1 drivers
v0x6000024a2490_0 .net "operand", 3 0, L_0x6000027a8820;  alias, 1 drivers
v0x6000024a2520_0 .net "reset", 0 0, v0x6000024a5200_0;  alias, 1 drivers
L_0x6000027a94a0 .part v0x6000024a22e0_0, 4, 4;
L_0x6000027a8820 .part v0x6000024a22e0_0, 0, 4;
S_0x152e3c640 .scope autofunction.vec4.s8, "sv2v_cast_A6704" "sv2v_cast_A6704" 4 159, 4 159 0, S_0x152e3c4d0;
 .timescale -9 -12;
v0x6000024a20a0_0 .var "inp", 7 0;
; Variable sv2v_cast_A6704 is vec4 return value of scope S_0x152e3c640
TD_computer_tb.uut.u_register_instr.sv2v_cast_A6704 ;
    %load/vec4 v0x6000024a20a0_0;
    %ret/vec4 0, 0, 8;  Assign to sv2v_cast_A6704 (store_vec4_to_lval)
    %end;
S_0x152e39660 .scope module, "u_register_memory_address" "register_nbit" 4 435, 4 171 0, S_0x152e07a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 4 "data_in";
    .port_info 4 /OUTPUT 4 "latched_data";
P_0x6000038a6300 .param/l "N" 0 4 179, +C4<00000000000000000000000000000100>;
P_0x6000038a6340 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 178, +C4<00000000000000000000000000001000>;
v0x6000024a25b0_0 .net "clk", 0 0, v0x6000024a4f30_0;  alias, 1 drivers
v0x6000024a2640_0 .net "data_in", 3 0, L_0x6000027a9360;  1 drivers
v0x6000024a26d0_0 .var "latched_data", 3 0;
v0x6000024a2760_0 .net "load", 0 0, L_0x6000027a8500;  alias, 1 drivers
v0x6000024a27f0_0 .net "reset", 0 0, v0x6000024a5200_0;  alias, 1 drivers
S_0x152e369c0 .scope module, "top" "top" 5 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "led";
    .port_info 3 /OUTPUT 24 "io_led";
    .port_info 4 /OUTPUT 7 "io_segment";
    .port_info 5 /OUTPUT 4 "io_select";
o0x158057a20 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600003da1260 .functor NOT 1, o0x158057a20, C4<0>, C4<0>, C4<0>;
L_0x1580882e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600003da1650 .functor NOT 1, L_0x1580882e0, C4<0>, C4<0>, C4<0>;
L_0x600003da0af0 .functor OR 1, L_0x600003da1260, L_0x600003da1650, C4<0>, C4<0>;
L_0x600003da0b60 .functor BUFZ 8, L_0x600003da0c40, C4<00000000>, C4<00000000>, C4<00000000>;
v0x6000024bb9f0_0 .net *"_ivl_0", 0 0, L_0x600003da1260;  1 drivers
v0x6000024bba80_0 .net *"_ivl_2", 0 0, L_0x600003da1650;  1 drivers
L_0x158088688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024bbb10_0 .net/2u *"_ivl_26", 0 0, L_0x158088688;  1 drivers
v0x6000024bbba0_0 .net *"_ivl_9", 7 0, L_0x600003da0b60;  1 drivers
o0x158057720 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000024bbc30_0 .net "clk", 0 0, o0x158057720;  0 drivers
v0x6000024bbcc0_0 .net "clk_out", 0 0, L_0x600003da1810;  1 drivers
v0x6000024bbd50_0 .net "io_led", 23 0, L_0x6000027ac6e0;  1 drivers
v0x6000024bbde0_0 .net "io_segment", 6 0, v0x6000024bb180_0;  1 drivers
v0x6000024bbe70_0 .net "io_select", 3 0, v0x6000024bb3c0_0;  1 drivers
v0x6000024bbf00_0 .net "led", 7 0, L_0x6000027ac780;  1 drivers
v0x6000024bc000_0 .net "output_value", 7 0, L_0x600003da0c40;  1 drivers
v0x6000024bc090_0 .net "pll_locked", 0 0, L_0x1580882e0;  1 drivers
v0x6000024bc120_0 .net "rst_n", 0 0, o0x158057a20;  0 drivers
v0x6000024bc1b0_0 .net "sys_reset", 0 0, L_0x600003da0af0;  1 drivers
L_0x6000027ac6e0 .concat8 [ 8 8 8 0], L_0x6000027aab20, L_0x600003da0bd0, L_0x600003da0b60;
LS_0x6000027ac780_0_0 .concat8 [ 1 1 1 1], L_0x6000027ab8e0, L_0x6000027ab980, L_0x6000027ab840, L_0x158088688;
LS_0x6000027ac780_0_4 .concat8 [ 4 0 0 0], L_0x6000027aabc0;
L_0x6000027ac780 .concat8 [ 4 4 0 0], LS_0x6000027ac780_0_0, LS_0x6000027ac780_0_4;
S_0x152e397d0 .scope module, "u_computer" "computer" 5 37, 4 348 0, S_0x152e369c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "out_val";
    .port_info 3 /OUTPUT 1 "flag_zero_o";
    .port_info 4 /OUTPUT 1 "flag_carry_o";
    .port_info 5 /OUTPUT 1 "flag_negative_o";
    .port_info 6 /OUTPUT 8 "debug_out_B";
    .port_info 7 /OUTPUT 8 "debug_out_IR";
    .port_info 8 /OUTPUT 4 "debug_out_PC";
P_0x152e39940 .param/l "arch_defs_pkg_ADDR_WIDTH" 1 4 369, +C4<00000000000000000000000000000100>;
P_0x152e39980 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 362, +C4<00000000000000000000000000001000>;
P_0x152e399c0 .param/l "arch_defs_pkg_FLAG_COUNT" 1 4 450, +C4<00000000000000000000000000000011>;
P_0x152e39a00 .param/l "arch_defs_pkg_OPCODE_WIDTH" 1 4 373, +C4<00000000000000000000000000000100>;
P_0x152e39a40 .param/l "arch_defs_pkg_OPERAND_WIDTH" 1 4 375, +C4<00000000000000000000000000000100>;
L_0x600003da0bd0 .functor BUFZ 8, v0x6000024a7210_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003da0c40 .functor BUFZ 8, v0x6000024a74e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x6000024b8240_0 .var "C_in", 0 0;
v0x6000024b82d0_0 .var "N_in", 0 0;
v0x6000024b8360_0 .var "Z_in", 0 0;
v0x6000024b83f0_0 .net *"_ivl_10", 11 0, L_0x6000027aad00;  1 drivers
L_0x158088400 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024b8480_0 .net *"_ivl_13", 3 0, L_0x158088400;  1 drivers
L_0x158088448 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024b8510_0 .net/2u *"_ivl_14", 3 0, L_0x158088448;  1 drivers
v0x6000024b85a0_0 .net *"_ivl_16", 7 0, L_0x6000027aada0;  1 drivers
v0x6000024b8630_0 .net *"_ivl_18", 11 0, L_0x6000027aae40;  1 drivers
L_0x158088490 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024b86c0_0 .net *"_ivl_21", 3 0, L_0x158088490;  1 drivers
v0x6000024b8750_0 .net *"_ivl_22", 11 0, L_0x6000027aaee0;  1 drivers
L_0x1580884d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024b87e0_0 .net *"_ivl_25", 3 0, L_0x1580884d8;  1 drivers
v0x6000024b8870_0 .net *"_ivl_26", 11 0, L_0x6000027aaf80;  1 drivers
L_0x158088520 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024b8900_0 .net *"_ivl_29", 3 0, L_0x158088520;  1 drivers
L_0x158088568 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024b8990_0 .net/2u *"_ivl_30", 11 0, L_0x158088568;  1 drivers
v0x6000024b8a20_0 .net *"_ivl_32", 11 0, L_0x6000027ab020;  1 drivers
v0x6000024b8ab0_0 .net *"_ivl_34", 11 0, L_0x6000027ab0c0;  1 drivers
v0x6000024b8b40_0 .net *"_ivl_36", 11 0, L_0x6000027ab160;  1 drivers
v0x6000024b8bd0_0 .net *"_ivl_38", 11 0, L_0x6000027ab200;  1 drivers
v0x6000024b8c60_0 .net *"_ivl_40", 11 0, L_0x6000027ab2a0;  1 drivers
L_0x1580885b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024b8cf0_0 .net *"_ivl_49", 3 0, L_0x1580885b0;  1 drivers
L_0x1580885f8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024b8d80_0 .net *"_ivl_58", 3 0, L_0x1580885f8;  1 drivers
L_0x1580883b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024b8e10_0 .net/2u *"_ivl_6", 3 0, L_0x1580883b8;  1 drivers
v0x6000024b8ea0_0 .net *"_ivl_8", 11 0, L_0x6000027aac60;  1 drivers
v0x6000024b8f30_0 .var "_sv2v_0", 0 0;
v0x6000024b8fc0_0 .net "a_out", 7 0, v0x6000024a6f40_0;  1 drivers
v0x6000024b9050_0 .net "alu_op", 1 0, L_0x6000027ac1e0;  1 drivers
v0x6000024b90e0_0 .net "alu_out", 7 0, v0x6000024a59e0_0;  1 drivers
v0x6000024b9170_0 .net "b_out", 7 0, v0x6000024a7210_0;  1 drivers
v0x6000024b9200_0 .net "bus", 7 0, L_0x6000027ab340;  1 drivers
v0x6000024b9290_0 .net "clk", 0 0, L_0x600003da1810;  alias, 1 drivers
v0x6000024b9320_0 .var "control_word", 22 0;
v0x6000024b93b0_0 .net "counter_out", 7 0, L_0x6000027ab480;  1 drivers
v0x6000024b9440_0 .net "debug_out_B", 7 0, L_0x600003da0bd0;  1 drivers
v0x6000024b94d0_0 .net "debug_out_IR", 7 0, L_0x6000027aab20;  1 drivers
v0x6000024b9560_0 .net "debug_out_PC", 3 0, L_0x6000027aabc0;  1 drivers
v0x6000024b95f0_0 .net "flag_alu_carry", 0 0, L_0x600003da0cb0;  1 drivers
v0x6000024b9680_0 .net "flag_alu_negative", 0 0, L_0x6000027ac5a0;  1 drivers
v0x6000024b9710_0 .net "flag_alu_zero", 0 0, L_0x6000027ac500;  1 drivers
v0x6000024b97a0_0 .net "flag_carry_o", 0 0, L_0x6000027ab980;  1 drivers
v0x6000024b9830_0 .net "flag_negative_o", 0 0, L_0x6000027ab840;  1 drivers
v0x6000024b98c0_0 .net "flag_zero_o", 0 0, L_0x6000027ab8e0;  1 drivers
v0x6000024b9950_0 .net "flags_out", 2 0, v0x6000024a77b0_0;  1 drivers
v0x6000024b99e0_0 .net "halt", 0 0, L_0x6000027ac320;  1 drivers
v0x6000024b9a70_0 .net "load_a", 0 0, L_0x6000027abac0;  1 drivers
v0x6000024b9b00_0 .net "load_b", 0 0, L_0x6000027abb60;  1 drivers
v0x6000024b9b90_0 .var "load_data_is_negative", 0 0;
v0x6000024b9c20_0 .var "load_data_is_zero", 0 0;
v0x6000024b9cb0_0 .net "load_flags", 0 0, L_0x6000027ac3c0;  1 drivers
v0x6000024b9d40_0 .net "load_ir", 0 0, L_0x6000027abc00;  1 drivers
v0x6000024b9dd0_0 .net "load_mar", 0 0, L_0x6000027abd40;  1 drivers
v0x6000024b9e60_0 .net "load_o", 0 0, L_0x6000027aba20;  1 drivers
v0x6000024b9ef0_0 .net "load_pc", 0 0, L_0x6000027abca0;  1 drivers
v0x6000024b9f80_0 .net "load_ram", 0 0, L_0x6000027abde0;  1 drivers
v0x6000024ba010_0 .net "load_sets_zn", 0 0, L_0x6000027ac460;  1 drivers
v0x6000024ba0a0_0 .net "memory_address_out", 7 0, L_0x6000027ab5c0;  1 drivers
v0x6000024ba130_0 .net "o_out", 7 0, v0x6000024a74e0_0;  1 drivers
v0x6000024ba1c0_0 .net "oe_a", 0 0, L_0x6000027abe80;  1 drivers
v0x6000024ba250_0 .net "oe_alu", 0 0, L_0x6000027ac0a0;  1 drivers
v0x6000024ba2e0_0 .net "oe_ir", 0 0, L_0x6000027abf20;  1 drivers
v0x6000024ba370_0 .net "oe_pc", 0 0, L_0x6000027ac000;  1 drivers
v0x6000024ba400_0 .net "oe_ram", 0 0, L_0x6000027ac140;  1 drivers
v0x6000024ba490_0 .net "opcode", 3 0, L_0x6000027ab660;  1 drivers
v0x6000024ba520_0 .net "operand", 3 0, L_0x6000027ab700;  1 drivers
v0x6000024ba5b0_0 .net "out_val", 7 0, L_0x600003da0c40;  alias, 1 drivers
v0x6000024ba640_0 .net "pc_enable", 0 0, L_0x6000027ac280;  1 drivers
v0x6000024ba6d0_0 .net "ram_out", 7 0, v0x6000024a6c70_0;  1 drivers
v0x6000024ba760_0 .net "reset", 0 0, L_0x600003da0af0;  alias, 1 drivers
v0x6000024ba7f0_0 .net "sv2v_tmp_u_control_unit_control_word", 23 1, v0x6000024a6010_0;  1 drivers
E_0x60000039ad00/0 .event anyedge, v0x6000024b8f30_0, v0x6000024a5b90_0, v0x6000024a5a70_0, v0x6000024a5680_0;
E_0x60000039ad00/1 .event anyedge, v0x6000024ba010_0, v0x6000024b9c20_0, v0x6000024b9b90_0;
E_0x60000039ad00 .event/or E_0x60000039ad00/0, E_0x60000039ad00/1;
E_0x60000039ad80/0 .event anyedge, v0x6000024b8f30_0, v0x6000024ba010_0, v0x6000024a6490_0, v0x6000024a7de0_0;
E_0x60000039ad80/1 .event anyedge, v0x6000024a6b50_0;
E_0x60000039ad80 .event/or E_0x60000039ad80/0, E_0x60000039ad80/1;
E_0x60000039adc0 .event anyedge, v0x6000024a6010_0;
L_0x6000027aab20 .concat [ 4 4 0 0], L_0x6000027ab700, L_0x6000027ab660;
L_0x6000027aabc0 .part L_0x6000027ab480, 0, 4;
L_0x6000027aac60 .concat [ 8 4 0 0], L_0x6000027ab480, L_0x1580883b8;
L_0x6000027aad00 .concat [ 8 4 0 0], v0x6000024a6c70_0, L_0x158088400;
L_0x6000027aada0 .concat [ 4 4 0 0], L_0x6000027ab700, L_0x158088448;
L_0x6000027aae40 .concat [ 8 4 0 0], L_0x6000027aada0, L_0x158088490;
L_0x6000027aaee0 .concat [ 8 4 0 0], v0x6000024a59e0_0, L_0x1580884d8;
L_0x6000027aaf80 .concat [ 8 4 0 0], v0x6000024a6f40_0, L_0x158088520;
L_0x6000027ab020 .functor MUXZ 12, L_0x158088568, L_0x6000027aaf80, L_0x6000027abe80, C4<>;
L_0x6000027ab0c0 .functor MUXZ 12, L_0x6000027ab020, L_0x6000027aaee0, L_0x6000027ac0a0, C4<>;
L_0x6000027ab160 .functor MUXZ 12, L_0x6000027ab0c0, L_0x6000027aae40, L_0x6000027abf20, C4<>;
L_0x6000027ab200 .functor MUXZ 12, L_0x6000027ab160, L_0x6000027aad00, L_0x6000027ac140, C4<>;
L_0x6000027ab2a0 .functor MUXZ 12, L_0x6000027ab200, L_0x6000027aac60, L_0x6000027ac000, C4<>;
L_0x6000027ab340 .part L_0x6000027ab2a0, 0, 8;
L_0x6000027ab3e0 .part L_0x6000027ab340, 0, 4;
L_0x6000027ab480 .concat [ 4 4 0 0], v0x6000024a6760_0, L_0x1580885b0;
L_0x6000027ab520 .part L_0x6000027ab340, 0, 4;
L_0x6000027ab5c0 .concat [ 4 4 0 0], v0x6000024b8090_0, L_0x1580885f8;
L_0x6000027ab7a0 .concat [ 1 1 1 0], v0x6000024b8360_0, v0x6000024b8240_0, v0x6000024b82d0_0;
L_0x6000027ab8e0 .part v0x6000024a77b0_0, 0, 1;
L_0x6000027ab980 .part v0x6000024a77b0_0, 1, 1;
L_0x6000027ab840 .part v0x6000024a77b0_0, 2, 1;
L_0x6000027aba20 .part v0x6000024b9320_0, 0, 1;
L_0x6000027abac0 .part v0x6000024b9320_0, 4, 1;
L_0x6000027abb60 .part v0x6000024b9320_0, 2, 1;
L_0x6000027abc00 .part v0x6000024b9320_0, 17, 1;
L_0x6000027abca0 .part v0x6000024b9320_0, 19, 1;
L_0x6000027abd40 .part v0x6000024b9320_0, 15, 1;
L_0x6000027abde0 .part v0x6000024b9320_0, 14, 1;
L_0x6000027abe80 .part v0x6000024b9320_0, 3, 1;
L_0x6000027abf20 .part v0x6000024b9320_0, 16, 1;
L_0x6000027ac000 .part v0x6000024b9320_0, 18, 1;
L_0x6000027ac0a0 .part v0x6000024b9320_0, 10, 1;
L_0x6000027ac140 .part v0x6000024b9320_0, 13, 1;
L_0x6000027ac1e0 .part v0x6000024b9320_0, 11, 2;
L_0x6000027ac280 .part v0x6000024b9320_0, 20, 1;
L_0x6000027ac320 .part v0x6000024b9320_0, 22, 1;
L_0x6000027ac3c0 .part v0x6000024b9320_0, 9, 1;
L_0x6000027ac460 .part v0x6000024b9320_0, 8, 1;
L_0x6000027ac640 .part L_0x6000027ab5c0, 0, 4;
S_0x152e39a80 .scope autofunction.vec4.s4, "sv2v_cast_953D0" "sv2v_cast_953D0" 4 514, 4 514 0, S_0x152e397d0;
 .timescale -9 -12;
v0x6000024a5290_0 .var "inp", 3 0;
; Variable sv2v_cast_953D0 is vec4 return value of scope S_0x152e39a80
TD_top.u_computer.sv2v_cast_953D0 ;
    %load/vec4 v0x6000024a5290_0;
    %ret/vec4 0, 0, 4;  Assign to sv2v_cast_953D0 (store_vec4_to_lval)
    %end;
S_0x152e39bf0 .scope module, "u_alu" "alu" 4 494, 4 24 0, S_0x152e397d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "a_in";
    .port_info 3 /INPUT 8 "b_in";
    .port_info 4 /INPUT 2 "alu_op";
    .port_info 5 /OUTPUT 8 "latched_result";
    .port_info 6 /OUTPUT 1 "zero_flag";
    .port_info 7 /OUTPUT 1 "carry_flag";
    .port_info 8 /OUTPUT 1 "negative_flag";
P_0x60000039ae00 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 38, +C4<00000000000000000000000000001000>;
L_0x600003da0cb0 .functor BUFZ 1, v0x6000024a5830_0, C4<0>, C4<0>, C4<0>;
L_0x158088640 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6000024a53b0_0 .net/2u *"_ivl_2", 7 0, L_0x158088640;  1 drivers
v0x6000024a5440_0 .var "_sv2v_0", 0 0;
v0x6000024a54d0_0 .net "a_in", 7 0, v0x6000024a6f40_0;  alias, 1 drivers
v0x6000024a5560_0 .net "alu_op", 1 0, L_0x6000027ac1e0;  alias, 1 drivers
v0x6000024a55f0_0 .net "b_in", 7 0, v0x6000024a7210_0;  alias, 1 drivers
v0x6000024a5680_0 .net "carry_flag", 0 0, L_0x600003da0cb0;  alias, 1 drivers
v0x6000024a5710_0 .net "clk", 0 0, L_0x600003da1810;  alias, 1 drivers
v0x6000024a57a0_0 .var "comb_arith_result_i", 8 0;
v0x6000024a5830_0 .var "comb_carry_out_i", 0 0;
v0x6000024a58c0_0 .var "comb_result_final_i", 7 0;
v0x6000024a5950_0 .var "comp_logic_result_i", 7 0;
v0x6000024a59e0_0 .var "latched_result", 7 0;
v0x6000024a5a70_0 .net "negative_flag", 0 0, L_0x6000027ac5a0;  alias, 1 drivers
v0x6000024a5b00_0 .net "reset", 0 0, L_0x600003da0af0;  alias, 1 drivers
v0x6000024a5b90_0 .net "zero_flag", 0 0, L_0x6000027ac500;  alias, 1 drivers
E_0x60000039ae80 .event posedge, v0x6000024a5710_0;
E_0x60000039aec0/0 .event anyedge, v0x6000024a5440_0, v0x6000024a5560_0, v0x6000024a54d0_0, v0x6000024a55f0_0;
E_0x60000039aec0/1 .event anyedge, v0x6000024a57a0_0, v0x6000024a5950_0;
E_0x60000039aec0 .event/or E_0x60000039aec0/0, E_0x60000039aec0/1;
L_0x6000027ac500 .cmp/eq 8, v0x6000024a58c0_0, L_0x158088640;
L_0x6000027ac5a0 .part v0x6000024a58c0_0, 7, 1;
S_0x152e39d60 .scope module, "u_control_unit" "control_unit" 4 467, 4 191 0, S_0x152e397d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /INPUT 3 "flags";
    .port_info 4 /OUTPUT 23 "control_word";
P_0x60000039af00 .param/l "arch_defs_pkg_OPCODE_WIDTH" 1 4 201, +C4<00000000000000000000000000000100>;
v0x6000024a5e60_0 .var "_sv2v_0", 0 0;
v0x6000024a5ef0_0 .var "check_jump_condition", 0 0;
v0x6000024a5f80_0 .net "clk", 0 0, L_0x600003da1810;  alias, 1 drivers
v0x6000024a6010_0 .var "control_word", 22 0;
v0x6000024a60a0_0 .var "current_state", 2 0;
v0x6000024a6130_0 .var "current_step", 3 0;
v0x6000024a61c0_0 .net "flags", 2 0, v0x6000024a77b0_0;  alias, 1 drivers
v0x6000024a6250_0 .var "jump_condition_satisfied", 0 0;
v0x6000024a62e0 .array "microcode_rom", 127 0, 22 0;
v0x6000024a6370_0 .var "next_state", 2 0;
v0x6000024a6400_0 .var "next_step", 3 0;
v0x6000024a6490_0 .net "opcode", 3 0, L_0x6000027ab660;  alias, 1 drivers
v0x6000024a6520_0 .net "reset", 0 0, L_0x600003da0af0;  alias, 1 drivers
E_0x60000039af80/0 .event anyedge, v0x6000024a5e60_0, v0x6000024a60a0_0, v0x6000024a6130_0, v0x6000024a6490_0;
v0x6000024a62e0_0 .array/port v0x6000024a62e0, 0;
v0x6000024a62e0_1 .array/port v0x6000024a62e0, 1;
v0x6000024a62e0_2 .array/port v0x6000024a62e0, 2;
v0x6000024a62e0_3 .array/port v0x6000024a62e0, 3;
E_0x60000039af80/1 .event anyedge, v0x6000024a62e0_0, v0x6000024a62e0_1, v0x6000024a62e0_2, v0x6000024a62e0_3;
v0x6000024a62e0_4 .array/port v0x6000024a62e0, 4;
v0x6000024a62e0_5 .array/port v0x6000024a62e0, 5;
v0x6000024a62e0_6 .array/port v0x6000024a62e0, 6;
v0x6000024a62e0_7 .array/port v0x6000024a62e0, 7;
E_0x60000039af80/2 .event anyedge, v0x6000024a62e0_4, v0x6000024a62e0_5, v0x6000024a62e0_6, v0x6000024a62e0_7;
v0x6000024a62e0_8 .array/port v0x6000024a62e0, 8;
v0x6000024a62e0_9 .array/port v0x6000024a62e0, 9;
v0x6000024a62e0_10 .array/port v0x6000024a62e0, 10;
v0x6000024a62e0_11 .array/port v0x6000024a62e0, 11;
E_0x60000039af80/3 .event anyedge, v0x6000024a62e0_8, v0x6000024a62e0_9, v0x6000024a62e0_10, v0x6000024a62e0_11;
v0x6000024a62e0_12 .array/port v0x6000024a62e0, 12;
v0x6000024a62e0_13 .array/port v0x6000024a62e0, 13;
v0x6000024a62e0_14 .array/port v0x6000024a62e0, 14;
v0x6000024a62e0_15 .array/port v0x6000024a62e0, 15;
E_0x60000039af80/4 .event anyedge, v0x6000024a62e0_12, v0x6000024a62e0_13, v0x6000024a62e0_14, v0x6000024a62e0_15;
v0x6000024a62e0_16 .array/port v0x6000024a62e0, 16;
v0x6000024a62e0_17 .array/port v0x6000024a62e0, 17;
v0x6000024a62e0_18 .array/port v0x6000024a62e0, 18;
v0x6000024a62e0_19 .array/port v0x6000024a62e0, 19;
E_0x60000039af80/5 .event anyedge, v0x6000024a62e0_16, v0x6000024a62e0_17, v0x6000024a62e0_18, v0x6000024a62e0_19;
v0x6000024a62e0_20 .array/port v0x6000024a62e0, 20;
v0x6000024a62e0_21 .array/port v0x6000024a62e0, 21;
v0x6000024a62e0_22 .array/port v0x6000024a62e0, 22;
v0x6000024a62e0_23 .array/port v0x6000024a62e0, 23;
E_0x60000039af80/6 .event anyedge, v0x6000024a62e0_20, v0x6000024a62e0_21, v0x6000024a62e0_22, v0x6000024a62e0_23;
v0x6000024a62e0_24 .array/port v0x6000024a62e0, 24;
v0x6000024a62e0_25 .array/port v0x6000024a62e0, 25;
v0x6000024a62e0_26 .array/port v0x6000024a62e0, 26;
v0x6000024a62e0_27 .array/port v0x6000024a62e0, 27;
E_0x60000039af80/7 .event anyedge, v0x6000024a62e0_24, v0x6000024a62e0_25, v0x6000024a62e0_26, v0x6000024a62e0_27;
v0x6000024a62e0_28 .array/port v0x6000024a62e0, 28;
v0x6000024a62e0_29 .array/port v0x6000024a62e0, 29;
v0x6000024a62e0_30 .array/port v0x6000024a62e0, 30;
v0x6000024a62e0_31 .array/port v0x6000024a62e0, 31;
E_0x60000039af80/8 .event anyedge, v0x6000024a62e0_28, v0x6000024a62e0_29, v0x6000024a62e0_30, v0x6000024a62e0_31;
v0x6000024a62e0_32 .array/port v0x6000024a62e0, 32;
v0x6000024a62e0_33 .array/port v0x6000024a62e0, 33;
v0x6000024a62e0_34 .array/port v0x6000024a62e0, 34;
v0x6000024a62e0_35 .array/port v0x6000024a62e0, 35;
E_0x60000039af80/9 .event anyedge, v0x6000024a62e0_32, v0x6000024a62e0_33, v0x6000024a62e0_34, v0x6000024a62e0_35;
v0x6000024a62e0_36 .array/port v0x6000024a62e0, 36;
v0x6000024a62e0_37 .array/port v0x6000024a62e0, 37;
v0x6000024a62e0_38 .array/port v0x6000024a62e0, 38;
v0x6000024a62e0_39 .array/port v0x6000024a62e0, 39;
E_0x60000039af80/10 .event anyedge, v0x6000024a62e0_36, v0x6000024a62e0_37, v0x6000024a62e0_38, v0x6000024a62e0_39;
v0x6000024a62e0_40 .array/port v0x6000024a62e0, 40;
v0x6000024a62e0_41 .array/port v0x6000024a62e0, 41;
v0x6000024a62e0_42 .array/port v0x6000024a62e0, 42;
v0x6000024a62e0_43 .array/port v0x6000024a62e0, 43;
E_0x60000039af80/11 .event anyedge, v0x6000024a62e0_40, v0x6000024a62e0_41, v0x6000024a62e0_42, v0x6000024a62e0_43;
v0x6000024a62e0_44 .array/port v0x6000024a62e0, 44;
v0x6000024a62e0_45 .array/port v0x6000024a62e0, 45;
v0x6000024a62e0_46 .array/port v0x6000024a62e0, 46;
v0x6000024a62e0_47 .array/port v0x6000024a62e0, 47;
E_0x60000039af80/12 .event anyedge, v0x6000024a62e0_44, v0x6000024a62e0_45, v0x6000024a62e0_46, v0x6000024a62e0_47;
v0x6000024a62e0_48 .array/port v0x6000024a62e0, 48;
v0x6000024a62e0_49 .array/port v0x6000024a62e0, 49;
v0x6000024a62e0_50 .array/port v0x6000024a62e0, 50;
v0x6000024a62e0_51 .array/port v0x6000024a62e0, 51;
E_0x60000039af80/13 .event anyedge, v0x6000024a62e0_48, v0x6000024a62e0_49, v0x6000024a62e0_50, v0x6000024a62e0_51;
v0x6000024a62e0_52 .array/port v0x6000024a62e0, 52;
v0x6000024a62e0_53 .array/port v0x6000024a62e0, 53;
v0x6000024a62e0_54 .array/port v0x6000024a62e0, 54;
v0x6000024a62e0_55 .array/port v0x6000024a62e0, 55;
E_0x60000039af80/14 .event anyedge, v0x6000024a62e0_52, v0x6000024a62e0_53, v0x6000024a62e0_54, v0x6000024a62e0_55;
v0x6000024a62e0_56 .array/port v0x6000024a62e0, 56;
v0x6000024a62e0_57 .array/port v0x6000024a62e0, 57;
v0x6000024a62e0_58 .array/port v0x6000024a62e0, 58;
v0x6000024a62e0_59 .array/port v0x6000024a62e0, 59;
E_0x60000039af80/15 .event anyedge, v0x6000024a62e0_56, v0x6000024a62e0_57, v0x6000024a62e0_58, v0x6000024a62e0_59;
v0x6000024a62e0_60 .array/port v0x6000024a62e0, 60;
v0x6000024a62e0_61 .array/port v0x6000024a62e0, 61;
v0x6000024a62e0_62 .array/port v0x6000024a62e0, 62;
v0x6000024a62e0_63 .array/port v0x6000024a62e0, 63;
E_0x60000039af80/16 .event anyedge, v0x6000024a62e0_60, v0x6000024a62e0_61, v0x6000024a62e0_62, v0x6000024a62e0_63;
v0x6000024a62e0_64 .array/port v0x6000024a62e0, 64;
v0x6000024a62e0_65 .array/port v0x6000024a62e0, 65;
v0x6000024a62e0_66 .array/port v0x6000024a62e0, 66;
v0x6000024a62e0_67 .array/port v0x6000024a62e0, 67;
E_0x60000039af80/17 .event anyedge, v0x6000024a62e0_64, v0x6000024a62e0_65, v0x6000024a62e0_66, v0x6000024a62e0_67;
v0x6000024a62e0_68 .array/port v0x6000024a62e0, 68;
v0x6000024a62e0_69 .array/port v0x6000024a62e0, 69;
v0x6000024a62e0_70 .array/port v0x6000024a62e0, 70;
v0x6000024a62e0_71 .array/port v0x6000024a62e0, 71;
E_0x60000039af80/18 .event anyedge, v0x6000024a62e0_68, v0x6000024a62e0_69, v0x6000024a62e0_70, v0x6000024a62e0_71;
v0x6000024a62e0_72 .array/port v0x6000024a62e0, 72;
v0x6000024a62e0_73 .array/port v0x6000024a62e0, 73;
v0x6000024a62e0_74 .array/port v0x6000024a62e0, 74;
v0x6000024a62e0_75 .array/port v0x6000024a62e0, 75;
E_0x60000039af80/19 .event anyedge, v0x6000024a62e0_72, v0x6000024a62e0_73, v0x6000024a62e0_74, v0x6000024a62e0_75;
v0x6000024a62e0_76 .array/port v0x6000024a62e0, 76;
v0x6000024a62e0_77 .array/port v0x6000024a62e0, 77;
v0x6000024a62e0_78 .array/port v0x6000024a62e0, 78;
v0x6000024a62e0_79 .array/port v0x6000024a62e0, 79;
E_0x60000039af80/20 .event anyedge, v0x6000024a62e0_76, v0x6000024a62e0_77, v0x6000024a62e0_78, v0x6000024a62e0_79;
v0x6000024a62e0_80 .array/port v0x6000024a62e0, 80;
v0x6000024a62e0_81 .array/port v0x6000024a62e0, 81;
v0x6000024a62e0_82 .array/port v0x6000024a62e0, 82;
v0x6000024a62e0_83 .array/port v0x6000024a62e0, 83;
E_0x60000039af80/21 .event anyedge, v0x6000024a62e0_80, v0x6000024a62e0_81, v0x6000024a62e0_82, v0x6000024a62e0_83;
v0x6000024a62e0_84 .array/port v0x6000024a62e0, 84;
v0x6000024a62e0_85 .array/port v0x6000024a62e0, 85;
v0x6000024a62e0_86 .array/port v0x6000024a62e0, 86;
v0x6000024a62e0_87 .array/port v0x6000024a62e0, 87;
E_0x60000039af80/22 .event anyedge, v0x6000024a62e0_84, v0x6000024a62e0_85, v0x6000024a62e0_86, v0x6000024a62e0_87;
v0x6000024a62e0_88 .array/port v0x6000024a62e0, 88;
v0x6000024a62e0_89 .array/port v0x6000024a62e0, 89;
v0x6000024a62e0_90 .array/port v0x6000024a62e0, 90;
v0x6000024a62e0_91 .array/port v0x6000024a62e0, 91;
E_0x60000039af80/23 .event anyedge, v0x6000024a62e0_88, v0x6000024a62e0_89, v0x6000024a62e0_90, v0x6000024a62e0_91;
v0x6000024a62e0_92 .array/port v0x6000024a62e0, 92;
v0x6000024a62e0_93 .array/port v0x6000024a62e0, 93;
v0x6000024a62e0_94 .array/port v0x6000024a62e0, 94;
v0x6000024a62e0_95 .array/port v0x6000024a62e0, 95;
E_0x60000039af80/24 .event anyedge, v0x6000024a62e0_92, v0x6000024a62e0_93, v0x6000024a62e0_94, v0x6000024a62e0_95;
v0x6000024a62e0_96 .array/port v0x6000024a62e0, 96;
v0x6000024a62e0_97 .array/port v0x6000024a62e0, 97;
v0x6000024a62e0_98 .array/port v0x6000024a62e0, 98;
v0x6000024a62e0_99 .array/port v0x6000024a62e0, 99;
E_0x60000039af80/25 .event anyedge, v0x6000024a62e0_96, v0x6000024a62e0_97, v0x6000024a62e0_98, v0x6000024a62e0_99;
v0x6000024a62e0_100 .array/port v0x6000024a62e0, 100;
v0x6000024a62e0_101 .array/port v0x6000024a62e0, 101;
v0x6000024a62e0_102 .array/port v0x6000024a62e0, 102;
v0x6000024a62e0_103 .array/port v0x6000024a62e0, 103;
E_0x60000039af80/26 .event anyedge, v0x6000024a62e0_100, v0x6000024a62e0_101, v0x6000024a62e0_102, v0x6000024a62e0_103;
v0x6000024a62e0_104 .array/port v0x6000024a62e0, 104;
v0x6000024a62e0_105 .array/port v0x6000024a62e0, 105;
v0x6000024a62e0_106 .array/port v0x6000024a62e0, 106;
v0x6000024a62e0_107 .array/port v0x6000024a62e0, 107;
E_0x60000039af80/27 .event anyedge, v0x6000024a62e0_104, v0x6000024a62e0_105, v0x6000024a62e0_106, v0x6000024a62e0_107;
v0x6000024a62e0_108 .array/port v0x6000024a62e0, 108;
v0x6000024a62e0_109 .array/port v0x6000024a62e0, 109;
v0x6000024a62e0_110 .array/port v0x6000024a62e0, 110;
v0x6000024a62e0_111 .array/port v0x6000024a62e0, 111;
E_0x60000039af80/28 .event anyedge, v0x6000024a62e0_108, v0x6000024a62e0_109, v0x6000024a62e0_110, v0x6000024a62e0_111;
v0x6000024a62e0_112 .array/port v0x6000024a62e0, 112;
v0x6000024a62e0_113 .array/port v0x6000024a62e0, 113;
v0x6000024a62e0_114 .array/port v0x6000024a62e0, 114;
v0x6000024a62e0_115 .array/port v0x6000024a62e0, 115;
E_0x60000039af80/29 .event anyedge, v0x6000024a62e0_112, v0x6000024a62e0_113, v0x6000024a62e0_114, v0x6000024a62e0_115;
v0x6000024a62e0_116 .array/port v0x6000024a62e0, 116;
v0x6000024a62e0_117 .array/port v0x6000024a62e0, 117;
v0x6000024a62e0_118 .array/port v0x6000024a62e0, 118;
v0x6000024a62e0_119 .array/port v0x6000024a62e0, 119;
E_0x60000039af80/30 .event anyedge, v0x6000024a62e0_116, v0x6000024a62e0_117, v0x6000024a62e0_118, v0x6000024a62e0_119;
v0x6000024a62e0_120 .array/port v0x6000024a62e0, 120;
v0x6000024a62e0_121 .array/port v0x6000024a62e0, 121;
v0x6000024a62e0_122 .array/port v0x6000024a62e0, 122;
v0x6000024a62e0_123 .array/port v0x6000024a62e0, 123;
E_0x60000039af80/31 .event anyedge, v0x6000024a62e0_120, v0x6000024a62e0_121, v0x6000024a62e0_122, v0x6000024a62e0_123;
v0x6000024a62e0_124 .array/port v0x6000024a62e0, 124;
v0x6000024a62e0_125 .array/port v0x6000024a62e0, 125;
v0x6000024a62e0_126 .array/port v0x6000024a62e0, 126;
v0x6000024a62e0_127 .array/port v0x6000024a62e0, 127;
E_0x60000039af80/32 .event anyedge, v0x6000024a62e0_124, v0x6000024a62e0_125, v0x6000024a62e0_126, v0x6000024a62e0_127;
E_0x60000039af80/33 .event anyedge, v0x6000024a6010_0, v0x6000024a61c0_0, v0x6000024a5ef0_0, v0x6000024a6250_0;
E_0x60000039af80 .event/or E_0x60000039af80/0, E_0x60000039af80/1, E_0x60000039af80/2, E_0x60000039af80/3, E_0x60000039af80/4, E_0x60000039af80/5, E_0x60000039af80/6, E_0x60000039af80/7, E_0x60000039af80/8, E_0x60000039af80/9, E_0x60000039af80/10, E_0x60000039af80/11, E_0x60000039af80/12, E_0x60000039af80/13, E_0x60000039af80/14, E_0x60000039af80/15, E_0x60000039af80/16, E_0x60000039af80/17, E_0x60000039af80/18, E_0x60000039af80/19, E_0x60000039af80/20, E_0x60000039af80/21, E_0x60000039af80/22, E_0x60000039af80/23, E_0x60000039af80/24, E_0x60000039af80/25, E_0x60000039af80/26, E_0x60000039af80/27, E_0x60000039af80/28, E_0x60000039af80/29, E_0x60000039af80/30, E_0x60000039af80/31, E_0x60000039af80/32, E_0x60000039af80/33;
S_0x152e39ed0 .scope begin, "sv2v_autoblock_1" "sv2v_autoblock_1" 4 281, 4 281 0, S_0x152e39d60;
 .timescale -9 -12;
v0x6000024a5cb0_0 .var/s "i", 31 0;
S_0x152e3a040 .scope begin, "sv2v_autoblock_2" "sv2v_autoblock_2" 4 284, 4 284 0, S_0x152e39ed0;
 .timescale -9 -12;
v0x6000024a5c20_0 .var/s "s", 31 0;
S_0x152e3a1b0 .scope autofunction.vec4.s4, "sv2v_cast_953D0" "sv2v_cast_953D0" 4 276, 4 276 0, S_0x152e39d60;
 .timescale -9 -12;
v0x6000024a5d40_0 .var "inp", 3 0;
; Variable sv2v_cast_953D0 is vec4 return value of scope S_0x152e3a1b0
TD_top.u_computer.u_control_unit.sv2v_cast_953D0 ;
    %load/vec4 v0x6000024a5d40_0;
    %ret/vec4 0, 0, 4;  Assign to sv2v_cast_953D0 (store_vec4_to_lval)
    %end;
S_0x152e3a320 .scope module, "u_program_counter" "program_counter" 4 405, 4 84 0, S_0x152e397d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 4 "counter_in";
    .port_info 5 /OUTPUT 4 "counter_out";
P_0x60000039afc0 .param/l "arch_defs_pkg_ADDR_WIDTH" 1 4 96, +C4<00000000000000000000000000000100>;
v0x6000024a6640_0 .net "clk", 0 0, L_0x600003da1810;  alias, 1 drivers
v0x6000024a66d0_0 .net "counter_in", 3 0, L_0x6000027ab3e0;  1 drivers
v0x6000024a6760_0 .var "counter_out", 3 0;
v0x6000024a67f0_0 .net "enable", 0 0, L_0x6000027ac280;  alias, 1 drivers
v0x6000024a6880_0 .net "load", 0 0, L_0x6000027abca0;  alias, 1 drivers
v0x6000024a6910_0 .net "reset", 0 0, L_0x600003da0af0;  alias, 1 drivers
S_0x152e3a490 .scope module, "u_ram" "ram" 4 505, 4 107 0, S_0x152e397d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 4 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x6000023a0540 .param/l "arch_defs_pkg_ADDR_WIDTH" 1 4 116, +C4<00000000000000000000000000000100>;
P_0x6000023a0580 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 118, +C4<00000000000000000000000000001000>;
P_0x6000023a05c0 .param/l "arch_defs_pkg_RAM_DEPTH" 1 4 121, +C4<00000000000000000000000000010000>;
v0x6000024a6a30_0 .net "address", 3 0, L_0x6000027ac640;  1 drivers
v0x6000024a6ac0_0 .net "clk", 0 0, L_0x600003da1810;  alias, 1 drivers
v0x6000024a6b50_0 .net "data_in", 7 0, L_0x6000027ab340;  alias, 1 drivers
v0x6000024a6be0_0 .net "data_out", 7 0, v0x6000024a6c70_0;  alias, 1 drivers
v0x6000024a6c70_0 .var "data_out_i", 7 0;
v0x6000024a6d00 .array "mem", 15 0, 7 0;
v0x6000024a6d90_0 .net "we", 0 0, L_0x6000027abde0;  alias, 1 drivers
S_0x152e3a600 .scope task, "dump" "dump" 4 130, 4 130 0, S_0x152e3a490;
 .timescale -9 -12;
v0x6000024a69a0_0 .var/i "j", 31 0;
TD_top.u_computer.u_ram.dump ;
    %vpi_call/w 4 133 "$display", "--- RAM Content Dump ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024a69a0_0, 0, 32;
T_10.24 ;
    %load/vec4 v0x6000024a69a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_10.25, 5;
    %vpi_call/w 4 135 "$display", "RAM[%0d] = %02h", v0x6000024a69a0_0, &A<v0x6000024a6d00, v0x6000024a69a0_0 > {0 0 0};
    %load/vec4 v0x6000024a69a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024a69a0_0, 0, 32;
    %jmp T_10.24;
T_10.25 ;
    %vpi_call/w 4 136 "$display", "--- End RAM Dump ---" {0 0 0};
    %end;
S_0x152e3a770 .scope module, "u_register_A" "register_nbit" 4 421, 4 171 0, S_0x152e397d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "latched_data";
P_0x6000038a6580 .param/l "N" 0 4 179, +C4<00000000000000000000000000001000>;
P_0x6000038a65c0 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 178, +C4<00000000000000000000000000001000>;
v0x6000024a6e20_0 .net "clk", 0 0, L_0x600003da1810;  alias, 1 drivers
v0x6000024a6eb0_0 .net "data_in", 7 0, L_0x6000027ab340;  alias, 1 drivers
v0x6000024a6f40_0 .var "latched_data", 7 0;
v0x6000024a6fd0_0 .net "load", 0 0, L_0x6000027abac0;  alias, 1 drivers
v0x6000024a7060_0 .net "reset", 0 0, L_0x600003da0af0;  alias, 1 drivers
S_0x152e3a8e0 .scope module, "u_register_B" "register_nbit" 4 428, 4 171 0, S_0x152e397d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "latched_data";
P_0x6000038a6700 .param/l "N" 0 4 179, +C4<00000000000000000000000000001000>;
P_0x6000038a6740 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 178, +C4<00000000000000000000000000001000>;
v0x6000024a70f0_0 .net "clk", 0 0, L_0x600003da1810;  alias, 1 drivers
v0x6000024a7180_0 .net "data_in", 7 0, L_0x6000027ab340;  alias, 1 drivers
v0x6000024a7210_0 .var "latched_data", 7 0;
v0x6000024a72a0_0 .net "load", 0 0, L_0x6000027abb60;  alias, 1 drivers
v0x6000024a7330_0 .net "reset", 0 0, L_0x600003da0af0;  alias, 1 drivers
S_0x152e3aa50 .scope module, "u_register_OUT" "register_nbit" 4 413, 4 171 0, S_0x152e397d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "latched_data";
P_0x6000038a6880 .param/l "N" 0 4 179, +C4<00000000000000000000000000001000>;
P_0x6000038a68c0 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 178, +C4<00000000000000000000000000001000>;
v0x6000024a73c0_0 .net "clk", 0 0, L_0x600003da1810;  alias, 1 drivers
v0x6000024a7450_0 .net "data_in", 7 0, L_0x6000027ab340;  alias, 1 drivers
v0x6000024a74e0_0 .var "latched_data", 7 0;
v0x6000024a7570_0 .net "load", 0 0, L_0x6000027aba20;  alias, 1 drivers
v0x6000024a7600_0 .net "reset", 0 0, L_0x600003da0af0;  alias, 1 drivers
S_0x152e3abc0 .scope module, "u_register_flags" "register_nbit" 4 455, 4 171 0, S_0x152e397d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 3 "data_in";
    .port_info 4 /OUTPUT 3 "latched_data";
P_0x6000038a6a00 .param/l "N" 0 4 179, +C4<00000000000000000000000000000011>;
P_0x6000038a6a40 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 178, +C4<00000000000000000000000000001000>;
v0x6000024a7690_0 .net "clk", 0 0, L_0x600003da1810;  alias, 1 drivers
v0x6000024a7720_0 .net "data_in", 2 0, L_0x6000027ab7a0;  1 drivers
v0x6000024a77b0_0 .var "latched_data", 2 0;
v0x6000024a7840_0 .net "load", 0 0, L_0x6000027ac3c0;  alias, 1 drivers
v0x6000024a78d0_0 .net "reset", 0 0, L_0x600003da0af0;  alias, 1 drivers
S_0x152e3ad30 .scope module, "u_register_instr" "register_instruction" 4 442, 4 141 0, S_0x152e397d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 4 "opcode";
    .port_info 5 /OUTPUT 4 "operand";
P_0x6000023a0600 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 152, +C4<00000000000000000000000000001000>;
P_0x6000023a0640 .param/l "arch_defs_pkg_OPCODE_WIDTH" 1 4 154, +C4<00000000000000000000000000000100>;
P_0x6000023a0680 .param/l "arch_defs_pkg_OPERAND_WIDTH" 1 4 156, +C4<00000000000000000000000000000100>;
v0x6000024a7b10_0 .net "clk", 0 0, L_0x600003da1810;  alias, 1 drivers
v0x6000024a7ba0_0 .net "data_in", 7 0, L_0x6000027ab340;  alias, 1 drivers
v0x6000024a7c30_0 .var "instruction", 7 0;
v0x6000024a7cc0_0 .net "load", 0 0, L_0x6000027abc00;  alias, 1 drivers
v0x6000024a7d50_0 .net "opcode", 3 0, L_0x6000027ab660;  alias, 1 drivers
v0x6000024a7de0_0 .net "operand", 3 0, L_0x6000027ab700;  alias, 1 drivers
v0x6000024a7e70_0 .net "reset", 0 0, L_0x600003da0af0;  alias, 1 drivers
L_0x6000027ab660 .part v0x6000024a7c30_0, 4, 4;
L_0x6000027ab700 .part v0x6000024a7c30_0, 0, 4;
S_0x152e3aea0 .scope autofunction.vec4.s8, "sv2v_cast_A6704" "sv2v_cast_A6704" 4 159, 4 159 0, S_0x152e3ad30;
 .timescale -9 -12;
v0x6000024a79f0_0 .var "inp", 7 0;
; Variable sv2v_cast_A6704 is vec4 return value of scope S_0x152e3aea0
TD_top.u_computer.u_register_instr.sv2v_cast_A6704 ;
    %load/vec4 v0x6000024a79f0_0;
    %ret/vec4 0, 0, 8;  Assign to sv2v_cast_A6704 (store_vec4_to_lval)
    %end;
S_0x152e3b010 .scope module, "u_register_memory_address" "register_nbit" 4 435, 4 171 0, S_0x152e397d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 4 "data_in";
    .port_info 4 /OUTPUT 4 "latched_data";
P_0x6000038a6b00 .param/l "N" 0 4 179, +C4<00000000000000000000000000000100>;
P_0x6000038a6b40 .param/l "arch_defs_pkg_DATA_WIDTH" 1 4 178, +C4<00000000000000000000000000001000>;
v0x6000024a7f00_0 .net "clk", 0 0, L_0x600003da1810;  alias, 1 drivers
v0x6000024b8000_0 .net "data_in", 3 0, L_0x6000027ab520;  1 drivers
v0x6000024b8090_0 .var "latched_data", 3 0;
v0x6000024b8120_0 .net "load", 0 0, L_0x6000027abd40;  alias, 1 drivers
v0x6000024b81b0_0 .net "reset", 0 0, L_0x600003da0af0;  alias, 1 drivers
S_0x152e39110 .scope module, "u_display" "seg7_display" 5 52, 6 1 0, S_0x152e369c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "number";
    .port_info 3 /OUTPUT 7 "seg7";
    .port_info 4 /OUTPUT 4 "select";
v0x6000024bae20_0 .net "clk", 0 0, L_0x600003da1810;  alias, 1 drivers
v0x6000024baeb0_0 .var "hundreds", 3 0;
v0x6000024baf40_0 .var "mux_counter", 1 0;
v0x6000024bafd0_0 .net "number", 7 0, L_0x600003da0c40;  alias, 1 drivers
v0x6000024bb060_0 .var "ones", 3 0;
v0x6000024bb0f0_0 .net "reset", 0 0, L_0x600003da0af0;  alias, 1 drivers
v0x6000024bb180_0 .var "seg7", 6 0;
v0x6000024bb210_0 .net "seg_hundreds", 6 0, v0x6000024bab50_0;  1 drivers
v0x6000024bb2a0_0 .net "seg_ones", 6 0, v0x6000024bac70_0;  1 drivers
v0x6000024bb330_0 .net "seg_tens", 6 0, v0x6000024bad90_0;  1 drivers
v0x6000024bb3c0_0 .var "select", 3 0;
v0x6000024bb450_0 .net "slow_clk", 0 0, v0x6000024ba910_0;  1 drivers
v0x6000024bb4e0_0 .var "tens", 3 0;
E_0x60000039b740 .event anyedge, v0x6000024baf40_0, v0x6000024bac70_0, v0x6000024bad90_0, v0x6000024bab50_0;
E_0x60000039b780 .event posedge, v0x6000024a5b00_0, v0x6000024ba910_0;
E_0x60000039b7c0 .event anyedge, v0x6000024ba5b0_0, v0x6000024baac0_0, v0x6000024bad00_0;
S_0x152e39280 .scope module, "clk_div" "clock_divider" 6 31, 4 1 0, S_0x152e39110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /OUTPUT 1 "clk_out";
P_0x60000039b800 .param/l "DIV_FACTOR" 0 4 6, +C4<00000000000000001100001101010000>;
v0x6000024ba880_0 .net "clk_in", 0 0, L_0x600003da1810;  alias, 1 drivers
v0x6000024ba910_0 .var "clk_out", 0 0;
v0x6000024ba9a0_0 .var "counter", 32 0;
v0x6000024baa30_0 .net "reset", 0 0, L_0x600003da0af0;  alias, 1 drivers
S_0x152e3b510 .scope module, "u_hundreds" "digit_to_7seg" 6 23, 7 1 0, S_0x152e39110;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg7";
v0x6000024baac0_0 .net "digit", 3 0, v0x6000024baeb0_0;  1 drivers
v0x6000024bab50_0 .var "seg7", 6 0;
E_0x60000039b880 .event anyedge, v0x6000024baac0_0;
S_0x152e3b680 .scope module, "u_ones" "digit_to_7seg" 6 13, 7 1 0, S_0x152e39110;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg7";
v0x6000024babe0_0 .net "digit", 3 0, v0x6000024bb060_0;  1 drivers
v0x6000024bac70_0 .var "seg7", 6 0;
E_0x60000039b8c0 .event anyedge, v0x6000024babe0_0;
S_0x152e2f060 .scope module, "u_tens" "digit_to_7seg" 6 18, 7 1 0, S_0x152e39110;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg7";
v0x6000024bad00_0 .net "digit", 3 0, v0x6000024bb4e0_0;  1 drivers
v0x6000024bad90_0 .var "seg7", 6 0;
E_0x60000039b900 .event anyedge, v0x6000024bad00_0;
S_0x152e2f1d0 .scope module, "u_pll" "pll" 5 14, 8 13 0, S_0x152e369c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_in";
    .port_info 1 /OUTPUT 1 "clock_out";
    .port_info 2 /OUTPUT 1 "locked";
v0x6000024bb840_0 .net "clock_in", 0 0, o0x158057720;  alias, 0 drivers
v0x6000024bb8d0_0 .net "clock_out", 0 0, L_0x600003da1810;  alias, 1 drivers
v0x6000024bb960_0 .net "locked", 0 0, L_0x1580882e0;  alias, 1 drivers
S_0x152e2f340 .scope module, "uut" "SB_PLL40_CORE" 8 25, 8 36 0, S_0x152e2f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RESETB";
    .port_info 1 /INPUT 1 "BYPASS";
    .port_info 2 /INPUT 1 "REFERENCECLK";
    .port_info 3 /OUTPUT 1 "PLLOUTCORE";
    .port_info 4 /OUTPUT 1 "LOCK";
P_0x152e393f0 .param/l "DIVF" 0 8 38, C4<0011111>;
P_0x152e39430 .param/l "DIVQ" 0 8 39, C4<101>;
P_0x152e39470 .param/l "DIVR" 0 8 37, C4<0100>;
P_0x152e394b0 .param/str "FEEDBACK_PATH" 0 8 41, "SIMPLE";
P_0x152e394f0 .param/l "FILTER_RANGE" 0 8 40, C4<010>;
L_0x600003da1810 .functor BUFZ 1, o0x158057720, C4<0>, C4<0>, C4<0>;
L_0x158088370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024bb570_0 .net "BYPASS", 0 0, L_0x158088370;  1 drivers
v0x6000024bb600_0 .net "LOCK", 0 0, L_0x1580882e0;  alias, 1 drivers
v0x6000024bb690_0 .net "PLLOUTCORE", 0 0, L_0x600003da1810;  alias, 1 drivers
v0x6000024bb720_0 .net "REFERENCECLK", 0 0, o0x158057720;  alias, 0 drivers
L_0x158088328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000024bb7b0_0 .net "RESETB", 0 0, L_0x158088328;  1 drivers
    .scope S_0x152e37460;
T_12 ;
    %wait E_0x600000399f00;
    %load/vec4 v0x6000024af060_0;
    %assign/vec4 v0x6000024af0f0_0, 0;
    %load/vec4 v0x6000024af0f0_0;
    %assign/vec4 v0x6000024af180_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x152e37460;
T_13 ;
    %wait E_0x600000399f00;
    %load/vec4 v0x6000024af180_0;
    %load/vec4 v0x6000024aefd0_0;
    %cmp/ne;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x6000024aef40_0;
    %pad/u 32;
    %cmpi/u 50000, 0, 32;
    %jmp/0xz  T_13.2, 5;
    %load/vec4 v0x6000024aef40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000024aef40_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x6000024af180_0;
    %assign/vec4 v0x6000024aefd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000024aef40_0, 0;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000024aef40_0, 0;
T_13.1 ;
    %load/vec4 v0x6000024aefd0_0;
    %assign/vec4 v0x6000024aec70_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x152e37460;
T_14 ;
    %wait E_0x600000399f00;
    %load/vec4 v0x6000024aec70_0;
    %assign/vec4 v0x6000024aeeb0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x152e38cd0;
T_15 ;
    %wait E_0x600000399f80;
    %load/vec4 v0x6000024a0fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024a0e10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000024a0f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000024a0d80_0;
    %assign/vec4 v0x6000024a0e10_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x6000024a0ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000024a0e10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000024a0e10_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x152e3c1f0;
T_16 ;
    %wait E_0x600000399f80;
    %load/vec4 v0x6000024a1cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024a1b90_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000024a1c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000024a1b00_0;
    %assign/vec4 v0x6000024a1b90_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x152e2e840;
T_17 ;
    %wait E_0x600000399f80;
    %load/vec4 v0x6000024a1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024a15f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000024a1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000024a1560_0;
    %assign/vec4 v0x6000024a15f0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x152e3c080;
T_18 ;
    %wait E_0x600000399f80;
    %load/vec4 v0x6000024a19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024a18c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000024a1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000024a1830_0;
    %assign/vec4 v0x6000024a18c0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x152e39660;
T_19 ;
    %wait E_0x600000399f80;
    %load/vec4 v0x6000024a27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024a26d0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000024a2760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000024a2640_0;
    %assign/vec4 v0x6000024a26d0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x152e3c4d0;
T_20 ;
    %wait E_0x600000399f80;
    %load/vec4 v0x6000024a2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024a22e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000024a2370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %alloc S_0x152e3c640;
    %load/vec4 v0x6000024a2250_0;
    %store/vec4 v0x6000024a20a0_0, 0, 8;
    %callf/vec4 TD_computer_tb.uut.u_register_instr.sv2v_cast_A6704, S_0x152e3c640;
    %free S_0x152e3c640;
    %assign/vec4 v0x6000024a22e0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x152e3c360;
T_21 ;
    %wait E_0x600000399f80;
    %load/vec4 v0x6000024a1f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000024a1e60_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000024a1ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000024a1dd0_0;
    %assign/vec4 v0x6000024a1e60_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x152e0cfc0;
T_22 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000024a0750_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000024a0a20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a05a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a0900_0, 0, 1;
    %end;
    .thread T_22, $init;
    .scope S_0x152e0cfc0;
T_23 ;
    %wait E_0x600000399f80;
    %load/vec4 v0x6000024a0bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000024a0750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024a07e0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000024a0a20_0;
    %assign/vec4 v0x6000024a0750_0, 0;
    %load/vec4 v0x6000024a0ab0_0;
    %assign/vec4 v0x6000024a07e0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x152e0cfc0;
T_24 ;
    %wait E_0x60000039a3c0;
    %load/vec4 v0x6000024a0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
T_24.0 ;
    %load/vec4 v0x6000024a0750_0;
    %store/vec4 v0x6000024a0a20_0, 0, 3;
    %load/vec4 v0x6000024a07e0_0;
    %store/vec4 v0x6000024a0ab0_0, 0, 4;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x6000024a06c0_0, 0, 23;
    %load/vec4 v0x6000024a0750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x6000024a06c0_0, 0, 23;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000024a0a20_0, 0, 3;
    %jmp T_24.11;
T_24.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000024a0a20_0, 0, 3;
    %jmp T_24.11;
T_24.3 ;
    %pushi/vec4 262144, 0, 23;
    %store/vec4 v0x6000024a06c0_0, 0, 23;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000024a0a20_0, 0, 3;
    %jmp T_24.11;
T_24.4 ;
    %pushi/vec4 294912, 0, 23;
    %store/vec4 v0x6000024a06c0_0, 0, 23;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000024a0a20_0, 0, 3;
    %jmp T_24.11;
T_24.5 ;
    %pushi/vec4 8192, 0, 23;
    %store/vec4 v0x6000024a06c0_0, 0, 23;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000024a0a20_0, 0, 3;
    %jmp T_24.11;
T_24.6 ;
    %pushi/vec4 1187840, 0, 23;
    %store/vec4 v0x6000024a06c0_0, 0, 23;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x6000024a0a20_0, 0, 3;
    %jmp T_24.11;
T_24.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x6000024a0a20_0, 0, 3;
    %jmp T_24.11;
T_24.8 ;
    %load/vec4 v0x6000024a0b40_0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %load/vec4 v0x6000024a07e0_0;
    %pad/u 5;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x6000024a0990, 4;
    %store/vec4 v0x6000024a06c0_0, 0, 23;
    %load/vec4 v0x6000024a06c0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/1 T_24.13, 8;
    %load/vec4 v0x6000024a06c0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_24.13;
    %flag_get/vec4 8;
    %jmp/1 T_24.12, 8;
    %load/vec4 v0x6000024a06c0_0;
    %parti/s 1, 5, 4;
    %or;
T_24.12;
    %store/vec4 v0x6000024a05a0_0, 0, 1;
    %load/vec4 v0x6000024a06c0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.16, 9;
    %load/vec4 v0x6000024a0870_0;
    %parti/s 1, 0, 2;
    %and;
T_24.16;
    %flag_set/vec4 8;
    %jmp/1 T_24.15, 8;
    %load/vec4 v0x6000024a06c0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.17, 10;
    %load/vec4 v0x6000024a0870_0;
    %parti/s 1, 1, 2;
    %and;
T_24.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_24.15;
    %flag_get/vec4 8;
    %jmp/1 T_24.14, 8;
    %load/vec4 v0x6000024a06c0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_24.18, 8;
    %load/vec4 v0x6000024a0870_0;
    %parti/s 1, 2, 3;
    %and;
T_24.18;
    %or;
T_24.14;
    %store/vec4 v0x6000024a0900_0, 0, 1;
    %load/vec4 v0x6000024a06c0_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.19, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000024a0a20_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000024a0ab0_0, 0, 4;
    %jmp T_24.20;
T_24.19 ;
    %load/vec4 v0x6000024a05a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.23, 9;
    %load/vec4 v0x6000024a0900_0;
    %nor/r;
    %and;
T_24.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.21, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024a06c0_0, 4, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000024a0a20_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000024a0ab0_0, 0, 4;
    %jmp T_24.22;
T_24.21 ;
    %load/vec4 v0x6000024a06c0_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.24, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000024a0a20_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000024a0ab0_0, 0, 4;
    %jmp T_24.25;
T_24.24 ;
    %load/vec4 v0x6000024a07e0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x6000024a0ab0_0, 0, 4;
T_24.25 ;
T_24.22 ;
T_24.20 ;
    %jmp T_24.11;
T_24.9 ;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x6000024a06c0_0, 0, 23;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000024a0a20_0, 0, 3;
    %jmp T_24.11;
T_24.11 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x152e0cfc0;
T_25 ;
    %fork t_1, S_0x152e0d130;
    %jmp t_0;
    .scope S_0x152e0d130;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024a0360_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x6000024a0360_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.1, 5;
    %fork t_3, S_0x152e08b60;
    %jmp t_2;
    .scope S_0x152e08b60;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024a02d0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000024a02d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0x6000024a0360_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000024a02d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %load/vec4 v0x6000024a02d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024a02d0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %end;
    .scope S_0x152e0d130;
t_2 %join;
    %load/vec4 v0x6000024a0360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024a0360_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .scope S_0x152e0cfc0;
t_0 %join;
    %pushi/vec4 2097152, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 2106128, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 2106116, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 8196, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 1536, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 4, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 2098192, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 5, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 8196, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 3584, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 4, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 2098192, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 5, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 8196, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 5632, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 4, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 2098192, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 5, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 8196, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 7680, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 4, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 2098192, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 5, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 8, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 2113544, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 2163472, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 2686976, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 2687040, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 2687104, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 2687008, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 2105345, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 8, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 2097161, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 0, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %pushi/vec4 6291456, 0, 23;
    %alloc S_0x152e08cd0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000024a03f0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.u_control_unit.sv2v_cast_953D0, S_0x152e08cd0;
    %free S_0x152e08cd0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a0990, 4, 0;
    %end;
    .thread T_25;
    .scope S_0x152e0cfc0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a0510_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x152e0e1d0;
T_27 ;
    %wait E_0x60000039a300;
    %load/vec4 v0x6000024afa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
T_27.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000024afde0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000024a0000_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024afe70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000024aff00_0, 0, 8;
    %load/vec4 v0x6000024afba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.7;
T_27.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000024afb10_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000024afc30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x6000024afde0_0, 0, 9;
    %jmp T_27.7;
T_27.3 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000024afb10_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000024afc30_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 9;
    %store/vec4 v0x6000024afde0_0, 0, 9;
    %jmp T_27.7;
T_27.4 ;
    %load/vec4 v0x6000024afb10_0;
    %load/vec4 v0x6000024afc30_0;
    %and;
    %store/vec4 v0x6000024a0000_0, 0, 8;
    %jmp T_27.7;
T_27.5 ;
    %load/vec4 v0x6000024afb10_0;
    %load/vec4 v0x6000024afc30_0;
    %or;
    %store/vec4 v0x6000024a0000_0, 0, 8;
    %jmp T_27.7;
T_27.7 ;
    %pop/vec4 1;
    %load/vec4 v0x6000024afba0_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_27.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000024afba0_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
T_27.10;
    %jmp/0xz  T_27.8, 4;
    %load/vec4 v0x6000024afde0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x6000024afe70_0, 0, 1;
    %load/vec4 v0x6000024afde0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x6000024aff00_0, 0, 8;
    %jmp T_27.9;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024afe70_0, 0, 1;
    %load/vec4 v0x6000024a0000_0;
    %store/vec4 v0x6000024aff00_0, 0, 8;
T_27.9 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x152e0e1d0;
T_28 ;
    %wait E_0x600000399f80;
    %load/vec4 v0x6000024a01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024a0090_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x6000024aff00_0;
    %assign/vec4 v0x6000024a0090_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x152e0e1d0;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024afa80_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x152e38e40;
T_30 ;
    %wait E_0x600000399f80;
    %load/vec4 v0x6000024a1440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x6000024a1200_0;
    %load/vec4 v0x6000024a10e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024a13b0, 0, 4;
T_30.0 ;
    %load/vec4 v0x6000024a10e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000024a13b0, 4;
    %assign/vec4 v0x6000024a1320_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x152e38e40;
T_31 ;
    %vpi_call/w 4 139 "$readmemh", "../fixture/default_program_synth.hex", v0x6000024a13b0 {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x152e07a70;
T_32 ;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x6000024a3960_0, 0, 23;
    %end;
    .thread T_32, $init;
    .scope S_0x152e07a70;
T_33 ;
    %wait E_0x60000039a240;
    %load/vec4 v0x6000024a4ea0_0;
    %store/vec4 v0x6000024a3960_0, 0, 23;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x152e07a70;
T_34 ;
    %wait E_0x60000039a200;
    %load/vec4 v0x6000024a3570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a42d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a4240_0, 0, 1;
    %load/vec4 v0x6000024a46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x6000024a4b40_0;
    %dup/vec4;
    %alloc S_0x152e0e060;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000024af8d0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.sv2v_cast_953D0, S_0x152e0e060;
    %free S_0x152e0e060;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %alloc S_0x152e0e060;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000024af8d0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.sv2v_cast_953D0, S_0x152e0e060;
    %free S_0x152e0e060;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %alloc S_0x152e0e060;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000024af8d0_0, 0, 4;
    %callf/vec4 TD_computer_tb.uut.sv2v_cast_953D0, S_0x152e0e060;
    %free S_0x152e0e060;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a42d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a4240_0, 0, 1;
    %jmp T_34.8;
T_34.4 ;
    %load/vec4 v0x6000024a4bd0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6000024a42d0_0, 0, 1;
    %load/vec4 v0x6000024a4bd0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x6000024a4240_0, 0, 1;
    %jmp T_34.8;
T_34.5 ;
    %load/vec4 v0x6000024a3840_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6000024a42d0_0, 0, 1;
    %load/vec4 v0x6000024a3840_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x6000024a4240_0, 0, 1;
    %jmp T_34.8;
T_34.6 ;
    %load/vec4 v0x6000024a3840_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6000024a42d0_0, 0, 1;
    %load/vec4 v0x6000024a3840_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x6000024a4240_0, 0, 1;
    %jmp T_34.8;
T_34.8 ;
    %pop/vec4 1;
T_34.2 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x152e07a70;
T_35 ;
    %wait E_0x60000039a180;
    %load/vec4 v0x6000024a3570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
T_35.0 ;
    %load/vec4 v0x6000024a3d50_0;
    %store/vec4 v0x6000024a29a0_0, 0, 1;
    %load/vec4 v0x6000024a3cc0_0;
    %store/vec4 v0x6000024a2910_0, 0, 1;
    %load/vec4 v0x6000024a3c30_0;
    %store/vec4 v0x6000024a2880_0, 0, 1;
    %load/vec4 v0x6000024a46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x6000024a42d0_0;
    %store/vec4 v0x6000024a29a0_0, 0, 1;
    %load/vec4 v0x6000024a4240_0;
    %store/vec4 v0x6000024a2910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a2880_0, 0, 1;
T_35.2 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x152e07a70;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a3570_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x152e37790;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a4f30_0, 0, 1;
T_37.0 ;
    %delay 5000, 0;
    %load/vec4 v0x6000024a4f30_0;
    %inv;
    %store/vec4 v0x6000024a4f30_0, 0, 1;
    %jmp T_37.0;
    %end;
    .thread T_37;
    .scope S_0x152e37790;
T_38 ;
    %vpi_call/w 4 654 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 4 655 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x152e37790 {0 0 0};
    %vpi_call/w 4 656 "$display", "--- Loading hex file: %s ---", P_0x600002aa8240 {0 0 0};
    %vpi_call/w 4 657 "$readmemh", P_0x600002aa8240, v0x6000024a13b0 {0 0 0};
    %fork TD_computer_tb.uut.u_ram.dump, S_0x152e2e6d0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af690_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_reset_and_wait, S_0x152e0a010;
    %join;
    %vpi_call/w 4 660 "$display", "Running LDI #0" {0 0 0};
    %pushi/vec4 8, 0, 32;
T_38.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_38.1, 5;
    %jmp/1 T_38.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000399f80;
    %jmp T_38.0;
T_38.1 ;
    %pop/vec4 1;
    %delay 100, 0;
    %load/vec4 v0x6000024a15f0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "A";
    %store/str v0x6000024af450_0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %load/vec4 v0x6000024a5050_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "N after LDI #0";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a4fc0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "C after LDI #0";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a50e0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "Z after LDI #0";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a0e10_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "PC";
    %store/str v0x6000024af450_0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %vpi_call/w 4 670 "$display", "Running LDI #8" {0 0 0};
    %pushi/vec4 7, 0, 32;
T_38.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_38.3, 5;
    %jmp/1 T_38.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000399f80;
    %jmp T_38.2;
T_38.3 ;
    %pop/vec4 1;
    %delay 100, 0;
    %load/vec4 v0x6000024a15f0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "A";
    %store/str v0x6000024af450_0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %load/vec4 v0x6000024a5050_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "N after LDI #8";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a4fc0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "C after LDI #8";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a50e0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "Z after LDI #8";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a0e10_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "PC";
    %store/str v0x6000024af450_0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %vpi_call/w 4 680 "$display", "Running STA 0xE" {0 0 0};
    %pushi/vec4 9, 0, 32;
T_38.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_38.5, 5;
    %jmp/1 T_38.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000399f80;
    %jmp T_38.4;
T_38.5 ;
    %pop/vec4 1;
    %delay 100, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024a13b0, 4;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "RAM[E]";
    %store/str v0x6000024af450_0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %load/vec4 v0x6000024a5050_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "N after STA (no change)";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a4fc0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "C after STA (no change)";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a50e0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "Z after STA (no change)";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a0e10_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "PC";
    %store/str v0x6000024af450_0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %vpi_call/w 4 690 "$display", "Running LDI #0xF" {0 0 0};
    %pushi/vec4 7, 0, 32;
T_38.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_38.7, 5;
    %jmp/1 T_38.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000399f80;
    %jmp T_38.6;
T_38.7 ;
    %pop/vec4 1;
    %delay 100, 0;
    %load/vec4 v0x6000024a15f0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "A";
    %store/str v0x6000024af450_0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %load/vec4 v0x6000024a5050_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "N after LDI #F";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a4fc0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "C after LDI #F";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a50e0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "Z after LDI #F";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a0e10_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "PC";
    %store/str v0x6000024af450_0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %vpi_call/w 4 700 "$display", "Running STA 0xF" {0 0 0};
    %pushi/vec4 9, 0, 32;
T_38.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_38.9, 5;
    %jmp/1 T_38.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000399f80;
    %jmp T_38.8;
T_38.9 ;
    %pop/vec4 1;
    %delay 100, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024a13b0, 4;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "RAM[F]";
    %store/str v0x6000024af450_0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %load/vec4 v0x6000024a5050_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "N after STA (no change)";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a4fc0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "C after STA (no change)";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a50e0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "Z after STA (no change)";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a0e10_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "PC";
    %store/str v0x6000024af450_0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %vpi_call/w 4 710 "$display", "Running LDA 0xE" {0 0 0};
    %pushi/vec4 9, 0, 32;
T_38.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_38.11, 5;
    %jmp/1 T_38.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000399f80;
    %jmp T_38.10;
T_38.11 ;
    %pop/vec4 1;
    %delay 100, 0;
    %load/vec4 v0x6000024a15f0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "A";
    %store/str v0x6000024af450_0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %load/vec4 v0x6000024a5050_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "N after LDA 0xE";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a4fc0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "C after LDA 0xE";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a50e0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "Z after LDA 0xE";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a0e10_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "PC";
    %store/str v0x6000024af450_0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %vpi_call/w 4 720 "$display", "Running LDB 0xF" {0 0 0};
    %pushi/vec4 9, 0, 32;
T_38.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_38.13, 5;
    %jmp/1 T_38.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000399f80;
    %jmp T_38.12;
T_38.13 ;
    %pop/vec4 1;
    %delay 100, 0;
    %load/vec4 v0x6000024a18c0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "B";
    %store/str v0x6000024af450_0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %load/vec4 v0x6000024a5050_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "N after LDB 0xF";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a4fc0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "C after LDB 0xF";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a50e0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "Z after LDB 0xF";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a0e10_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "PC";
    %store/str v0x6000024af450_0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %vpi_call/w 4 730 "$display", "Running LDI #1" {0 0 0};
    %pushi/vec4 7, 0, 32;
T_38.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_38.15, 5;
    %jmp/1 T_38.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000399f80;
    %jmp T_38.14;
T_38.15 ;
    %pop/vec4 1;
    %delay 100, 0;
    %load/vec4 v0x6000024a15f0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "A";
    %store/str v0x6000024af450_0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %load/vec4 v0x6000024a5050_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "N after LDI #1";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a4fc0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "C after LDI #1";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a50e0_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "Z after LDI #1";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a0e10_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "PC";
    %store/str v0x6000024af450_0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %vpi_call/w 4 740 "$display", "Running OUTA" {0 0 0};
    %pushi/vec4 7, 0, 32;
T_38.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_38.17, 5;
    %jmp/1 T_38.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000399f80;
    %jmp T_38.16;
T_38.17 ;
    %pop/vec4 1;
    %delay 100, 0;
    %load/vec4 v0x6000024a1b90_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "O after OUTA";
    %store/str v0x6000024af450_0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %load/vec4 v0x6000024a0e10_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "PC";
    %store/str v0x6000024af450_0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %vpi_call/w 4 747 "$display", "Running HLT" {0 0 0};
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0x6000024af840_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_run_until_halt, S_0x152e0a180;
    %join;
    %delay 100, 0;
    %vpi_call/w 4 751 "$display", "@%0t: Checking state after Halt", $time {0 0 0};
    %load/vec4 v0x6000024a4090_0;
    %pad/u 32;
    %store/vec4 v0x6000024af4e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024af570_0, 0, 32;
    %pushi/str "Halt signal active";
    %store/str v0x6000024af600_0;
    %fork TD_computer_tb.test_utils_pkg_pretty_print_assert_vec, S_0x152e06380;
    %join;
    %load/vec4 v0x6000024a0e10_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "Final PC";
    %store/str v0x6000024af450_0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %load/vec4 v0x6000024a1b90_0;
    %pad/u 32;
    %store/vec4 v0x6000024af210_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024af2a0_0, 0, 32;
    %pushi/str "Final Output";
    %store/str v0x6000024af450_0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000024af330_0, 0, 32;
    %fork TD_computer_tb.test_utils_pkg_inspect_register, S_0x152e06210;
    %join;
    %vpi_call/w 4 755 "$display", "\033[0;32mLoad Flags test completed successfully.\033[0m" {0 0 0};
    %vpi_call/w 4 756 "$finish" {0 0 0};
    %end;
    .thread T_38;
    .scope S_0x152e3a320;
T_39 ;
    %wait E_0x60000039ae80;
    %load/vec4 v0x6000024a6910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024a6760_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x6000024a6880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x6000024a66d0_0;
    %assign/vec4 v0x6000024a6760_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x6000024a67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v0x6000024a6760_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000024a6760_0, 0;
T_39.4 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x152e3aa50;
T_40 ;
    %wait E_0x60000039ae80;
    %load/vec4 v0x6000024a7600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024a74e0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x6000024a7570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x6000024a7450_0;
    %assign/vec4 v0x6000024a74e0_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x152e3a770;
T_41 ;
    %wait E_0x60000039ae80;
    %load/vec4 v0x6000024a7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024a6f40_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x6000024a6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x6000024a6eb0_0;
    %assign/vec4 v0x6000024a6f40_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x152e3a8e0;
T_42 ;
    %wait E_0x60000039ae80;
    %load/vec4 v0x6000024a7330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024a7210_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x6000024a72a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x6000024a7180_0;
    %assign/vec4 v0x6000024a7210_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x152e3b010;
T_43 ;
    %wait E_0x60000039ae80;
    %load/vec4 v0x6000024b81b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024b8090_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x6000024b8120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x6000024b8000_0;
    %assign/vec4 v0x6000024b8090_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x152e3ad30;
T_44 ;
    %wait E_0x60000039ae80;
    %load/vec4 v0x6000024a7e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024a7c30_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x6000024a7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %alloc S_0x152e3aea0;
    %load/vec4 v0x6000024a7ba0_0;
    %store/vec4 v0x6000024a79f0_0, 0, 8;
    %callf/vec4 TD_top.u_computer.u_register_instr.sv2v_cast_A6704, S_0x152e3aea0;
    %free S_0x152e3aea0;
    %assign/vec4 v0x6000024a7c30_0, 0;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x152e3abc0;
T_45 ;
    %wait E_0x60000039ae80;
    %load/vec4 v0x6000024a78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000024a77b0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x6000024a7840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x6000024a7720_0;
    %assign/vec4 v0x6000024a77b0_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x152e39d60;
T_46 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000024a60a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000024a6370_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a5ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a6250_0, 0, 1;
    %end;
    .thread T_46, $init;
    .scope S_0x152e39d60;
T_47 ;
    %wait E_0x60000039ae80;
    %load/vec4 v0x6000024a6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000024a60a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024a6130_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x6000024a6370_0;
    %assign/vec4 v0x6000024a60a0_0, 0;
    %load/vec4 v0x6000024a6400_0;
    %assign/vec4 v0x6000024a6130_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x152e39d60;
T_48 ;
    %wait E_0x60000039af80;
    %load/vec4 v0x6000024a5e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
T_48.0 ;
    %load/vec4 v0x6000024a60a0_0;
    %store/vec4 v0x6000024a6370_0, 0, 3;
    %load/vec4 v0x6000024a6130_0;
    %store/vec4 v0x6000024a6400_0, 0, 4;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x6000024a6010_0, 0, 23;
    %load/vec4 v0x6000024a60a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_48.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_48.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_48.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_48.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_48.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_48.9, 6;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x6000024a6010_0, 0, 23;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000024a6370_0, 0, 3;
    %jmp T_48.11;
T_48.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000024a6370_0, 0, 3;
    %jmp T_48.11;
T_48.3 ;
    %pushi/vec4 262144, 0, 23;
    %store/vec4 v0x6000024a6010_0, 0, 23;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000024a6370_0, 0, 3;
    %jmp T_48.11;
T_48.4 ;
    %pushi/vec4 294912, 0, 23;
    %store/vec4 v0x6000024a6010_0, 0, 23;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000024a6370_0, 0, 3;
    %jmp T_48.11;
T_48.5 ;
    %pushi/vec4 8192, 0, 23;
    %store/vec4 v0x6000024a6010_0, 0, 23;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000024a6370_0, 0, 3;
    %jmp T_48.11;
T_48.6 ;
    %pushi/vec4 1187840, 0, 23;
    %store/vec4 v0x6000024a6010_0, 0, 23;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x6000024a6370_0, 0, 3;
    %jmp T_48.11;
T_48.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x6000024a6370_0, 0, 3;
    %jmp T_48.11;
T_48.8 ;
    %load/vec4 v0x6000024a6490_0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %load/vec4 v0x6000024a6130_0;
    %pad/u 5;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x6000024a62e0, 4;
    %store/vec4 v0x6000024a6010_0, 0, 23;
    %load/vec4 v0x6000024a6010_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/1 T_48.13, 8;
    %load/vec4 v0x6000024a6010_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_48.13;
    %flag_get/vec4 8;
    %jmp/1 T_48.12, 8;
    %load/vec4 v0x6000024a6010_0;
    %parti/s 1, 5, 4;
    %or;
T_48.12;
    %store/vec4 v0x6000024a5ef0_0, 0, 1;
    %load/vec4 v0x6000024a6010_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_48.16, 9;
    %load/vec4 v0x6000024a61c0_0;
    %parti/s 1, 0, 2;
    %and;
T_48.16;
    %flag_set/vec4 8;
    %jmp/1 T_48.15, 8;
    %load/vec4 v0x6000024a6010_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_48.17, 10;
    %load/vec4 v0x6000024a61c0_0;
    %parti/s 1, 1, 2;
    %and;
T_48.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_48.15;
    %flag_get/vec4 8;
    %jmp/1 T_48.14, 8;
    %load/vec4 v0x6000024a6010_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_48.18, 8;
    %load/vec4 v0x6000024a61c0_0;
    %parti/s 1, 2, 3;
    %and;
T_48.18;
    %or;
T_48.14;
    %store/vec4 v0x6000024a6250_0, 0, 1;
    %load/vec4 v0x6000024a6010_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.19, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000024a6370_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000024a6400_0, 0, 4;
    %jmp T_48.20;
T_48.19 ;
    %load/vec4 v0x6000024a5ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_48.23, 9;
    %load/vec4 v0x6000024a6250_0;
    %nor/r;
    %and;
T_48.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.21, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024a6010_0, 4, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000024a6370_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000024a6400_0, 0, 4;
    %jmp T_48.22;
T_48.21 ;
    %load/vec4 v0x6000024a6010_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.24, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000024a6370_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000024a6400_0, 0, 4;
    %jmp T_48.25;
T_48.24 ;
    %load/vec4 v0x6000024a6130_0;
    %addi 1, 0, 4;
    %store/vec4 v0x6000024a6400_0, 0, 4;
T_48.25 ;
T_48.22 ;
T_48.20 ;
    %jmp T_48.11;
T_48.9 ;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x6000024a6010_0, 0, 23;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000024a6370_0, 0, 3;
    %jmp T_48.11;
T_48.11 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x152e39d60;
T_49 ;
    %fork t_5, S_0x152e39ed0;
    %jmp t_4;
    .scope S_0x152e39ed0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024a5cb0_0, 0, 32;
T_49.0 ;
    %load/vec4 v0x6000024a5cb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_49.1, 5;
    %fork t_7, S_0x152e3a040;
    %jmp t_6;
    .scope S_0x152e3a040;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024a5c20_0, 0, 32;
T_49.2 ;
    %load/vec4 v0x6000024a5c20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_49.3, 5;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0x6000024a5cb0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000024a5c20_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %load/vec4 v0x6000024a5c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024a5c20_0, 0, 32;
    %jmp T_49.2;
T_49.3 ;
    %end;
    .scope S_0x152e39ed0;
t_6 %join;
    %load/vec4 v0x6000024a5cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024a5cb0_0, 0, 32;
    %jmp T_49.0;
T_49.1 ;
    %end;
    .scope S_0x152e39d60;
t_4 %join;
    %pushi/vec4 2097152, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 2106128, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 2106116, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 8196, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 1536, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 4, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 2098192, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 5, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 8196, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 3584, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 4, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 2098192, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 5, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 8196, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 5632, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 4, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 2098192, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 5, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 8196, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 7680, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 4, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 2098192, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 5, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 8, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 2113544, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 2163472, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 2686976, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 2687040, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 2687104, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 2687008, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 2105345, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 8, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 2097161, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 0, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %pushi/vec4 6291456, 0, 23;
    %alloc S_0x152e3a1b0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000024a5d40_0, 0, 4;
    %callf/vec4 TD_top.u_computer.u_control_unit.sv2v_cast_953D0, S_0x152e3a1b0;
    %free S_0x152e3a1b0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000024a62e0, 4, 0;
    %end;
    .thread T_49;
    .scope S_0x152e39d60;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a5e60_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x152e39bf0;
T_51 ;
    %wait E_0x60000039aec0;
    %load/vec4 v0x6000024a5440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
T_51.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000024a57a0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000024a5950_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a5830_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000024a58c0_0, 0, 8;
    %load/vec4 v0x6000024a5560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %jmp T_51.7;
T_51.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000024a54d0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000024a55f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x6000024a57a0_0, 0, 9;
    %jmp T_51.7;
T_51.3 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000024a54d0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000024a55f0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 9;
    %store/vec4 v0x6000024a57a0_0, 0, 9;
    %jmp T_51.7;
T_51.4 ;
    %load/vec4 v0x6000024a54d0_0;
    %load/vec4 v0x6000024a55f0_0;
    %and;
    %store/vec4 v0x6000024a5950_0, 0, 8;
    %jmp T_51.7;
T_51.5 ;
    %load/vec4 v0x6000024a54d0_0;
    %load/vec4 v0x6000024a55f0_0;
    %or;
    %store/vec4 v0x6000024a5950_0, 0, 8;
    %jmp T_51.7;
T_51.7 ;
    %pop/vec4 1;
    %load/vec4 v0x6000024a5560_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_51.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000024a5560_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
T_51.10;
    %jmp/0xz  T_51.8, 4;
    %load/vec4 v0x6000024a57a0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x6000024a5830_0, 0, 1;
    %load/vec4 v0x6000024a57a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x6000024a58c0_0, 0, 8;
    %jmp T_51.9;
T_51.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a5830_0, 0, 1;
    %load/vec4 v0x6000024a5950_0;
    %store/vec4 v0x6000024a58c0_0, 0, 8;
T_51.9 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x152e39bf0;
T_52 ;
    %wait E_0x60000039ae80;
    %load/vec4 v0x6000024a5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024a59e0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x6000024a58c0_0;
    %assign/vec4 v0x6000024a59e0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x152e39bf0;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024a5440_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0x152e3a490;
T_54 ;
    %wait E_0x60000039ae80;
    %load/vec4 v0x6000024a6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x6000024a6b50_0;
    %load/vec4 v0x6000024a6a30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024a6d00, 0, 4;
T_54.0 ;
    %load/vec4 v0x6000024a6a30_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000024a6d00, 4;
    %assign/vec4 v0x6000024a6c70_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x152e3a490;
T_55 ;
    %vpi_call/w 4 139 "$readmemh", "../fixture/default_program_synth.hex", v0x6000024a6d00 {0 0 0};
    %end;
    .thread T_55;
    .scope S_0x152e397d0;
T_56 ;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x6000024b9320_0, 0, 23;
    %end;
    .thread T_56, $init;
    .scope S_0x152e397d0;
T_57 ;
    %wait E_0x60000039adc0;
    %load/vec4 v0x6000024ba7f0_0;
    %store/vec4 v0x6000024b9320_0, 0, 23;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x152e397d0;
T_58 ;
    %wait E_0x60000039ad80;
    %load/vec4 v0x6000024b8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
T_58.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b9c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b9b90_0, 0, 1;
    %load/vec4 v0x6000024ba010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x6000024ba490_0;
    %dup/vec4;
    %alloc S_0x152e39a80;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000024a5290_0, 0, 4;
    %callf/vec4 TD_top.u_computer.sv2v_cast_953D0, S_0x152e39a80;
    %free S_0x152e39a80;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %alloc S_0x152e39a80;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000024a5290_0, 0, 4;
    %callf/vec4 TD_top.u_computer.sv2v_cast_953D0, S_0x152e39a80;
    %free S_0x152e39a80;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %alloc S_0x152e39a80;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000024a5290_0, 0, 4;
    %callf/vec4 TD_top.u_computer.sv2v_cast_953D0, S_0x152e39a80;
    %free S_0x152e39a80;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b9c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b9b90_0, 0, 1;
    %jmp T_58.8;
T_58.4 ;
    %load/vec4 v0x6000024ba520_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6000024b9c20_0, 0, 1;
    %load/vec4 v0x6000024ba520_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x6000024b9b90_0, 0, 1;
    %jmp T_58.8;
T_58.5 ;
    %load/vec4 v0x6000024b9200_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6000024b9c20_0, 0, 1;
    %load/vec4 v0x6000024b9200_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x6000024b9b90_0, 0, 1;
    %jmp T_58.8;
T_58.6 ;
    %load/vec4 v0x6000024b9200_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6000024b9c20_0, 0, 1;
    %load/vec4 v0x6000024b9200_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x6000024b9b90_0, 0, 1;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
T_58.2 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x152e397d0;
T_59 ;
    %wait E_0x60000039ad00;
    %load/vec4 v0x6000024b8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
T_59.0 ;
    %load/vec4 v0x6000024b9710_0;
    %store/vec4 v0x6000024b8360_0, 0, 1;
    %load/vec4 v0x6000024b9680_0;
    %store/vec4 v0x6000024b82d0_0, 0, 1;
    %load/vec4 v0x6000024b95f0_0;
    %store/vec4 v0x6000024b8240_0, 0, 1;
    %load/vec4 v0x6000024ba010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x6000024b9c20_0;
    %store/vec4 v0x6000024b8360_0, 0, 1;
    %load/vec4 v0x6000024b9b90_0;
    %store/vec4 v0x6000024b82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b8240_0, 0, 1;
T_59.2 ;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x152e397d0;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b8f30_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x152e3b680;
T_61 ;
    %wait E_0x60000039b8c0;
    %load/vec4 v0x6000024babe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_61.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x6000024bac70_0, 0, 7;
    %jmp T_61.11;
T_61.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x6000024bac70_0, 0, 7;
    %jmp T_61.11;
T_61.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x6000024bac70_0, 0, 7;
    %jmp T_61.11;
T_61.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x6000024bac70_0, 0, 7;
    %jmp T_61.11;
T_61.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x6000024bac70_0, 0, 7;
    %jmp T_61.11;
T_61.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x6000024bac70_0, 0, 7;
    %jmp T_61.11;
T_61.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x6000024bac70_0, 0, 7;
    %jmp T_61.11;
T_61.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000024bac70_0, 0, 7;
    %jmp T_61.11;
T_61.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x6000024bac70_0, 0, 7;
    %jmp T_61.11;
T_61.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x6000024bac70_0, 0, 7;
    %jmp T_61.11;
T_61.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x6000024bac70_0, 0, 7;
    %jmp T_61.11;
T_61.11 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x152e2f060;
T_62 ;
    %wait E_0x60000039b900;
    %load/vec4 v0x6000024bad00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_62.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x6000024bad90_0, 0, 7;
    %jmp T_62.11;
T_62.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x6000024bad90_0, 0, 7;
    %jmp T_62.11;
T_62.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x6000024bad90_0, 0, 7;
    %jmp T_62.11;
T_62.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x6000024bad90_0, 0, 7;
    %jmp T_62.11;
T_62.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x6000024bad90_0, 0, 7;
    %jmp T_62.11;
T_62.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x6000024bad90_0, 0, 7;
    %jmp T_62.11;
T_62.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x6000024bad90_0, 0, 7;
    %jmp T_62.11;
T_62.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000024bad90_0, 0, 7;
    %jmp T_62.11;
T_62.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x6000024bad90_0, 0, 7;
    %jmp T_62.11;
T_62.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x6000024bad90_0, 0, 7;
    %jmp T_62.11;
T_62.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x6000024bad90_0, 0, 7;
    %jmp T_62.11;
T_62.11 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x152e3b510;
T_63 ;
    %wait E_0x60000039b880;
    %load/vec4 v0x6000024baac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x6000024bab50_0, 0, 7;
    %jmp T_63.11;
T_63.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x6000024bab50_0, 0, 7;
    %jmp T_63.11;
T_63.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x6000024bab50_0, 0, 7;
    %jmp T_63.11;
T_63.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x6000024bab50_0, 0, 7;
    %jmp T_63.11;
T_63.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x6000024bab50_0, 0, 7;
    %jmp T_63.11;
T_63.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x6000024bab50_0, 0, 7;
    %jmp T_63.11;
T_63.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x6000024bab50_0, 0, 7;
    %jmp T_63.11;
T_63.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000024bab50_0, 0, 7;
    %jmp T_63.11;
T_63.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x6000024bab50_0, 0, 7;
    %jmp T_63.11;
T_63.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x6000024bab50_0, 0, 7;
    %jmp T_63.11;
T_63.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x6000024bab50_0, 0, 7;
    %jmp T_63.11;
T_63.11 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x152e39280;
T_64 ;
    %wait E_0x60000039ae80;
    %load/vec4 v0x6000024baa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x6000024ba9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024ba910_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x6000024ba9a0_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x6000024ba9a0_0, 0;
    %load/vec4 v0x6000024ba9a0_0;
    %cmpi/e 49999, 0, 33;
    %jmp/0xz  T_64.2, 4;
    %load/vec4 v0x6000024ba910_0;
    %inv;
    %assign/vec4 v0x6000024ba910_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x6000024ba9a0_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x152e39110;
T_65 ;
    %wait E_0x60000039b7c0;
    %load/vec4 v0x6000024bafd0_0;
    %pad/u 32;
    %pushi/vec4 100, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v0x6000024baeb0_0, 0, 4;
    %load/vec4 v0x6000024bafd0_0;
    %pad/u 32;
    %load/vec4 v0x6000024baeb0_0;
    %pad/u 32;
    %muli 100, 0, 32;
    %sub;
    %pushi/vec4 10, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v0x6000024bb4e0_0, 0, 4;
    %load/vec4 v0x6000024bafd0_0;
    %load/vec4 v0x6000024baeb0_0;
    %pad/u 8;
    %muli 100, 0, 8;
    %sub;
    %load/vec4 v0x6000024bb4e0_0;
    %pad/u 8;
    %muli 10, 0, 8;
    %sub;
    %pad/u 4;
    %store/vec4 v0x6000024bb060_0, 0, 4;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x152e39110;
T_66 ;
    %wait E_0x60000039b780;
    %load/vec4 v0x6000024bb0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000024baf40_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x6000024baf40_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_66.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000024baf40_0, 0;
    %jmp T_66.3;
T_66.2 ;
    %load/vec4 v0x6000024baf40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000024baf40_0, 0;
T_66.3 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x152e39110;
T_67 ;
    %wait E_0x60000039b740;
    %load/vec4 v0x6000024baf40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_67.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_67.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000024bb3c0_0, 0, 4;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x6000024bb180_0, 0, 7;
    %jmp T_67.4;
T_67.0 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x6000024bb3c0_0, 0, 4;
    %load/vec4 v0x6000024bb2a0_0;
    %store/vec4 v0x6000024bb180_0, 0, 7;
    %jmp T_67.4;
T_67.1 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000024bb3c0_0, 0, 4;
    %load/vec4 v0x6000024bb330_0;
    %store/vec4 v0x6000024bb180_0, 0, 7;
    %jmp T_67.4;
T_67.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000024bb3c0_0, 0, 4;
    %load/vec4 v0x6000024bb210_0;
    %store/vec4 v0x6000024bb180_0, 0, 7;
    %jmp T_67.4;
T_67.4 ;
    %pop/vec4 1;
    %jmp T_67;
    .thread T_67, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "/Users/aaronbrown/Documents/Code/2_Ben_Eater_FPGA/src/utils/button_conditioner.v";
    "/Users/aaronbrown/Documents/Code/2_Ben_Eater_FPGA/build/combined.v";
    "/Users/aaronbrown/Documents/Code/2_Ben_Eater_FPGA/src/top.v";
    "/Users/aaronbrown/Documents/Code/2_Ben_Eater_FPGA/src/utils/seg7_display.v";
    "/Users/aaronbrown/Documents/Code/2_Ben_Eater_FPGA/src/utils/digit_to_7seg.v";
    "/Users/aaronbrown/Documents/Code/2_Ben_Eater_FPGA/src/clock/pll.v";
