Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat May 28 21:28:56 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (161)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (257)
5. checking no_input_delay (10)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (161)
--------------------------
 There are 161 register/latch pins with no clock driven by root clock pin: spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (257)
--------------------------------------------------
 There are 257 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.466        0.000                      0                  928        0.042        0.000                      0                  928       -0.811       -3.395                       9                   496  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk_pin     {0.000 20.833}       41.666          24.000          
  cEng_5xpixel  {0.000 0.672}        1.344           744.012         
  cEng_pixel    {0.000 3.360}        6.720           148.802         
  cEng_spi      {0.000 23.521}       47.042          21.257          
  clk_feedback  {0.000 20.833}       41.666          24.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          39.042        0.000                      0                   30        0.252        0.000                      0                   30       10.833        0.000                       0                    32  
  cEng_5xpixel                                                                                                                                                   -0.811       -3.395                       9                    10  
  cEng_pixel          0.466        0.000                      0                  688        0.042        0.000                      0                  688        2.380        0.000                       0                   350  
  cEng_spi           43.729        0.000                      0                  202        0.045        0.000                      0                  202       23.021        0.000                       0                   102  
  clk_feedback                                                                                                                                                   40.417        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cEng_spi      cEng_pixel          4.227        0.000                      0                    4        0.235        0.000                      0                    4  
cEng_pixel    cEng_spi            4.115        0.000                      0                    4        0.224        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       39.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.042ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 2.148ns (81.720%)  route 0.480ns (18.280%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.758    count_reg[24]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.092 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.092    count_reg[28]_i_1_n_6
    SLICE_X65Y45         FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y45         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[29]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                 39.042    

Slack (MET) :             39.153ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 2.037ns (80.914%)  route 0.480ns (19.086%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.758    count_reg[24]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.981 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.981    count_reg[28]_i_1_n_7
    SLICE_X65Y45         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y45         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[28]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                 39.153    

Slack (MET) :             39.156ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.978 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.978    count_reg[24]_i_1_n_6
    SLICE_X65Y44         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[25]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                 39.156    

Slack (MET) :             39.177ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 2.013ns (80.730%)  route 0.480ns (19.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.957 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.957    count_reg[24]_i_1_n_4
    SLICE_X65Y44         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[27]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 39.177    

Slack (MET) :             39.251ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.883 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.883    count_reg[24]_i_1_n_5
    SLICE_X65Y44         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[26]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                 39.251    

Slack (MET) :             39.267ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.867 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.867    count_reg[24]_i_1_n_7
    SLICE_X65Y44         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[24]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                 39.267    

Slack (MET) :             39.270ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.864 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.864    count_reg[20]_i_1_n_6
    SLICE_X65Y43         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[21]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                 39.270    

Slack (MET) :             39.291ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.843 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.843    count_reg[20]_i_1_n_4
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[23]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.843    
  -------------------------------------------------------------------
                         slack                                 39.291    

Slack (MET) :             39.365ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.769 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.769    count_reg[20]_i_1_n_5
    SLICE_X65Y43         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[22]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                 39.365    

Slack (MET) :             39.381ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.753 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.753    count_reg[20]_i_1_n_7
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[20]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                 39.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[11]
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[8]_i_1_n_4
    SLICE_X65Y40         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[15]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[12]_i_1_n_4
    SLICE_X65Y41         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[19]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[16]_i_1_n_4
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.898    count_reg_n_0_[23]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.006 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.006    count_reg[20]_i_1_n_4
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.896    count_reg_n_0_[3]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.004 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.004    count_reg[0]_i_1_n_4
    SLICE_X65Y38         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.896    count_reg_n_0_[7]
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.004 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.004    count_reg[4]_i_1_n_4
    SLICE_X65Y39         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y39         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[12]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[12]_i_1_n_7
    SLICE_X65Y41         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[16]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[16]_i_1_n_7
    SLICE_X65Y42         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.895    count_reg_n_0_[20]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.010 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    count_reg[20]_i_1_n_7
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[8]
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[8]_i_1_n_7
    SLICE_X65Y40         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { CLK24MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.666      39.511     BUFGCTRL_X0Y17   CLK24MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y38     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y40     count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y40     count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y42     count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y38     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y38     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y38     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  cEng_5xpixel
  To Clock:  cEng_5xpixel

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.811ns,  Total Violation       -3.395ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_5xpixel
Waveform(ns):       { 0.000 0.672 }
Period(ns):         1.344
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.344       -0.811     BUFGCTRL_X0Y1    MMCM_clockEngine/cEng_5xpixel_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y39     dvid_1/SERDES_red/OSERDESE2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.344       0.095      MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.344       212.016    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  cEng_pixel
  To Clock:  cEng_pixel

Setup :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            color_filter/gamma_smooth_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 3.757ns (60.521%)  route 2.451ns (39.479%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.290ns = ( 15.010 - 6.720 ) 
    Source Clock Delay      (SCD):    8.808ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.559     8.808    data_cont/cEng_pixel_BUFG
    SLICE_X56Y53         FDRE                                         r  data_cont/gamma_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.518     9.326 r  data_cont/gamma_int_reg[4]/Q
                         net (fo=6, routed)           0.613     9.939    data_cont/Q[4]
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.124    10.063 r  data_cont/R2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.063    color_filter/i__carry__0_i_2__0[0]
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.576 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.576    data_cont/CO[0]
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.830 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.608    11.438    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X57Y52         LUT6 (Prop_lut6_I5_O)        0.367    11.805 r  color_filter/i__carry_i_2__2/O
                         net (fo=6, routed)           0.499    12.303    color_filter/gamma_int_next_reg[7]_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.701 r  color_filter/R_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.701    color_filter/R_inferred__0/i__carry_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.035 r  color_filter/R_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.437    13.472    data_cont/plusOp_carry__0[5]
    SLICE_X55Y55         LUT2 (Prop_lut2_I1_O)        0.303    13.775 r  data_cont/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.775    color_filter/gamma_smooth_reg[3][7]_1[1]
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.415 r  color_filter/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.295    14.710    color_filter/plusOp[7]
    SLICE_X55Y56         LUT3 (Prop_lut3_I2_O)        0.306    15.016 r  color_filter/gamma_smooth[3][7]_i_1/O
                         net (fo=1, routed)           0.000    15.016    color_filter/gamma_smooth[3][7]_i_1_n_0
    SLICE_X55Y56         FDRE                                         r  color_filter/gamma_smooth_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.442    15.010    color_filter/cEng_pixel_BUFG
    SLICE_X55Y56         FDRE                                         r  color_filter/gamma_smooth_reg[3][7]/C
                         clock pessimism              0.479    15.489    
                         clock uncertainty           -0.038    15.451    
    SLICE_X55Y56         FDRE (Setup_fdre_C_D)        0.031    15.482    color_filter/gamma_smooth_reg[3][7]
  -------------------------------------------------------------------
                         required time                         15.482    
                         arrival time                         -15.016    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            color_filter/gamma_smooth_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 3.574ns (58.236%)  route 2.563ns (41.764%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.291ns = ( 15.011 - 6.720 ) 
    Source Clock Delay      (SCD):    8.809ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.560     8.809    data_cont/cEng_pixel_BUFG
    SLICE_X55Y51         FDRE                                         r  data_cont/gamma_int_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.456     9.265 r  data_cont/gamma_int_next_reg[1]/Q
                         net (fo=3, routed)           0.468     9.733    data_cont/gamma_int_next_reg[7]_3[1]
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124     9.857 r  data_cont/R2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.857    color_filter/S[1]
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.500 r  color_filter/R2_carry/O[3]
                         net (fo=10, routed)          1.030    11.529    data_cont/O[1]
    SLICE_X57Y52         LUT6 (Prop_lut6_I2_O)        0.307    11.836 r  data_cont/i__carry__0_i_2__0/O
                         net (fo=6, routed)           0.328    12.164    color_filter/DI[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.288 r  color_filter/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000    12.288    color_filter/i__carry_i_3__3_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.689 r  color_filter/R_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.689    color_filter/R_inferred__0/i__carry_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.023 r  color_filter/R_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.437    13.460    data_cont/plusOp_carry__0[5]
    SLICE_X55Y55         LUT2 (Prop_lut2_I1_O)        0.303    13.763 r  data_cont/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.763    color_filter/gamma_smooth_reg[3][7]_1[1]
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.343 r  color_filter/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.301    14.644    color_filter/plusOp[6]
    SLICE_X57Y55         LUT3 (Prop_lut3_I2_O)        0.302    14.946 r  color_filter/gamma_smooth[3][6]_i_1/O
                         net (fo=1, routed)           0.000    14.946    color_filter/gamma_smooth[3][6]_i_1_n_0
    SLICE_X57Y55         FDRE                                         r  color_filter/gamma_smooth_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.443    15.011    color_filter/cEng_pixel_BUFG
    SLICE_X57Y55         FDRE                                         r  color_filter/gamma_smooth_reg[3][6]/C
                         clock pessimism              0.479    15.490    
                         clock uncertainty           -0.038    15.452    
    SLICE_X57Y55         FDRE (Setup_fdre_C_D)        0.031    15.483    color_filter/gamma_smooth_reg[3][6]
  -------------------------------------------------------------------
                         required time                         15.483    
                         arrival time                         -14.946    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            color_filter/gamma_smooth_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 3.558ns (59.132%)  route 2.459ns (40.868%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.289ns = ( 15.009 - 6.720 ) 
    Source Clock Delay      (SCD):    8.808ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.559     8.808    data_cont/cEng_pixel_BUFG
    SLICE_X56Y53         FDRE                                         r  data_cont/gamma_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.518     9.326 r  data_cont/gamma_int_reg[4]/Q
                         net (fo=6, routed)           0.613     9.939    data_cont/Q[4]
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.124    10.063 r  data_cont/R2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.063    color_filter/i__carry__0_i_2__0[0]
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.576 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.576    data_cont/CO[0]
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.830 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.608    11.438    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X57Y52         LUT6 (Prop_lut6_I5_O)        0.367    11.805 r  color_filter/i__carry_i_2__2/O
                         net (fo=6, routed)           0.499    12.303    color_filter/gamma_int_next_reg[7]_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    12.741 r  color_filter/R_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.300    13.041    data_cont/plusOp_carry__0[3]
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.306    13.347 r  data_cont/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    13.347    color_filter/gamma_smooth_reg[3][3]_0[3]
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.748 r  color_filter/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.748    color_filter/plusOp_carry_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.082 r  color_filter/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.440    14.522    color_filter/plusOp[5]
    SLICE_X55Y57         LUT3 (Prop_lut3_I2_O)        0.303    14.825 r  color_filter/gamma_smooth[3][5]_i_1/O
                         net (fo=1, routed)           0.000    14.825    color_filter/gamma_smooth[3][5]_i_1_n_0
    SLICE_X55Y57         FDRE                                         r  color_filter/gamma_smooth_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.441    15.009    color_filter/cEng_pixel_BUFG
    SLICE_X55Y57         FDRE                                         r  color_filter/gamma_smooth_reg[3][5]/C
                         clock pessimism              0.479    15.488    
                         clock uncertainty           -0.038    15.450    
    SLICE_X55Y57         FDRE (Setup_fdre_C_D)        0.029    15.479    color_filter/gamma_smooth_reg[3][5]
  -------------------------------------------------------------------
                         required time                         15.479    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.200ns (20.278%)  route 4.718ns (79.722%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.354ns = ( 15.074 - 6.720 ) 
    Source Clock Delay      (SCD):    8.873ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.624     8.873    color_filter/cEng_pixel_BUFG
    SLICE_X59Y58         FDRE                                         r  color_filter/gamma_smooth_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.456     9.329 f  color_filter/gamma_smooth_reg[0][1]/Q
                         net (fo=18, routed)          1.030    10.359    color_filter/BLUE_O[1]
    SLICE_X59Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.483 r  color_filter/dc_bias[3]_i_23__0/O
                         net (fo=1, routed)           0.577    11.060    color_filter/dc_bias[3]_i_23__0_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I4_O)        0.124    11.184 r  color_filter/dc_bias[3]_i_6/O
                         net (fo=69, routed)          0.793    11.977    color_filter/gamma_smooth_reg[0][7]_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124    12.101 r  color_filter/dc_bias[2]_i_10/O
                         net (fo=15, routed)          0.779    12.879    color_filter/dc_bias[2]_i_10_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I3_O)        0.124    13.003 r  color_filter/dc_bias[2]_i_3__1/O
                         net (fo=15, routed)          0.891    13.894    color_filter/dc_bias[2]_i_3__1_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I0_O)        0.124    14.018 r  color_filter/dc_bias[3]_i_7__0/O
                         net (fo=1, routed)           0.648    14.667    color_filter/dc_bias[3]_i_7__0_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I5_O)        0.124    14.791 r  color_filter/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    14.791    dvid_1/TMDS_encoder_red/dc_bias_reg[3]_1[3]
    SLICE_X63Y61         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.506    15.074    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X63Y61         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.479    15.553    
                         clock uncertainty           -0.038    15.515    
    SLICE_X63Y61         FDRE (Setup_fdre_C_D)        0.031    15.546    dvid_1/TMDS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         15.546    
                         arrival time                         -14.791    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 data_cont/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            data_cont/gamma_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 1.684ns (31.246%)  route 3.705ns (68.754%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.290ns = ( 15.010 - 6.720 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.551     8.800    data_cont/cEng_pixel_BUFG
    SLICE_X54Y25         FDRE                                         r  data_cont/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.518     9.318 f  data_cont/counter_reg[2]/Q
                         net (fo=3, routed)           0.725    10.044    data_cont/counter_reg[2]
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.124    10.168 r  data_cont/gamma_int0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.168    data_cont/gamma_int0_carry_i_6_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.718 r  data_cont/gamma_int0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.718    data_cont/gamma_int0_carry_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.832 r  data_cont/gamma_int0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.832    data_cont/gamma_int0_carry__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  data_cont/gamma_int0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.946    data_cont/gamma_int0_carry__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  data_cont/gamma_int0_carry__2/CO[3]
                         net (fo=2, routed)           1.177    12.236    data_cont/gamma_int0_carry__2_n_0
    SLICE_X55Y26         LUT3 (Prop_lut3_I0_O)        0.150    12.386 r  data_cont/gamma_int_next[7]_i_1/O
                         net (fo=48, routed)          1.804    14.190    data_cont/gamma_int
    SLICE_X55Y54         FDRE                                         r  data_cont/gamma_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.442    15.010    data_cont/cEng_pixel_BUFG
    SLICE_X55Y54         FDRE                                         r  data_cont/gamma_int_reg[6]/C
                         clock pessimism              0.401    15.411    
                         clock uncertainty           -0.038    15.373    
    SLICE_X55Y54         FDRE (Setup_fdre_C_CE)      -0.407    14.966    data_cont/gamma_int_reg[6]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -14.190    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 1.200ns (20.153%)  route 4.754ns (79.847%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.355ns = ( 15.075 - 6.720 ) 
    Source Clock Delay      (SCD):    8.873ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.624     8.873    color_filter/cEng_pixel_BUFG
    SLICE_X59Y58         FDRE                                         r  color_filter/gamma_smooth_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.456     9.329 f  color_filter/gamma_smooth_reg[0][1]/Q
                         net (fo=18, routed)          1.030    10.359    color_filter/BLUE_O[1]
    SLICE_X59Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.483 r  color_filter/dc_bias[3]_i_23__0/O
                         net (fo=1, routed)           0.577    11.060    color_filter/dc_bias[3]_i_23__0_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I4_O)        0.124    11.184 r  color_filter/dc_bias[3]_i_6/O
                         net (fo=69, routed)          0.930    12.114    color_filter/gamma_smooth_reg[0][7]_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    12.238 r  color_filter/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.856    13.094    color_filter/dc_bias[3]_i_18_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I0_O)        0.124    13.218 r  color_filter/dc_bias[1]_i_5/O
                         net (fo=1, routed)           0.573    13.791    color_filter/dc_bias[1]_i_5_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.915 r  color_filter/dc_bias[1]_i_2/O
                         net (fo=1, routed)           0.788    14.703    color_filter/dc_bias[1]_i_2_n_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.827 r  color_filter/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    14.827    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_0[1]
    SLICE_X60Y57         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.507    15.075    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X60Y57         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.493    15.568    
                         clock uncertainty           -0.038    15.530    
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)        0.081    15.611    dvid_1/TMDS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         15.611    
                         arrival time                         -14.827    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 data_cont/bdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            data_cont/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 2.894ns (49.309%)  route 2.975ns (50.691%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.285ns = ( 15.005 - 6.720 ) 
    Source Clock Delay      (SCD):    8.807ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.558     8.807    data_cont/cEng_pixel_BUFG
    SLICE_X49Y19         FDRE                                         r  data_cont/bdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.456     9.263 r  data_cont/bdata_reg[5]/Q
                         net (fo=8, routed)           0.657     9.921    data_cont/bdatashift3[8]
    SLICE_X48Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.045 r  data_cont/ARG__1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.045    data_cont/ARG__1_carry_i_1_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.446 r  data_cont/ARG__1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.446    data_cont/ARG__1_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.668 r  data_cont/ARG__1_carry__0/O[0]
                         net (fo=2, routed)           0.804    11.472    data_cont/ARG__1_carry__0_n_7
    SLICE_X47Y19         LUT3 (Prop_lut3_I1_O)        0.328    11.800 r  data_cont/ARG__70_carry__0_i_1/O
                         net (fo=2, routed)           0.690    12.489    data_cont/ARG__70_carry__0_i_1_n_0
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.327    12.816 r  data_cont/ARG__70_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.816    data_cont/ARG__70_carry__0_i_5_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.217 r  data_cont/ARG__70_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.217    data_cont/ARG__70_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.331 r  data_cont/ARG__70_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.331    data_cont/ARG__70_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.553 r  data_cont/ARG__70_carry__2/O[0]
                         net (fo=4, routed)           0.824    14.378    data_cont/SHIFT_RIGHT__0[4]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.299    14.677 r  data_cont/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    14.677    data_cont/gamma_out[6]
    SLICE_X45Y21         FDRE                                         r  data_cont/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.436    15.005    data_cont/cEng_pixel_BUFG
    SLICE_X45Y21         FDRE                                         r  data_cont/data_out_reg[6]/C
                         clock pessimism              0.481    15.486    
                         clock uncertainty           -0.038    15.447    
    SLICE_X45Y21         FDRE (Setup_fdre_C_D)        0.031    15.478    data_cont/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                         -14.677    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 data_cont/bdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            data_cont/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.899ns  (logic 2.924ns (49.567%)  route 2.975ns (50.433%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.285ns = ( 15.005 - 6.720 ) 
    Source Clock Delay      (SCD):    8.807ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.558     8.807    data_cont/cEng_pixel_BUFG
    SLICE_X49Y19         FDRE                                         r  data_cont/bdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.456     9.263 r  data_cont/bdata_reg[5]/Q
                         net (fo=8, routed)           0.657     9.921    data_cont/bdatashift3[8]
    SLICE_X48Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.045 r  data_cont/ARG__1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.045    data_cont/ARG__1_carry_i_1_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.446 r  data_cont/ARG__1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.446    data_cont/ARG__1_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.668 r  data_cont/ARG__1_carry__0/O[0]
                         net (fo=2, routed)           0.804    11.472    data_cont/ARG__1_carry__0_n_7
    SLICE_X47Y19         LUT3 (Prop_lut3_I1_O)        0.328    11.800 r  data_cont/ARG__70_carry__0_i_1/O
                         net (fo=2, routed)           0.690    12.489    data_cont/ARG__70_carry__0_i_1_n_0
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.327    12.816 r  data_cont/ARG__70_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.816    data_cont/ARG__70_carry__0_i_5_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.217 r  data_cont/ARG__70_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.217    data_cont/ARG__70_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.331 r  data_cont/ARG__70_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.331    data_cont/ARG__70_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.553 r  data_cont/ARG__70_carry__2/O[0]
                         net (fo=4, routed)           0.824    14.378    data_cont/SHIFT_RIGHT__0[4]
    SLICE_X45Y21         LUT4 (Prop_lut4_I1_O)        0.329    14.707 r  data_cont/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    14.707    data_cont/gamma_out[7]
    SLICE_X45Y21         FDRE                                         r  data_cont/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.436    15.005    data_cont/cEng_pixel_BUFG
    SLICE_X45Y21         FDRE                                         r  data_cont/data_out_reg[7]/C
                         clock pessimism              0.481    15.486    
                         clock uncertainty           -0.038    15.447    
    SLICE_X45Y21         FDRE (Setup_fdre_C_D)        0.075    15.522    data_cont/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                         -14.707    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_red/e_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 1.200ns (20.491%)  route 4.656ns (79.509%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.077 - 6.720 ) 
    Source Clock Delay      (SCD):    8.873ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.624     8.873    color_filter/cEng_pixel_BUFG
    SLICE_X59Y58         FDRE                                         r  color_filter/gamma_smooth_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.456     9.329 f  color_filter/gamma_smooth_reg[0][1]/Q
                         net (fo=18, routed)          1.030    10.359    color_filter/BLUE_O[1]
    SLICE_X59Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.483 r  color_filter/dc_bias[3]_i_23__0/O
                         net (fo=1, routed)           0.577    11.060    color_filter/dc_bias[3]_i_23__0_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I4_O)        0.124    11.184 r  color_filter/dc_bias[3]_i_6/O
                         net (fo=69, routed)          0.730    11.914    color_filter/gamma_smooth_reg[0][7]_0
    SLICE_X59Y57         LUT3 (Prop_lut3_I0_O)        0.124    12.038 r  color_filter/dc_bias[3]_i_25/O
                         net (fo=2, routed)           0.643    12.681    color_filter/dc_bias[3]_i_25_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.805 r  color_filter/dc_bias[3]_i_16/O
                         net (fo=15, routed)          0.815    13.620    color_filter/dc_bias[3]_i_16_n_0
    SLICE_X61Y61         LUT4 (Prop_lut4_I0_O)        0.124    13.744 r  color_filter/dc_bias[3]_i_4/O
                         net (fo=13, routed)          0.861    14.605    color_filter/dc_bias[3]_i_4_n_0
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.124    14.729 r  color_filter/e[3]_i_1/O
                         net (fo=1, routed)           0.000    14.729    dvid_1/TMDS_encoder_red/e_reg[3]_0
    SLICE_X62Y53         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.509    15.077    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X62Y53         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[3]/C
                         clock pessimism              0.479    15.556    
                         clock uncertainty           -0.038    15.518    
    SLICE_X62Y53         FDRE (Setup_fdre_C_D)        0.029    15.547    dvid_1/TMDS_encoder_red/e_reg[3]
  -------------------------------------------------------------------
                         required time                         15.547    
                         arrival time                         -14.729    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.200ns (20.519%)  route 4.648ns (79.481%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.356ns = ( 15.076 - 6.720 ) 
    Source Clock Delay      (SCD):    8.873ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.624     8.873    color_filter/cEng_pixel_BUFG
    SLICE_X59Y58         FDRE                                         r  color_filter/gamma_smooth_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.456     9.329 f  color_filter/gamma_smooth_reg[0][1]/Q
                         net (fo=18, routed)          1.030    10.359    color_filter/BLUE_O[1]
    SLICE_X59Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.483 r  color_filter/dc_bias[3]_i_23__0/O
                         net (fo=1, routed)           0.577    11.060    color_filter/dc_bias[3]_i_23__0_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I4_O)        0.124    11.184 r  color_filter/dc_bias[3]_i_6/O
                         net (fo=69, routed)          0.793    11.977    color_filter/gamma_smooth_reg[0][7]_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124    12.101 r  color_filter/dc_bias[2]_i_10/O
                         net (fo=15, routed)          0.658    12.759    color_filter/dc_bias[2]_i_10_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I3_O)        0.124    12.883 f  color_filter/dc_bias[2]_i_3__0/O
                         net (fo=15, routed)          1.164    14.047    color_filter/dc_bias[2]_i_3__0_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.171 r  color_filter/dc_bias[3]_i_3__1/O
                         net (fo=1, routed)           0.426    14.597    color_filter/dc_bias[3]_i_3__1_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I1_O)        0.124    14.721 r  color_filter/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    14.721    dvid_1/TMDS_encoder_green/dc_bias_reg[3]_0[3]
    SLICE_X62Y58         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.508    15.076    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X62Y58         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.479    15.555    
                         clock uncertainty           -0.038    15.517    
    SLICE_X62Y58         FDRE (Setup_fdre_C_D)        0.029    15.546    dvid_1/TMDS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         15.546    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                  0.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_red/e_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/latched_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.717%)  route 0.203ns (61.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.593     2.758    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X62Y53         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.128     2.886 r  dvid_1/TMDS_encoder_red/e_reg[7]/Q
                         net (fo=1, routed)           0.203     3.089    dvid_1/TMDS_encoder_red_n_1
    SLICE_X62Y46         FDRE                                         r  dvid_1/latched_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.866     3.602    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y46         FDRE                                         r  dvid_1/latched_red_reg[7]/C
                         clock pessimism             -0.571     3.031    
    SLICE_X62Y46         FDRE (Hold_fdre_C_D)         0.016     3.047    dvid_1/latched_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.047    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_red/e_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/latched_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.586%)  route 0.267ns (65.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.593     2.758    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X62Y53         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     2.899 r  dvid_1/TMDS_encoder_red/e_reg[3]/Q
                         net (fo=1, routed)           0.267     3.166    dvid_1/TMDS_encoder_red_n_5
    SLICE_X62Y46         FDRE                                         r  dvid_1/latched_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.866     3.602    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y46         FDRE                                         r  dvid_1/latched_red_reg[3]/C
                         clock pessimism             -0.571     3.031    
    SLICE_X62Y46         FDRE (Hold_fdre_C_D)         0.066     3.097    dvid_1/latched_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_red/e_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/latched_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.630%)  route 0.291ns (67.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.593     2.758    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X62Y56         FDSE                                         r  dvid_1/TMDS_encoder_red/e_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDSE (Prop_fdse_C_Q)         0.141     2.899 r  dvid_1/TMDS_encoder_red/e_reg[6]/Q
                         net (fo=1, routed)           0.291     3.190    dvid_1/TMDS_encoder_red_n_2
    SLICE_X63Y44         FDRE                                         r  dvid_1/latched_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.866     3.602    dvid_1/cEng_pixel_BUFG
    SLICE_X63Y44         FDRE                                         r  dvid_1/latched_red_reg[6]/C
                         clock pessimism             -0.571     3.031    
    SLICE_X63Y44         FDRE (Hold_fdre_C_D)         0.070     3.101    dvid_1/latched_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.009%)  route 0.211ns (59.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.556     2.721    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     2.862 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=5, routed)           0.211     3.073    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[2]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.863     3.600    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.805     2.794    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.977    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_blue/e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.594     2.759    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X63Y50         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  dvid_1/TMDS_encoder_blue/e_reg[0]/Q
                         net (fo=1, routed)           0.056     2.956    dvid_1/TMDS_encoder_blue_n_9
    SLICE_X63Y50         FDRE                                         r  dvid_1/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.864     3.601    dvid_1/cEng_pixel_BUFG
    SLICE_X63Y50         FDRE                                         r  dvid_1/latched_blue_reg[0]/C
                         clock pessimism             -0.842     2.759    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.075     2.834    dvid_1/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.582     2.747    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X61Y23         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     2.888 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     2.944    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff[0]
    SLICE_X61Y23         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.849     3.585    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X61Y23         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.838     2.747    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.075     2.822    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.822    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.556     2.721    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X51Y21         FDSE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDSE (Prop_fdse_C_Q)         0.141     2.862 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/Q
                         net (fo=5, routed)           0.076     2.938    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/Q[0]
    SLICE_X50Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.983 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[1]_i_1__3/O
                         net (fo=1, routed)           0.000     2.983    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[1]_i_1__3_n_0
    SLICE_X50Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.825     3.561    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X50Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
                         clock pessimism             -0.827     2.734    
    SLICE_X50Y21         FDRE (Hold_fdre_C_D)         0.121     2.855    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dvid_1/latched_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/SERDES_blue/OSERDESE2_master/D8
                            (rising edge-triggered cell OSERDESE2 clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.041%)  route 0.273ns (65.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.594     2.759    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y50         FDRE                                         r  dvid_1/latched_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  dvid_1/latched_blue_reg[7]/Q
                         net (fo=1, routed)           0.273     3.173    dvid_1/SERDES_blue/Q[7]
    OLOGIC_X1Y46         OSERDESE2                                    r  dvid_1/SERDES_blue/OSERDESE2_master/D8
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.860     3.596    dvid_1/SERDES_blue/cEng_pixel_BUFG
    OLOGIC_X1Y46         OSERDESE2                                    r  dvid_1/SERDES_blue/OSERDESE2_master/CLKDIV
                         clock pessimism             -0.571     3.025    
    OLOGIC_X1Y46         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     3.044    dvid_1/SERDES_blue/OSERDESE2_master
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 data_cont/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            data_cont/SRAMADDR_O_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.557     2.722    data_cont/cEng_pixel_BUFG
    SLICE_X48Y20         FDRE                                         r  data_cont/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     2.863 r  data_cont/addr_reg[6]/Q
                         net (fo=1, routed)           0.051     2.914    data_cont/addr__0[6]
    SLICE_X49Y20         LUT4 (Prop_lut4_I3_O)        0.045     2.959 r  data_cont/SRAMADDR_O[6]_i_1/O
                         net (fo=1, routed)           0.000     2.959    data_cont/p_1_in[6]
    SLICE_X49Y20         FDRE                                         r  data_cont/SRAMADDR_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.825     3.561    data_cont/cEng_pixel_BUFG
    SLICE_X49Y20         FDRE                                         r  data_cont/SRAMADDR_O_reg[6]/C
                         clock pessimism             -0.826     2.735    
    SLICE_X49Y20         FDRE (Hold_fdre_C_D)         0.092     2.827    data_cont/SRAMADDR_O_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_blue/e_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/latched_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.281%)  route 0.119ns (45.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.593     2.758    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X61Y50         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     2.899 r  dvid_1/TMDS_encoder_blue/e_reg[2]/Q
                         net (fo=1, routed)           0.119     3.018    dvid_1/TMDS_encoder_blue_n_7
    SLICE_X62Y50         FDRE                                         r  dvid_1/latched_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.864     3.601    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y50         FDRE                                         r  dvid_1/latched_blue_reg[2]/C
                         clock pessimism             -0.805     2.796    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.075     2.871    dvid_1/latched_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_pixel
Waveform(ns):       { 0.000 3.360 }
Period(ns):         6.720
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.720       4.144      RAMB36_X1Y4      fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.720       4.565      BUFGCTRL_X0Y0    cEng_pixel_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.720       4.566      DSP48_X1Y10      data_cont/SRAMADDR_O0/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.720       206.640    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][2]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][3]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][4]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][5]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][6]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][7]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][8]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][9]_srl13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y28     Inst_vga_gen/queue_reg[13][vCounter][2]_srl13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y28     Inst_vga_gen/queue_reg[13][vCounter][3]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y27     Inst_vga_gen/queue_reg[13][hCounter][10]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y27     Inst_vga_gen/queue_reg[13][hCounter][10]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y27     Inst_vga_gen/queue_reg[13][hCounter][11]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y27     Inst_vga_gen/queue_reg[13][hCounter][11]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][2]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][2]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][3]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][3]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][4]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][4]_srl13/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cEng_spi
  To Clock:  cEng_spi

Setup :            0  Failing Endpoints,  Worst Slack       43.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.729ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.580ns (20.943%)  route 2.189ns (79.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 55.372 - 47.042 ) 
    Source Clock Delay      (SCD):    8.870ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.621     8.870    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     9.326 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.130    10.456    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124    10.580 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.059    11.640    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.482    55.372    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.853    
                         clock uncertainty           -0.041    55.812    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    55.369    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.369    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                 43.729    

Slack (MET) :             43.747ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.580ns (21.787%)  route 2.082ns (78.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 55.372 - 47.042 ) 
    Source Clock Delay      (SCD):    8.870ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.621     8.870    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     9.326 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.130    10.456    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124    10.580 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          0.952    11.533    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.482    55.372    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.853    
                         clock uncertainty           -0.041    55.812    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    55.280    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.280    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                 43.747    

Slack (MET) :             43.747ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.580ns (21.787%)  route 2.082ns (78.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 55.372 - 47.042 ) 
    Source Clock Delay      (SCD):    8.870ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.621     8.870    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     9.326 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.130    10.456    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124    10.580 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          0.952    11.533    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.482    55.372    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.853    
                         clock uncertainty           -0.041    55.812    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    55.280    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.280    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                 43.747    

Slack (MET) :             43.747ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.580ns (21.787%)  route 2.082ns (78.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 55.372 - 47.042 ) 
    Source Clock Delay      (SCD):    8.870ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.621     8.870    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     9.326 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.130    10.456    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124    10.580 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          0.952    11.533    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.482    55.372    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.853    
                         clock uncertainty           -0.041    55.812    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    55.280    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.280    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                 43.747    

Slack (MET) :             43.747ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.580ns (21.787%)  route 2.082ns (78.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 55.372 - 47.042 ) 
    Source Clock Delay      (SCD):    8.870ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.621     8.870    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     9.326 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.130    10.456    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124    10.580 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          0.952    11.533    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.482    55.372    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.853    
                         clock uncertainty           -0.041    55.812    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    55.280    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.280    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                 43.747    

Slack (MET) :             43.844ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.580ns (22.605%)  route 1.986ns (77.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 55.372 - 47.042 ) 
    Source Clock Delay      (SCD):    8.870ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.621     8.870    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     9.326 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.130    10.456    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124    10.580 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          0.856    11.436    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.482    55.372    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.853    
                         clock uncertainty           -0.041    55.812    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    55.280    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.280    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                 43.844    

Slack (MET) :             43.844ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.580ns (22.605%)  route 1.986ns (77.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 55.372 - 47.042 ) 
    Source Clock Delay      (SCD):    8.870ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.621     8.870    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     9.326 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.130    10.456    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124    10.580 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          0.856    11.436    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.482    55.372    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.853    
                         clock uncertainty           -0.041    55.812    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    55.280    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.280    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                 43.844    

Slack (MET) :             43.844ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.580ns (22.605%)  route 1.986ns (77.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 55.372 - 47.042 ) 
    Source Clock Delay      (SCD):    8.870ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.621     8.870    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     9.326 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.130    10.456    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124    10.580 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          0.856    11.436    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.482    55.372    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.853    
                         clock uncertainty           -0.041    55.812    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    55.280    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.280    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                 43.844    

Slack (MET) :             43.844ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.580ns (22.605%)  route 1.986ns (77.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 55.372 - 47.042 ) 
    Source Clock Delay      (SCD):    8.870ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.621     8.870    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     9.326 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.130    10.456    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124    10.580 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          0.856    11.436    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.482    55.372    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.853    
                         clock uncertainty           -0.041    55.812    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    55.280    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.280    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                 43.844    

Slack (MET) :             43.854ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.766ns (25.005%)  route 2.297ns (74.995%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.354ns = ( 55.396 - 47.042 ) 
    Source Clock Delay      (SCD):    8.870ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.621     8.870    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X64Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     9.388 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/Q
                         net (fo=7, routed)           1.113    10.501    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.625 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_2/O
                         net (fo=1, routed)           0.665    11.290    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_2_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.124    11.414 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_1/O
                         net (fo=1, routed)           0.519    11.934    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.505    55.396    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/C
                         clock pessimism              0.495    55.891    
                         clock uncertainty           -0.041    55.850    
    SLICE_X63Y22         FDRE (Setup_fdre_C_D)       -0.062    55.788    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg
  -------------------------------------------------------------------
                         required time                         55.788    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                 43.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.586%)  route 0.217ns (59.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.556     2.721    spi_top/CLK
    SLICE_X52Y21         FDRE                                         r  spi_top/SPIDATA_O_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.148     2.869 r  spi_top/SPIDATA_O_reg[40]/Q
                         net (fo=1, routed)           0.217     3.085    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[40]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.866     3.603    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.797    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.243     3.040    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.476%)  route 0.218ns (59.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.556     2.721    spi_top/CLK
    SLICE_X52Y21         FDRE                                         r  spi_top/SPIDATA_O_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.148     2.869 r  spi_top/SPIDATA_O_reg[56]/Q
                         net (fo=1, routed)           0.218     3.086    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[56]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.866     3.603    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.797    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.243     3.040    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.147%)  route 0.230ns (60.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.556     2.721    spi_top/CLK
    SLICE_X52Y21         FDRE                                         r  spi_top/SPIDATA_O_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.148     2.869 r  spi_top/SPIDATA_O_reg[46]/Q
                         net (fo=1, routed)           0.230     3.099    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[46]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.866     3.603    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.797    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.242     3.039    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.639%)  route 0.272ns (62.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.554     2.719    spi_top/CLK
    SLICE_X52Y26         FDRE                                         r  spi_top/SPIDATA_O_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164     2.883 r  spi_top/SPIDATA_O_reg[44]/Q
                         net (fo=1, routed)           0.272     3.155    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[44]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.866     3.603    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.797    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     3.093    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.868%)  route 0.233ns (61.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.556     2.721    spi_top/CLK
    SLICE_X52Y21         FDRE                                         r  spi_top/SPIDATA_O_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.148     2.869 r  spi_top/SPIDATA_O_reg[58]/Q
                         net (fo=1, routed)           0.233     3.102    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[58]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.866     3.603    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.797    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.243     3.040    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.553%)  route 0.273ns (62.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.554     2.719    spi_top/CLK
    SLICE_X52Y26         FDRE                                         r  spi_top/SPIDATA_O_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164     2.883 r  spi_top/SPIDATA_O_reg[57]/Q
                         net (fo=1, routed)           0.273     3.156    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[57]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.866     3.603    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.797    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                      0.296     3.093    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.289%)  route 0.260ns (63.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.555     2.720    spi_top/CLK
    SLICE_X56Y24         FDRE                                         r  spi_top/SPIDATA_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.148     2.868 r  spi_top/SPIDATA_O_reg[7]/Q
                         net (fo=1, routed)           0.260     3.128    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.866     3.603    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.797    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.243     3.040    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.255%)  route 0.260ns (63.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.558     2.723    spi_top/CLK
    SLICE_X56Y21         FDRE                                         r  spi_top/SPIDATA_O_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_fdre_C_Q)         0.148     2.871 r  spi_top/SPIDATA_O_reg[30]/Q
                         net (fo=1, routed)           0.260     3.131    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[30]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.866     3.603    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.797    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.243     3.040    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.107%)  route 0.303ns (64.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.558     2.723    spi_top/CLK
    SLICE_X56Y21         FDRE                                         r  spi_top/SPIDATA_O_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_fdre_C_Q)         0.164     2.887 r  spi_top/SPIDATA_O_reg[17]/Q
                         net (fo=1, routed)           0.303     3.190    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[17]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.866     3.603    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.797    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.296     3.093    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.706%)  route 0.309ns (65.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.558     2.723    spi_top/CLK
    SLICE_X56Y21         FDRE                                         r  spi_top/SPIDATA_O_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_fdre_C_Q)         0.164     2.887 r  spi_top/SPIDATA_O_reg[20]/Q
                         net (fo=1, routed)           0.309     3.195    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[20]
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.866     3.603    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.797    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.296     3.093    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           3.195    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_spi
Waveform(ns):       { 0.000 23.521 }
Period(ns):         47.042
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         47.042      44.466     RAMB36_X1Y4      fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         47.042      44.887     BUFGCTRL_X0Y2    cEng_spi_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         47.042      45.793     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X53Y20     spi_top/SPIDATA_O_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X56Y21     spi_top/SPIDATA_O_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X55Y20     spi_top/SPIDATA_O_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X58Y21     spi_top/SPIDATA_O_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X55Y20     spi_top/SPIDATA_O_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X56Y21     spi_top/SPIDATA_O_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X56Y21     spi_top/SPIDATA_O_reg[21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       47.042      166.318    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X58Y26     spi_top/SPIDATA_O_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X58Y26     spi_top/SPIDATA_O_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X51Y22     spi_top/SPIDATA_O_reg[54]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X51Y22     spi_top/SPIDATA_O_reg[62]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X58Y26     spi_top/SPIDATA_O_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X53Y20     spi_top/SPIDATA_O_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X55Y20     spi_top/SPIDATA_O_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X55Y20     spi_top/SPIDATA_O_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X55Y20     spi_top/SPIDATA_O_reg[34]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X53Y20     spi_top/SPIDATA_O_reg[36]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X53Y20     spi_top/SPIDATA_O_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X55Y20     spi_top/SPIDATA_O_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X58Y21     spi_top/SPIDATA_O_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X55Y20     spi_top/SPIDATA_O_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X58Y26     spi_top/SPIDATA_O_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X58Y21     spi_top/SPIDATA_O_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X58Y26     spi_top/SPIDATA_O_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X55Y20     spi_top/SPIDATA_O_reg[34]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X53Y20     spi_top/SPIDATA_O_reg[36]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X53Y20     spi_top/SPIDATA_O_reg[38]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       41.666      171.694    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cEng_spi
  To Clock:  cEng_pixel

Setup :            0  Failing Endpoints,  Worst Slack        4.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_spi rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.419ns (21.947%)  route 1.490ns (78.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.288ns = ( 15.008 - 6.720 ) 
    Source Clock Delay      (SCD):    8.807ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.558     8.807    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X51Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.419     9.226 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=3, routed)           1.490    10.717    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X49Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.439    15.008    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X49Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism              0.316    15.323    
                         clock uncertainty           -0.161    15.162    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)       -0.219    14.943    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_spi rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.456ns (22.974%)  route 1.529ns (77.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.290ns = ( 15.010 - 6.720 ) 
    Source Clock Delay      (SCD):    8.807ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.558     8.807    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X51Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456     9.263 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=4, routed)           1.529    10.792    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X50Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.441    15.010    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X50Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism              0.316    15.325    
                         clock uncertainty           -0.161    15.164    
    SLICE_X50Y20         FDRE (Setup_fdre_C_D)       -0.028    15.136    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_spi rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.456ns (23.197%)  route 1.510ns (76.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.290ns = ( 15.010 - 6.720 ) 
    Source Clock Delay      (SCD):    8.807ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.558     8.807    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X51Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456     9.263 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=6, routed)           1.510    10.773    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X50Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.441    15.010    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X50Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism              0.316    15.325    
                         clock uncertainty           -0.161    15.164    
    SLICE_X50Y20         FDRE (Setup_fdre_C_D)       -0.031    15.133    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_spi rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.419ns (24.068%)  route 1.322ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.290ns = ( 15.010 - 6.720 ) 
    Source Clock Delay      (SCD):    8.807ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.558     8.807    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X51Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.419     9.226 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=5, routed)           1.322    10.548    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X50Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.441    15.010    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X50Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism              0.316    15.325    
                         clock uncertainty           -0.161    15.164    
    SLICE_X50Y20         FDRE (Setup_fdre_C_D)       -0.220    14.944    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  4.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.128ns (18.030%)  route 0.582ns (81.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.557     2.722    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X51Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128     2.850 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=5, routed)           0.582     3.432    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X50Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.826     3.562    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X50Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.525     3.038    
                         clock uncertainty            0.161     3.199    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)        -0.002     3.197    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.717%)  route 0.655ns (82.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.557     2.722    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X51Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.141     2.863 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=4, routed)           0.655     3.518    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X50Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.826     3.562    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X50Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism             -0.525     3.038    
                         clock uncertainty            0.161     3.199    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)         0.063     3.262    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           3.518    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.742%)  route 0.654ns (82.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.557     2.722    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X51Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.141     2.863 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=6, routed)           0.654     3.517    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X50Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.826     3.562    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X50Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.525     3.038    
                         clock uncertainty            0.161     3.199    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)         0.059     3.258    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.128ns (15.364%)  route 0.705ns (84.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.557     2.722    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X51Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128     2.850 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=3, routed)           0.705     3.555    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X49Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.824     3.560    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X49Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism             -0.525     3.036    
                         clock uncertainty            0.161     3.197    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.022     3.219    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.219    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  0.336    





---------------------------------------------------------------------------------------------------
From Clock:  cEng_pixel
  To Clock:  cEng_spi

Setup :            0  Failing Endpoints,  Worst Slack        4.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_spi rise@47.042ns - cEng_pixel rise@40.322ns)
  Data Path Delay:        2.043ns  (logic 0.419ns (20.505%)  route 1.624ns (79.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.290ns = ( 55.332 - 47.042 ) 
    Source Clock Delay      (SCD):    8.806ns = ( 49.128 - 40.322 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     40.322    40.322 r  
    A16                                               0.000    40.322 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    40.322    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    41.779 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    44.052    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    44.148 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    45.726    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    45.814 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.475    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.571 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.557    49.128    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.419    49.547 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=4, routed)           1.624    51.172    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X54Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.441    55.332    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X54Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism              0.316    55.647    
                         clock uncertainty           -0.161    55.486    
    SLICE_X54Y20         FDRE (Setup_fdre_C_D)       -0.200    55.286    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         55.286    
                         arrival time                         -51.172    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_spi rise@47.042ns - cEng_pixel rise@40.322ns)
  Data Path Delay:        2.159ns  (logic 0.456ns (21.122%)  route 1.703ns (78.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.290ns = ( 55.332 - 47.042 ) 
    Source Clock Delay      (SCD):    8.806ns = ( 49.128 - 40.322 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     40.322    40.322 r  
    A16                                               0.000    40.322 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    40.322    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    41.779 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    44.052    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    44.148 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    45.726    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    45.814 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.475    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.571 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.557    49.128    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    49.584 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=5, routed)           1.703    51.287    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X54Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.441    55.332    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X54Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism              0.316    55.647    
                         clock uncertainty           -0.161    55.486    
    SLICE_X54Y20         FDRE (Setup_fdre_C_D)       -0.028    55.458    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         55.458    
                         arrival time                         -51.287    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_spi rise@47.042ns - cEng_pixel rise@40.322ns)
  Data Path Delay:        1.865ns  (logic 0.419ns (22.472%)  route 1.446ns (77.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.290ns = ( 55.332 - 47.042 ) 
    Source Clock Delay      (SCD):    8.806ns = ( 49.128 - 40.322 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     40.322    40.322 r  
    A16                                               0.000    40.322 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    40.322    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    41.779 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    44.052    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    44.148 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    45.726    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    45.814 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.475    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.571 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.557    49.128    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.419    49.547 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=6, routed)           1.446    50.993    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X54Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.441    55.332    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X54Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism              0.316    55.647    
                         clock uncertainty           -0.161    55.486    
    SLICE_X54Y20         FDRE (Setup_fdre_C_D)       -0.220    55.266    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         55.266    
                         arrival time                         -50.993    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_spi rise@47.042ns - cEng_pixel rise@40.322ns)
  Data Path Delay:        1.847ns  (logic 0.456ns (24.692%)  route 1.391ns (75.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.290ns = ( 55.332 - 47.042 ) 
    Source Clock Delay      (SCD):    8.806ns = ( 49.128 - 40.322 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     40.322    40.322 r  
    A16                                               0.000    40.322 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    40.322    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    41.779 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    44.052    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    44.148 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    45.726    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    45.814 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.475    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.571 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         1.557    49.128    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    49.584 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/Q
                         net (fo=7, routed)           1.391    50.975    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X54Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.441    55.332    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X54Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism              0.316    55.647    
                         clock uncertainty           -0.161    55.486    
    SLICE_X54Y20         FDRE (Setup_fdre_C_D)       -0.016    55.470    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         55.470    
                         arrival time                         -50.975    
  -------------------------------------------------------------------
                         slack                                  4.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.509%)  route 0.621ns (81.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.556     2.721    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     2.862 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/Q
                         net (fo=7, routed)           0.621     3.483    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X54Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.826     3.562    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X54Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.525     3.038    
                         clock uncertainty            0.161     3.199    
    SLICE_X54Y20         FDRE (Hold_fdre_C_D)         0.060     3.259    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.128ns (17.741%)  route 0.594ns (82.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.556     2.721    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.128     2.849 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=6, routed)           0.594     3.442    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X54Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.826     3.562    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X54Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.525     3.038    
                         clock uncertainty            0.161     3.199    
    SLICE_X54Y20         FDRE (Hold_fdre_C_D)        -0.002     3.197    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.128ns (15.659%)  route 0.689ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.556     2.721    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.128     2.849 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=4, routed)           0.689     3.538    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X54Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.826     3.562    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X54Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism             -0.525     3.038    
                         clock uncertainty            0.161     3.199    
    SLICE_X54Y20         FDRE (Hold_fdre_C_D)         0.010     3.209    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.141ns (15.845%)  route 0.749ns (84.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=348, routed)         0.556     2.721    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     2.862 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=5, routed)           0.749     3.611    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X54Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.826     3.562    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X54Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism             -0.525     3.038    
                         clock uncertainty            0.161     3.199    
    SLICE_X54Y20         FDRE (Hold_fdre_C_D)         0.063     3.262    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  0.349    





