--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml display_on_board.twx display_on_board.ncd -o
display_on_board.twr display_on_board.pcf -ucf BasysRevEGeneral.ucf

Design file:              display_on_board.ncd
Physical constraint file: display_on_board.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
in_value<0> |    3.851(R)|   -0.328(R)|clock_BUFGP       |   0.000|
in_value<1> |    3.851(R)|   -0.328(R)|clock_BUFGP       |   0.000|
in_value<2> |    3.858(R)|   -0.336(R)|clock_BUFGP       |   0.000|
in_value<3> |    3.873(R)|   -0.354(R)|clock_BUFGP       |   0.000|
load_value  |    2.723(R)|    0.652(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cathodes<0> |    9.660(R)|clock_BUFGP       |   0.000|
cathodes<1> |   10.671(R)|clock_BUFGP       |   0.000|
cathodes<2> |    9.937(R)|clock_BUFGP       |   0.000|
cathodes<3> |   10.309(R)|clock_BUFGP       |   0.000|
cathodes<4> |   10.165(R)|clock_BUFGP       |   0.000|
cathodes<5> |   10.430(R)|clock_BUFGP       |   0.000|
cathodes<6> |   12.275(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+


Analysis completed Wed Jan 29 17:38:29 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4507 MB



