git clone --depth 1 --no-tags https://github.com/armcortex/practice-archive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675939165
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1to6-08.08.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675950813
git clone --depth 1 --no-tags https://github.com/Raymond0429/Digital_CPICIC_6th.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676348507
git clone --depth 1 --no-tags https://github.com/agamani22/Implementation-of-MUX-based-Logic-JK-Synchronous-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676059751
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-FC84to10-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671796034
git clone --depth 1 --no-tags https://github.com/johnnyzaet08/CE4303-Operating_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672122113
git clone --depth 1 --no-tags https://github.com/Mohamedaboelnaga/-32-bit-Single-Cycle-Risc--V-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674744920
git clone --depth 1 --no-tags https://github.com/radic2682/16_bit_Kogge_Stone_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674289300
git clone --depth 1 --no-tags https://github.com/eunsujo/eunsuuu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675013125
git clone --depth 1 --no-tags https://github.com/gunavant-s/PISO_Day-017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674862155
git clone --depth 1 --no-tags https://github.com/vijay-nayeka/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677125422
git clone --depth 1 --no-tags https://github.com/I-am-VarunM/ZCU102_src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676547902
git clone --depth 1 --no-tags https://github.com/songqiuyu/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676426057
git clone --depth 1 --no-tags https://github.com/gunavant-s/Decade_Counter_Day-008.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671306949
git clone --depth 1 --no-tags https://github.com/SaulGarciaR/aes256_impl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671392895
git clone --depth 1 --no-tags https://github.com/metolone-xyz/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674028974
git clone --depth 1 --no-tags https://github.com/longnt1241/CDC-Handshake-Synchronizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676586671
git clone --depth 1 --no-tags https://github.com/Chiruradiant/verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676957266
git clone --depth 1 --no-tags https://github.com/Foxlisic/M8088.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677633762
git clone --depth 1 --no-tags https://github.com/Sarthak14082003/Dual_port_asy_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677423265
git clone --depth 1 --no-tags https://github.com/AndersonHsieh0330/softcore_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674063040
git clone --depth 1 --no-tags https://github.com/guilhermedebrites/Arq-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675064383
git clone --depth 1 --no-tags https://github.com/gg407/projects_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674119219
git clone --depth 1 --no-tags https://github.com/Mr-MOB/Verilog-Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674358907
git clone --depth 1 --no-tags https://github.com/saisreenivasareddy/APB_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674503288
git clone --depth 1 --no-tags https://github.com/fleb72/FPGA-WS2812B-RGB12leds-ring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674580470
git clone --depth 1 --no-tags https://github.com/avaneeshreddy20/functional_verification_calc1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674845205
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1-08.02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673669675
git clone --depth 1 --no-tags https://github.com/celiltosun/10x10_Tic_Tac_Toe-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674431338
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/Traffic-Light-Controller-using-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673891744
git clone --depth 1 --no-tags https://github.com/ege-turan/ask_v0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674394345
git clone --depth 1 --no-tags https://github.com/hanyifansuda/Hierarchical-Sketch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674466615
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-LeNet5-END-08.09.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676327087
git clone --depth 1 --no-tags https://github.com/WeiChiaKung/Logic_Design_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676369358
git clone --depth 1 --no-tags https://github.com/yogeshk0126/LUT-Optimization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675331626
git clone --depth 1 --no-tags https://github.com/MoustafaDarsh/Softmax_And_Exponential.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675915434
git clone --depth 1 --no-tags https://github.com/ssshah389/Sahil_MWSCAS2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675377223
git clone --depth 1 --no-tags https://github.com/abaggarwal27/Dynamic-Traffic-Light-Controller-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672912993
git clone --depth 1 --no-tags https://github.com/bcdduffy/hdl-projects-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672658080
git clone --depth 1 --no-tags https://github.com/SenthilMurugan-03/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672221257
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1-08.02-night.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673710369
git clone --depth 1 --no-tags https://github.com/ParvChandola09/RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673247753
git clone --depth 1 --no-tags https://github.com/MSinare/LogicGates_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673309288
git clone --depth 1 --no-tags https://github.com/ErenYagar/cnt4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677327398
git clone --depth 1 --no-tags https://github.com/KAZIcodes/Vending-Machine-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676933835
git clone --depth 1 --no-tags https://github.com/mole99/interconnect-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676945978
git clone --depth 1 --no-tags https://github.com/GohYuJin/MojoLucidWAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677023024
git clone --depth 1 --no-tags https://github.com/deepkanhai/12_hour_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677359307
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/clocks_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675157196
git clone --depth 1 --no-tags https://github.com/SolankiPratikkumar/IIITB_PRATIKKUMAR_ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672747425
git clone --depth 1 --no-tags https://github.com/trong420/CPU-structural.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677382322
git clone --depth 1 --no-tags https://github.com/gunavant-s/Mod-N_Counter-Day-022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676761177
git clone --depth 1 --no-tags https://github.com/Foxlisic/Z80CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675985849
git clone --depth 1 --no-tags https://github.com/AfifehGhaemnia/Frac_VSDVersion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671923955
git clone --depth 1 --no-tags https://github.com/Shreyash420024/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671808647
git clone --depth 1 --no-tags https://github.com/gunavant-s/JK_Flip_Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672413720
git clone --depth 1 --no-tags https://github.com/Mendandukka/efabless_mpw7h.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672628994
git clone --depth 1 --no-tags https://github.com/ege-turan/dpsk_v0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674395066
git clone --depth 1 --no-tags https://github.com/Sln-19/Arbiter_Implimentation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673291411
git clone --depth 1 --no-tags https://github.com/FreitasFPGASolutions/PYNQ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671579236
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-FC84to10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671395146
git clone --depth 1 --no-tags https://github.com/saiprasanna12345/MIPS32-RSIC-processor-implementation-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672818293
git clone --depth 1 --no-tags https://github.com/ayaahmed20018414/Pipelined-RISCV-processor-with-full-hazard-handling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675323042
git clone --depth 1 --no-tags https://github.com/Kulsoomgit/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675624404
git clone --depth 1 --no-tags https://github.com/wjh888666/wjh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675379788
git clone --depth 1 --no-tags https://github.com/h-kaushik/single-precision-complex-arithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676188233
git clone --depth 1 --no-tags https://github.com/gunavant-s/Ring_Counter-Day021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676332864
git clone --depth 1 --no-tags https://github.com/ErenYagar/RCA_clk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677327040
git clone --depth 1 --no-tags https://github.com/IITG-SRC/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674860437
git clone --depth 1 --no-tags https://github.com/bratin03/5TH-SEMESTER-CSE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673620435
git clone --depth 1 --no-tags https://github.com/Steffi-Roy/Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675156271
git clone --depth 1 --no-tags https://github.com/Pizbo1/SideChannelDisassemblyIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675101360
git clone --depth 1 --no-tags https://github.com/Af-Oaks/Processador8bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676284550
git clone --depth 1 --no-tags https://github.com/MoamenSAlkady/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677632099
git clone --depth 1 --no-tags https://github.com/yuvi15158/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677626479
git clone --depth 1 --no-tags https://github.com/Tawfeeq2507/pes_asic_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677735483
git clone --depth 1 --no-tags https://github.com/AITT000/CPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677767487
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-LeNet5-6Mult-END-08.09.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677288486
git clone --depth 1 --no-tags https://github.com/framazzaa/HDMI-Controller-ES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672200444
git clone --depth 1 --no-tags https://github.com/zeroleaked/hdlLPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674648002
git clone --depth 1 --no-tags https://github.com/m7md5303/Single-cycle-Risk-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672095886
git clone --depth 1 --no-tags https://github.com/MapleDSP/VBuilder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672327459
git clone --depth 1 --no-tags https://github.com/siliconised/single_cycle_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672429752
git clone --depth 1 --no-tags https://github.com/richardhkbrown/BldcDriver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674848378
git clone --depth 1 --no-tags https://github.com/arishsatheesan/Xoodoo-NC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675308825
git clone --depth 1 --no-tags https://github.com/Mendandukka/efabless_mpw8c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672566398
git clone --depth 1 --no-tags https://github.com/zxtres/testplaca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672554777
