Fitter report for ex20
Thu Oct 05 12:08:30 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Netlist Optimizations
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. Bidir Pins
 10. I/O Bank Usage
 11. All Package Pins
 12. PLL Summary
 13. PLL Usage
 14. Output Pin Default Load For Reported TCO
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Fitter RAM Summary
 22. Interconnect Usage Summary
 23. LAB Logic Elements
 24. LAB-wide Signals
 25. LAB Signals Sourced
 26. LAB Signals Sourced Out
 27. LAB Distinct Inputs
 28. Fitter Device Options
 29. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; Fitter Summary                                                       ;
+-----------------------+----------------------------------------------+
; Fitter Status         ; Successful - Thu Oct 05 12:08:30 2006        ;
; Quartus II Version    ; 6.0 Build 202 06/20/2006 SP 1 SJ Web Edition ;
; Revision Name         ; ex20                                         ;
; Top-level Entity Name ; T8052_Toplevel                               ;
; Family                ; Cyclone                                      ;
; Device                ; EP1C12F256C7                                 ;
; Timing Models         ; Final                                        ;
; Total logic elements  ; 3,923 / 12,060 ( 33 % )                      ;
; Total pins            ; 41 / 185 ( 22 % )                            ;
; Total virtual pins    ; 0                                            ;
; Total memory bits     ; 176,128 / 239,616 ( 74 % )                   ;
; Total PLLs            ; 1 / 2 ( 50 % )                               ;
+-----------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                     ;
+----------------------------------------------------+---------------+--------------------------------+
; Option                                             ; Setting       ; Default Value                  ;
+----------------------------------------------------+---------------+--------------------------------+
; Device                                             ; EP1C12F256C7  ;                                ;
; Use smart compilation                              ; On            ; Off                            ;
; Router Timing Optimization Level                   ; MAXIMUM       ; Normal                         ;
; Placement Effort Multiplier                        ; 1.2           ; 1.0                            ;
; Router Effort Multiplier                           ; 1.2           ; 1.0                            ;
; Optimize Hold Timing                               ; All paths     ; IO Paths and Minimum TPD Paths ;
; Optimize Timing                                    ; Extra effort  ; Normal compilation             ;
; Perform Physical Synthesis for Combinational Logic ; On            ; Off                            ;
; Perform Register Duplication                       ; On            ; Off                            ;
; Perform Register Retiming                          ; On            ; Off                            ;
; Physical Synthesis Effort Level                    ; Extra         ; Normal                         ;
; Optimize Fast-Corner Timing                        ; Off           ; Off                            ;
; Optimize IOC Register Placement for Timing         ; On            ; On                             ;
; Limit to One Fitting Attempt                       ; Off           ; Off                            ;
; Final Placement Optimizations                      ; Automatically ; Automatically                  ;
; Fitter Aggressive Routability Optimizations        ; Automatically ; Automatically                  ;
; Fitter Initial Placement Seed                      ; 1             ; 1                              ;
; Slow Slew Rate                                     ; Off           ; Off                            ;
; PCI I/O                                            ; Off           ; Off                            ;
; Weak Pull-Up Resistor                              ; Off           ; Off                            ;
; Enable Bus-Hold Circuitry                          ; Off           ; Off                            ;
; Auto Global Memory Control Signals                 ; Off           ; Off                            ;
; Auto Packed Registers -- Cyclone                   ; Auto          ; Auto                           ;
; Auto Delay Chains                                  ; On            ; On                             ;
; Auto Merge PLLs                                    ; On            ; On                             ;
; Perform Asynchronous Signal Pipelining             ; Off           ; Off                            ;
; Fitter Effort                                      ; Auto Fit      ; Auto Fit                       ;
; Logic Cell Insertion - Logic Duplication           ; Auto          ; Auto                           ;
; Auto Register Duplication                          ; Auto          ; Auto                           ;
; Auto Global Clock                                  ; On            ; On                             ;
; Auto Global Register Control Signals               ; On            ; On                             ;
+----------------------------------------------------+---------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+--------------------+---------------------+-----------+------------------+------------------+
; Node                                                                                                                                                                                         ; Action   ; Operation          ; Reason              ; Node Port ; Destination Node ; Destination Port ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+--------------------+---------------------+-----------+------------------+------------------+
; Graphiccard:GC|CPU_DataOut_s~23297                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23298                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CursCol[2]~568_BDD500                                                                                                                                                         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_Addr_r[2]                                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_Addr_r[2]~31_BDD888                                                                                                                                                              ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData_en[5]                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData_en[5]~77                                                                                                                                                                   ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData_en[7]                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22073                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22083                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22093                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22176                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22190                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22269_BDD152                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22278_BDD486                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22285_BDD513                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22287_BDD516                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22295_BDD625                                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22297_BDD627                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22301_BDD720                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22302_BDD741                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22307_BDD828                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|PS2Keyboard:PS2Kbd|CmdReg[2]                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3552                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3561_BDD202                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3569_BDD238                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3575_BDD291                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3576_BDD292                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3581_BDD344                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3582_BDD345                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3589_BDD355                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3590_BDD356                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3591_BDD357                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3592_BDD376                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3593_BDD409                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3594_BDD410                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3597_BDD413                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3598_BDD414                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3599_BDD423                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3600_BDD424                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3602_BDD426                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3603_BDD427                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3604_BDD452                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3605_BDD453                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3609_BDD457                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3804                                                                                                                                                                ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3837                                                                                                                                                                ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3838                                                                                                                                                                ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5308_BDD68                                                                                                                                                         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5314_BDD277                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5315_BDD278                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5319_BDD282                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5320_BDD283                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5324_BDD287                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5325_BDD288                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|B[2]                                                                                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal21~1204_BDD297                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|IP[2]                                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Inst2[0]                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21835                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21845                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21857                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21903                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21905                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21913                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21929                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21931                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21957                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21963                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21969                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21972                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21985_BDD214                                                                                                                                                   ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22005_BDD301                                                                                                                                                   ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22034_BDD606                                                                                                                                                   ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22040_BDD620                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22044_BDD663                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[2]~967                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_ACC_Z~92_BDD81                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|OPC[0]                                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|OPC[2]                                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|OPC[3]                                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|OPC[4]                                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|OPC[5]                                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|OPC[6]                                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|OPC[8]                                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|OPC[9]                                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|OPC[10]                                                                                                                                                                  ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|OPC[13]                                                                                                                                                                  ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|OPC[14]                                                                                                                                                                  ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|OPC[15]                                                                                                                                                                  ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Old_Mem_B[2]                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Old_Mem_B[7]                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Op_A[7]~718                                                                                                                                                              ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[7]~86_BDD716                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[7]~101_BDD837                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[9]~64_BDD35                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[9]~65_BDD36                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[9]~66_BDD37                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[9]~76_BDD507                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[10]~75_BDD105                                                                                                                                                         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PSW[4]                                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PSW~1737                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|RAM_Addr~2288                                                                                                                                                            ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|RAM_Addr~2289                                                                                                                                                            ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|RAM_Addr~2290                                                                                                                                                            ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[0]~9601                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[2]~9621                                                                                                                                                         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[2]~9745_BDD8                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[7]~9753_BDD87                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[9]~9702                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[1]~54_BDD520                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[1]~149_BDD876                                                                                                                                                ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[1]~150_BDD877                                                                                                                                                ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~29_BDD111                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~31_BDD113                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~131_BDD830                                                                                                                                                ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[5]~138_BDD840                                                                                                                                                ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[6]~135_BDD834                                                                                                                                                ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[7]~80_BDD575                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1653                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1698_BDD53                                                                                                                                                     ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[3]~2693_BDD266                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[4]~2689_BDD262                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[5]~2697_BDD270                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[6]~2701_BDD274                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[7]~2685_BDD258                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~843_BDD861                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~844_BDD862                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[2]~20602                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20632                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20731_BDD693                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20736_BDD698                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|AOP2[0]~689                                                                                                                                                  ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add11~218                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~733_BDD929                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~734_BDD930                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~735_BDD931                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33701                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33703                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33719_BDD383                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IOP[0]~355                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|iReady~47                                                                                                                                                                ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process0~271                                                                                                                                                             ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process0~272                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process4~5                                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process5~3                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~7                                                                                                                                                              ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal20~40_BDD884                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal22~42_BDD629                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal34~35                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal34~37_BDD599                                                                                                                                                   ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|IE[2]                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|PCON[2]                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|TCON[2]                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Port:tp0|Port_Output[2]                                                                                                                                                         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Port:tp1|Port_Output[2]                                                                                                                                                         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Port:tp2|Port_Output[2]                                                                                                                                                         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Port:tp3|Port_Output[2]                                                                                                                                                         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Cnt0[2]                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Cnt0[10]                                                                                                                                                              ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Cnt1[2]                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Cnt1[10]                                                                                                                                                              ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|TMOD[1]                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|TMOD[2]                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC2:tc2|Cnt[2]                                                                                                                                                                  ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC2:tc2|Cnt[10]                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC2:tc2|Cpt[2]                                                                                                                                                                  ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC2:tc2|Cpt[10]                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC2:tc2|TCON[2]                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_UART:uart|Add4~147                                                                                                                                                              ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_UART:uart|SCON~2447                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_UART:uart|TX_Bit_Cnt[2]                                                                                                                                                         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_UART:uart|TX_Bit_Cnt~581                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_UART:uart|TX_Data[2]                                                                                                                                                            ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|sevenseg_if:SevSeg|EnableReg[2]                                                                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|sevenseg_if:SevSeg|LedReg[0][2]                                                                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|sevenseg_if:SevSeg|LedReg[1][2]                                                                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|sevenseg_if:SevSeg|LedReg[2][2]                                                                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|sevenseg_if:SevSeg|LedReg[3][2]                                                                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|Add5~162                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s[1]~23233                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s[1]~23308_BDD392                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s[1]~23309_BDD393                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s[1]~23310_BDD394                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s[1]~23311_BDD395                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s[1]~23312_BDD396                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s[1]~23313_BDD397                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s[4]~23290                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s[4]~23314_BDD402                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s[4]~23315_BDD403                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s[4]~23316_BDD404                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s[4]~23317_BDD405                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s[4]~23318_BDD406                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s[4]~23319_BDD407                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s[4]~23320_BDD408                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23229                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23231                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23232                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23239                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23240                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23287                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23288                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23289                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23294                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23295                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23321_BDD476                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23322_BDD477                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23323_BDD478                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23324_BDD479                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23325_BDD480                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23326_BDD481                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23327_BDD482                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23328_BDD483                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23329_BDD484                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CPU_DataOut_s~23330_BDD485                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CursCol[2]                                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CursCol[2]~564_BDD496                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CursCol[2]~565_BDD497                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CursCol[2]~566_BDD498                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CursCol[2]~567_BDD499                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CursCol[2]~568_BDD500                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|CursCol[2]~569_BDD501                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|nextState_s~30                                                                                                                                                                ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|mux_jcb:mux5|w_mux_outputs1551w[0]~39                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|mux_jcb:mux5|w_mux_outputs1551w[0]~40                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|mux_jcb:mux5|w_mux_outputs1647w[0]~40                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_Addr_r[1]                                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_Addr_r[1]~21_BDD70                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_Addr_r[2]                                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_Addr_r[2]~23_BDD249                                                                                                                                                              ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_Addr_r[2]~24_BDD250                                                                                                                                                              ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_Addr_r[2]~25_BDD251                                                                                                                                                              ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_Addr_r[2]~30_BDD887                                                                                                                                                              ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_Addr_r[2]~31_BDD888                                                                                                                                                              ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_Addr_r[2]~32_BDD889                                                                                                                                                              ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_Addr_r[2]~33_BDD890                                                                                                                                                              ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_Addr_r[2]~34_BDD891                                                                                                                                                              ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_Addr_r[3]                                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_Addr_r[3]~22_BDD142                                                                                                                                                              ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData[2]~22267                                                                                                                                                                   ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData[3]~22197                                                                                                                                                                   ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData[4]~22221                                                                                                                                                                   ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData_en[5]~77                                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData_en[5]~83_BDD191                                                                                                                                                            ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData_en[5]~84_BDD192                                                                                                                                                            ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData_en[6]~75                                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData_en[6]~85_BDD601                                                                                                                                                            ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData_en[9]                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData_en[9]~81_BDD157                                                                                                                                                            ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData_en[9]~82_BDD158                                                                                                                                                            ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22072                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22078                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22079                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22081                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22082                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22084                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22088                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22094                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22096                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22098                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22104                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22105                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22107                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22109                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22110                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22111                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22121                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22127                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22128                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22144                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22145                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22151                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22160                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22161                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22166                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22167                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22180                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22181                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22184                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22185                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22186                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22187                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22188                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22212                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22213                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22227                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22242                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22243                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22258                                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22259                                                                                                                                                                      ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22268_BDD101                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22269_BDD152                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22270_BDD153                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22271_BDD159                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22272_BDD173                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22273_BDD174                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22274_BDD175                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22275_BDD176                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22276_BDD177                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22277_BDD199                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22278_BDD486                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22279_BDD487                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22280_BDD491                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22281_BDD492                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22282_BDD493                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22283_BDD494                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22284_BDD495                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22285_BDD513                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22286_BDD515                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22287_BDD516                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22288_BDD555                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22289_BDD568                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22290_BDD569                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22291_BDD592                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22292_BDD602                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22293_BDD623                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22294_BDD624                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22295_BDD625                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22296_BDD626                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22297_BDD627                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22299_BDD718                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22300_BDD719                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22301_BDD720                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22302_BDD741                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22305_BDD826                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22306_BDD827                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22307_BDD828                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22308_BDD886                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22309_BDD892                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|IO_RData~22310_BDD893                                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|PS2Keyboard:PS2Kbd|Add0~168                                                                                                                                                         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|PS2Keyboard:PS2Kbd|Add1~108                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|PS2Keyboard:PS2Kbd|delayCnt[0]                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|PS2Keyboard:PS2Kbd|q[1]                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|RAM_Addr_r[0]                                                                                                                                                                       ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC[2]                                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC[2]~3587_BDD352                                                                                                                                                       ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC[2]~3588_BDD353                                                                                                                                                       ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3525                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3526                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3527                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3528                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3529                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3530                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3531                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3532                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3533                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3534                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3535                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3536                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3537                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3538                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3539                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3540                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3541                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3542                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3543                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3544                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3545                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3546                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3547                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3548                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3549                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3551                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3552                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3554                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3555                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3556                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3557                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3558                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3559_BDD200                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3560_BDD201                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3561_BDD202                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3562_BDD203                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3563_BDD204                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3564_BDD205                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3565_BDD206                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3566_BDD207                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3567_BDD236                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3568_BDD237                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3569_BDD238                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3570_BDD239                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3571_BDD240                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3572_BDD241                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3573_BDD242                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3574_BDD243                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3575_BDD291                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3576_BDD292                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3581_BDD344                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3582_BDD345                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3583_BDD346                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3584_BDD347                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3585_BDD348                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3586_BDD349                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3589_BDD355                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3590_BDD356                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3591_BDD357                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3592_BDD376                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3593_BDD409                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3594_BDD410                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3595_BDD411                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3596_BDD412                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3597_BDD413                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3598_BDD414                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3599_BDD423                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3600_BDD424                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3601_BDD425                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3602_BDD426                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3603_BDD427                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3604_BDD452                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3605_BDD453                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3606_BDD454                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3607_BDD455                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3608_BDD456                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3609_BDD457                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3610_BDD851                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3611_BDD852                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3612_BDD853                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3613_BDD854                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3614_BDD855                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3615_BDD856                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ACC~3616_BDD857                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3794                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3798                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3799                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3810                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3814                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3815                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3816                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3820                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3821                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3822                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3826                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3827                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3828                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3832                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3833                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3836                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3839                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3840                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3841                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add3~3842                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add8~239                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5221                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5234                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5237                                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5238                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5268                                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5269                                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5270                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5271                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5280                                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5281                                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5282                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5291                                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5292                                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5293                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5301                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5305                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5308_BDD68                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5309_BDD69                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5310_BDD208                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5312_BDD210                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5313_BDD276                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5314_BDD277                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5315_BDD278                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5316_BDD279                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5317_BDD280                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5318_BDD281                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5319_BDD282                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5320_BDD283                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5321_BDD284                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5322_BDD285                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5323_BDD286                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5324_BDD287                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5325_BDD288                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5326_BDD289                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5327_BDD290                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5328_BDD512                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5329_BDD514                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5330_BDD579                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5331_BDD580                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5332_BDD581                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5333_BDD896                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5334_BDD897                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5335_BDD898                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5336_BDD899                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add11~5337_BDD900                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add12~1327                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add13~239                                                                                                                                                                ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add14~402                                                                                                                                                                ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Add14~404                                                                                                                                                                ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|DPH0[0]                                                                                                                                                                  ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|DPH0[0]~725_BDD370                                                                                                                                                       ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|DPH0[0]~726_BDD371                                                                                                                                                       ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|DPH0[0]~727_BDD372                                                                                                                                                       ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|DPH0~719                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|DPL0[0]                                                                                                                                                                  ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|DPL0[0]~720_BDD362                                                                                                                                                       ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|DPL0[0]~721_BDD363                                                                                                                                                       ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|DPL0[0]~722_BDD364                                                                                                                                                       ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|DPL0~714                                                                                                                                                                 ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal0~368                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal0~369_BDD417                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal0~371_BDD419                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal0~372_BDD420                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal0~373_BDD421                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal0~374_BDD422                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal11~34                                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal21~1175                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal21~1182                                                                                                                                                             ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal21~1184                                                                                                                                                             ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal21~1204_BDD297                                                                                                                                                      ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal21~1205_BDD298                                                                                                                                                      ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal36~39                                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal36~40                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal36~41_BDD881                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal37~53                                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Equal37~54                                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ICall                                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ICall~111                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ICall~113_BDD154                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ICall~114_BDD155                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ICall~115_BDD156                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|IStart~87                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|IStart~88                                                                                                                                                                ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|IStart~90                                                                                                                                                                ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|IStart~92_BDD29                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|IStart~93_BDD30                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|IStart~94_BDD31                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|IStart~95_BDD554                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|IStart~96_BDD913                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|IStart~97_BDD914                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Inst2[7]~289                                                                                                                                                             ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Inst2[7]~290                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Inst2[7]~299_BDD221                                                                                                                                                      ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Inst2[7]~300_BDD222                                                                                                                                                      ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Inst[6]                                                                                                                                                                  ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Inst[6]~291_BDD165                                                                                                                                                       ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21838                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21844                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21845                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21846                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21847                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21848                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21855                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21857                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21861                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21864                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21865                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21867                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21872                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21873                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21877                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21879                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21882                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21888                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21889                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21890                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21891                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21898                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21900                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21902                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21903                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21904                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21908                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21910                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21913                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21917                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21921                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21925                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21926                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21929                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21936                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21938                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21939                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21940                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21945                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21946                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21947                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21948                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21955                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21959                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21971                                                                                                                                                          ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21976_BDD123                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21977_BDD186                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21978_BDD187                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21979_BDD188                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21980_BDD189                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21981_BDD190                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21982_BDD211                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21985_BDD214                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21986_BDD215                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21987_BDD225                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21988_BDD226                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21989_BDD227                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21990_BDD228                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21991_BDD229                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21992_BDD230                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21993_BDD231                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21995_BDD233                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21996_BDD234                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21997_BDD235                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~21998_BDD244                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22001_BDD247                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22002_BDD248                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22003_BDD299                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22004_BDD300                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22005_BDD301                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22006_BDD307                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22007_BDD308                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22008_BDD309                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22009_BDD350                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22010_BDD351                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22011_BDD384                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22012_BDD385                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22013_BDD386                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22014_BDD387                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22018_BDD391                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22019_BDD488                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22020_BDD502                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22021_BDD503                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22022_BDD556                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22023_BDD557                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22024_BDD558                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22025_BDD559                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22026_BDD560                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22030_BDD594                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22031_BDD595                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22032_BDD596                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22033_BDD597                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22034_BDD606                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22035_BDD607                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22036_BDD608                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22037_BDD609                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22038_BDD610                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22039_BDD611                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22040_BDD620                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22041_BDD621                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22042_BDD622                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22043_BDD662                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22044_BDD663                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22045_BDD692                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22046_BDD745                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22047_BDD746                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22048_BDD747                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22049_BDD748                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22050_BDD869                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22051_BDD870                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Int_AddrA~22052_BDD871                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[0]~956                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[0]~957                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[0]~968_BDD316                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[0]~969_BDD317                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[1]~952                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[1]~953                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[1]~980_BDD336                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[1]~981_BDD337                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[2]~966                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[2]~967                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[2]~978_BDD334                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[2]~979_BDD335                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[3]~960                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[3]~961                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[3]~976_BDD331                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[3]~977_BDD332                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[4]~962                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[4]~963                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[4]~974_BDD325                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[4]~975_BDD326                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[5]~958                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[5]~959                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[5]~970_BDD321                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[5]~971_BDD322                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[6]~964                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[6]~965                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[6]~972_BDD323                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[6]~973_BDD324                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[7]~954                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[7]~955                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[7]~982_BDD338                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mem_Din[7]~983_BDD339                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mux2~1365                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mux2~1367                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mux2~1369                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mux2~1374                                                                                                                                                                ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mux3~710                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mux3~714_BDD415                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Mux3~715_BDD416                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_ACC_Z~85                                                                                                                                                            ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_ACC_Z~87                                                                                                                                                            ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_ACC_Z~88                                                                                                                                                            ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_ACC_Z~89                                                                                                                                                            ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_ACC_Z~90_BDD79                                                                                                                                                      ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_ACC_Z~91_BDD80                                                                                                                                                      ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_ACC_Z~92_BDD81                                                                                                                                                      ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_PSW7~440                                                                                                                                                            ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_PSW7~441                                                                                                                                                            ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_PSW7~448_BDD551                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_PSW7~456_BDD846                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_PSW7~457_BDD847                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_PSW7~458_BDD848                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_PSW7~459_BDD915                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_PSW7~460_BDD916                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_PSW7~461_BDD917                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_PSW7~462_BDD918                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_PSW7~463_BDD919                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Next_PSW7~464_BDD920                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Op_A[1]~732                                                                                                                                                              ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Op_A[1]~740_BDD905                                                                                                                                                       ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Op_A[1]~741_BDD906                                                                                                                                                       ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Op_A[2]~739                                                                                                                                                              ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Op_A[2]~742_BDD907                                                                                                                                                       ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Op_A[2]~743_BDD908                                                                                                                                                       ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Op_A[7]~733                                                                                                                                                              ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Op_A[7]~744_BDD911                                                                                                                                                       ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Op_A[7]~745_BDD912                                                                                                                                                       ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PCC~1291                                                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[0]                                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[0]~68_BDD90                                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[0]~69_BDD91                                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[0]~71_BDD93                                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[7]                                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[7]~81_BDD711                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[7]~82_BDD712                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[7]~83_BDD713                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[7]~84_BDD714                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[7]~85_BDD715                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[7]~86_BDD716                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[7]~87_BDD717                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[7]~100_BDD836                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[7]~101_BDD837                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[9]                                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[9]~61_BDD32                                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[9]~62_BDD33                                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[9]~64_BDD35                                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[9]~65_BDD36                                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[9]~66_BDD37                                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[9]~67_BDD38                                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[9]~76_BDD507                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[9]~78_BDD509                                                                                                                                                          ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[10]                                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[10]~72_BDD102                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[10]~73_BDD103                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[10]~75_BDD105                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[10]~80_BDD511                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|PC[12]                                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[0]~9597                                                                                                                                                         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[0]~9603                                                                                                                                                         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[0]~9604                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[0]~9605                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[0]~9607                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[0]~9609                                                                                                                                                         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[0]~9747_BDD21                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[2]~9621                                                                                                                                                         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[2]~9745_BDD8                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[2]~9746_BDD9                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[7]~9671                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[7]~9673                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[7]~9675                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[7]~9676                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[7]~9741                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[7]~9742                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[7]~9750_BDD84                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[7]~9751_BDD85                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[7]~9753_BDD87                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[7]~9755_BDD89                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[9]~9697                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[9]~9698                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[9]~9699                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[9]~9700                                                                                                                                                         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[9]~9701                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[9]~9703                                                                                                                                                         ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[9]~9757_BDD562                                                                                                                                                  ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[9]~9758_BDD563                                                                                                                                                  ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[9]~9759_BDD564                                                                                                                                                  ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[9]~9760_BDD565                                                                                                                                                  ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[9]~9761_BDD566                                                                                                                                                  ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[10]~9705                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[10]~9709                                                                                                                                                        ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[10]~9710                                                                                                                                                        ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[10]~9711                                                                                                                                                        ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[10]~9762_BDD603                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[10]~9763_BDD604                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[10]~9764_BDD605                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[11]~9590                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[11]~9719                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[11]~9723                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[11]~9749_BDD23                                                                                                                                                  ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[11]~9756_BDD343                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[11]~9765_BDD903                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[11]~9766_BDD904                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[12]~9594                                                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[12]~9767_BDD934                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[12]~9768_BDD935                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|ROM_Addr[12]~9769_BDD936                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[0]                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[0]~69_BDD542                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[0]~70_BDD543                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[0]~145_BDD865                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[0]~146_BDD866                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[0]~147_BDD867                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[0]~148_BDD868                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[1]                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[1]~51_BDD517                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[1]~52_BDD518                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[1]~54_BDD520                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[1]~55_BDD521                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[1]~56_BDD522                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[1]~58_BDD524                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[1]~149_BDD876                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[1]~150_BDD877                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[1]~151_BDD878                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[2]                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[2]~42_BDD133                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[2]~43_BDD134                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[2]~47_BDD138                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[2]~49_BDD140                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[2]~50_BDD141                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[2]~92_BDD733                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[2]~93_BDD734                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[2]~94_BDD735                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[2]~95_BDD736                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[2]~96_BDD737                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[2]~97_BDD738                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[2]~98_BDD739                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[2]~99_BDD740                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[2]~128_BDD818                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[2]~130_BDD820                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[3]                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[3]~33_BDD124                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[3]~34_BDD125                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[3]~38_BDD129                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[3]~41_BDD132                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[3]~100_BDD749                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[3]~101_BDD750                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[3]~102_BDD751                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[3]~103_BDD752                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[3]~104_BDD753                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[3]~105_BDD754                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~24_BDD106                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~25_BDD107                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~29_BDD111                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~31_BDD113                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~32_BDD114                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~84_BDD725                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~85_BDD726                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~86_BDD727                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~87_BDD728                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~88_BDD729                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~89_BDD730                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~90_BDD731                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~91_BDD732                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~129_BDD819                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[4]~131_BDD830                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[5]~59_BDD532                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[5]~60_BDD533                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[5]~63_BDD536                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[5]~136_BDD838                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[5]~137_BDD839                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[5]~138_BDD840                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[5]~139_BDD841                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[5]~140_BDD842                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[5]~141_BDD843                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[5]~142_BDD844                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[6]~64_BDD537                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[6]~65_BDD538                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[6]~68_BDD541                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[6]~132_BDD831                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[6]~133_BDD832                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[6]~134_BDD833                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[6]~135_BDD834                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[7]                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[7]~16_BDD10                                                                                                                                                  ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[7]~17_BDD11                                                                                                                                                  ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[7]~20_BDD14                                                                                                                                                  ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[7]~21_BDD15                                                                                                                                                  ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[7]~23_BDD17                                                                                                                                                  ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[7]~77_BDD572                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[7]~78_BDD573                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[7]~79_BDD574                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[7]~80_BDD575                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[7]~81_BDD576                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[7]~82_BDD577                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[7]~83_BDD578                                                                                                                                                 ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[7]~143_BDD849                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData_r[7]~144_BDD850                                                                                                                                                ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~8                                                                                                                                                              ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~17                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~26                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~35                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1614                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1619                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1622                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1623                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1624                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1628                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1629                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1630                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1632                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1633                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1637                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1639                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1640                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1641                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1642                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1646                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1649                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1650                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1651                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1654                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1658                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1660                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1662                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1664                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1666                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1670                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1673                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1674                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1675                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1677                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1679                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1681                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1685_BDD40                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1686_BDD41                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1692_BDD47                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1693_BDD48                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1698_BDD53                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1699_BDD54                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1702_BDD57                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1705_BDD61                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1706_BDD62                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1708_BDD64                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1709_BDD65                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1712_BDD172                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1714_BDD561                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1715_BDD570                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1716_BDD571                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1717_BDD668                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1718_BDD669                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1722_BDD829                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1723_BDD879                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SFR_RData~1724_BDD880                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[3]                                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[3]~2691_BDD264                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[3]~2692_BDD265                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[3]~2693_BDD266                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[3]~2694_BDD267                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[4]                                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[4]~2687_BDD260                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[4]~2688_BDD261                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[4]~2689_BDD262                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[4]~2690_BDD263                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[5]                                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[5]~2695_BDD268                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[5]~2696_BDD269                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[5]~2697_BDD270                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[5]~2698_BDD271                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[6]                                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[6]~2699_BDD272                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[6]~2700_BDD273                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[6]~2701_BDD274                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[6]~2702_BDD275                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[7]                                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[7]~2683_BDD256                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[7]~2684_BDD257                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[7]~2685_BDD258                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP[7]~2686_BDD259                                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP_Stall~191                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP_Stall~192_BDD354                                                                                                                                                      ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP~2675                                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP~2676                                                                                                                                                                  ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP~2703_BDD400                                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|SP~2704_BDD401                                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~812                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~813                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~814                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~815                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~817                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~818                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~819                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~820                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~822                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~823                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~826_BDD219                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~828_BDD358                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~829_BDD359                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~831_BDD361                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~832_BDD398                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~833_BDD399                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~834_BDD600                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~838_BDD821                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~839_BDD822                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~840_BDD823                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~841_BDD824                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~842_BDD825                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~843_BDD861                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~844_BDD862                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~845_BDD863                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~846_BDD864                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~847_BDD873                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~848_BDD874                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|Stall_pipe~849_BDD875                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[1]~20611                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[1]~20666_BDD181                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[1]~20668_BDD183                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[1]~20669_BDD184                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[1]~20670_BDD185                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[1]~20710_BDD634                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[1]~20711_BDD635                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[1]~20712_BDD636                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[3]~20614                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[3]~20672_BDD194                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[3]~20674_BDD196                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[3]~20675_BDD197                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[3]~20676_BDD198                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[3]~20707_BDD617                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[3]~20708_BDD618                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[3]~20709_BDD619                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[5]~20621                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[5]~20654_BDD95                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[5]~20727_BDD655                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[5]~20728_BDD656                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[5]~20729_BDD657                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[5]~20730_BDD658                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[5]~20738_BDD921                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[5]~20739_BDD922                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[5]~20740_BDD923                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[5]~20741_BDD924                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[5]~20742_BDD925                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[5]~20743_BDD926                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20595                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20628                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20629                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20630                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20631                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20632                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20635                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20637                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20639                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20640                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20641                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20642                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20643                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20645                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20659_BDD115                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20660_BDD116                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20661_BDD117                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20662_BDD118                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20663_BDD119                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20664_BDD120                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20680_BDD302                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20683_BDD305                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20684_BDD306                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20700_BDD567                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20701_BDD582                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20702_BDD583                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20703_BDD584                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20704_BDD585                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20705_BDD586                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20706_BDD587                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20731_BDD693                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20733_BDD695                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20734_BDD696                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20735_BDD697                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20736_BDD698                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~20737_BDD872                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20591                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20605                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20606                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20607                                                                                                                                                  ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20608                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20609                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20618                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20619                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20620                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20623                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20624                                                                                                                                                  ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20625                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20626                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20649                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20650                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20651                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20691_BDD330                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20695_BDD369                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20699_BDD380                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20713_BDD637                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20714_BDD638                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20715_BDD639                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20716_BDD640                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20717_BDD641                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20718_BDD642                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20719_BDD643                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20720_BDD648                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20721_BDD649                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20722_BDD650                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20723_BDD651                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20724_BDD652                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20725_BDD653                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20726_BDD654                                                                                                                                           ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add6~265                                                                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6023                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6025                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6026                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6027                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6029                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6030                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6033                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6035                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6039                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6040                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6041                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6042                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6043                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6044                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6052                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6055                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6056                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6057                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6061                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6062                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6063                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6064                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6065                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6073                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6074                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6075                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6076                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6077                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6084                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6090                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6095                                                                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6100                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6101                                                                                                                                                    ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6102_BDD145                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6103_BDD146                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6114_BDD178                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6115_BDD179                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6116_BDD333                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6117_BDD340                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6118_BDD341                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6120_BDD373                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6121_BDD374                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6123_BDD489                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6124_BDD490                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6126_BDD671                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6127_BDD672                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6128_BDD673                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6129_BDD674                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6130_BDD675                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6131_BDD686                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6132_BDD687                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6133_BDD688                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6134_BDD689                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6135_BDD690                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6136_BDD691                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6137_BDD699                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6138_BDD700                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6139_BDD701                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6140_BDD702                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6141_BDD703                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6142_BDD704                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6143_BDD705                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6144_BDD706                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6145_BDD707                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6146_BDD708                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6147_BDD709                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6148_BDD710                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6149_BDD858                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6150_BDD859                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Add7~6151_BDD860                                                                                                                                             ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~690                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~691                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~692                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~693                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~694                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~695                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~696                                                                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~709_BDD630                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~710_BDD631                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~711_BDD632                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~712_BDD633                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~713_BDD644                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~714_BDD645                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~715_BDD646                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~716_BDD647                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~717_BDD664                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~718_BDD665                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~719_BDD666                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~720_BDD667                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~721_BDD676                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~722_BDD677                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~723_BDD678                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~724_BDD679                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~725_BDD680                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~726_BDD681                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~727_BDD682                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~728_BDD683                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~729_BDD894                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~730_BDD895                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~731_BDD927                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~732_BDD928                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~733_BDD929                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~734_BDD930                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~735_BDD931                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~736_BDD932                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|B_i~737_BDD933                                                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|CY_Out~891                                                                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|CY_Out~893                                                                                                                                                   ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|CY_Out~896_BDD909                                                                                                                                            ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|CY_Out~897_BDD910                                                                                                                                            ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Do_A_MUL                                                                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Equal90~70                                                                                                                                                   ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Equal90~71                                                                                                                                                   ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Equal92~58                                                                                                                                                   ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Equal93~58                                                                                                                                                   ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|Equal93~59                                                                                                                                                   ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~34                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~35                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~36                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~37                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~38                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~39                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~40                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~41                                                                                                                                                  ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33640                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33641                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33642                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33649                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33650                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33651                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33657                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33658                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33659                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33666                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33667                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33668                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33677                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33678                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33679                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33687                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33688                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33689                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33697                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33698                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33699                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33700                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33701                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33706                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33707                                                                                                                                               ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33708                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33711_BDD310                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33712_BDD311                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33713_BDD312                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33714_BDD313                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33715_BDD314                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33716_BDD315                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33717_BDD381                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33718_BDD382                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33719_BDD383                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33720_BDD428                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33721_BDD429                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33722_BDD430                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33723_BDD431                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33724_BDD432                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33725_BDD433                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33726_BDD434                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33727_BDD435                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33728_BDD436                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33729_BDD437                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33730_BDD438                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33731_BDD439                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33732_BDD440                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33733_BDD441                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33734_BDD442                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33735_BDD443                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33736_BDD444                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33737_BDD445                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33738_BDD446                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33739_BDD447                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33740_BDD448                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33741_BDD449                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33742_BDD450                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33743_BDD451                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33744_BDD458                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33745_BDD459                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33746_BDD460                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33747_BDD461                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33748_BDD462                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33749_BDD463                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33750_BDD464                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33751_BDD465                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33752_BDD466                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33753_BDD467                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33754_BDD468                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33755_BDD469                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33756_BDD470                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33757_BDD471                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33758_BDD472                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33759_BDD473                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33760_BDD474                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q~33761_BDD475                                                                                                                                        ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Add0~150                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3032                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_qk01:auto_generated|_~1641                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_qk01:auto_generated|_~1643                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_qk01:auto_generated|_~1645                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_qk01:auto_generated|_~1648                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_qk01:auto_generated|_~1649                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_qk01:auto_generated|_~1652                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_qk01:auto_generated|_~1654                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_qk01:auto_generated|_~1657                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_qk01:auto_generated|_~1663                                                                                                     ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0]                                                                                                    ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~165                                                                                                   ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_qk01:auto_generated|w154w                                                                                                      ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[7]                                                                                                                        ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[7]~4_BDD722                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[7]~5_BDD723                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[7]~6_BDD724                                                                                                               ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|dptr_inc[0]~40                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|iReady~47                                                                                                                                                                ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|iReady~48_BDD149                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|iReady~49_BDD150                                                                                                                                                         ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process0~273                                                                                                                                                             ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process3~2                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process3~91_BDD885                                                                                                                                                       ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~31                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1408                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1412                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1414                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1415                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1418                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1419                                                                                                                                                           ; Deleted  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1420                                                                                                                                                           ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1430_BDD71                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1431_BDD72                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1432_BDD73                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1434_BDD75                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1435_BDD76                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1436_BDD77                                                                                                                                                     ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1437_BDD121                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1439_BDD223                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1440_BDD224                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1441_BDD504                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1442_BDD505                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1443_BDD506                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1444_BDD525                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1445_BDD526                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1446_BDD527                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1447_BDD528                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1448_BDD529                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1449_BDD612                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1450_BDD613                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1451_BDD614                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1452_BDD615                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1453_BDD616                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1454_BDD742                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1455_BDD743                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1456_BDD744                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1465_BDD901                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51:core51|process12~1466_BDD902                                                                                                                                                    ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal10~48                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal10~49_BDD147                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal10~50_BDD148                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal14~27                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal14~28_BDD659                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal14~29_BDD660                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal20~35                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal20~38_BDD882                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal20~39_BDD883                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal20~40_BDD884                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal22~39                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal22~40_BDD166                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal22~41_BDD628                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal22~42_BDD629                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal34~35                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal34~36_BDD598                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal34~37_BDD599                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal40~33                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal40~34_BDD143                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal40~35_BDD144                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal42~33                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal42~35_BDD755                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal42~36_BDD756                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal44~35                                                                                                                                                          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_Glue:glue51|Equal44~36_BDD591                                                                                                                                                   ; Created  ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Add0~385                                                                                                                                                              ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Add1~200                                                                                                                                                              ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Add2~251                                                                                                                                                              ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Add3~253                                                                                                                                                              ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Add4~131                                                                                                                                                              ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Add5~409                                                                                                                                                              ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Add6~937                                                                                                                                                              ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Add6~939                                                                                                                                                              ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Cnt0~9553                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Cnt0~9554                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Cnt0~9556                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Cnt1~9228                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Cnt1~9229                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC01:tc01|Cnt1~9230                                                                                                                                                             ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC2:tc2|Add0~2431                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|T51_TC2:tc2|Add0~2433                                                                                                                                                               ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|altsyncram_erp2:altsyncram1|address_reg_a[0]                                                  ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Add0~72          ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]  ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Add0~72         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Add0~72                                                                                                                                         ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]                                                                                                                                 ; Modified ; Physical Synthesis ; Timing optimization ;           ;                  ;                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+--------------------+---------------------+-----------+------------------+------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/altera/FPGA_course/ex20/ex20.pin.


+--------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                    ;
+---------------------------------------------+----------------------------------------------------+
; Resource                                    ; Usage                                              ;
+---------------------------------------------+----------------------------------------------------+
; Total logic elements                        ; 3,923 / 12,060 ( 33 % )                            ;
;     -- Combinational with no register       ; 2915                                               ;
;     -- Register only                        ; 86                                                 ;
;     -- Combinational with a register        ; 922                                                ;
;                                             ;                                                    ;
; Logic element usage by number of LUT inputs ;                                                    ;
;     -- 4 input functions                    ; 2081                                               ;
;     -- 3 input functions                    ; 1005                                               ;
;     -- 2 input functions                    ; 662                                                ;
;     -- 1 input functions                    ; 140                                                ;
;     -- 0 input functions                    ; 35                                                 ;
;                                             ;                                                    ;
; Logic elements by mode                      ;                                                    ;
;     -- normal mode                          ; 3388                                               ;
;     -- arithmetic mode                      ; 535                                                ;
;     -- qfbk mode                            ; 272                                                ;
;     -- register cascade mode                ; 0                                                  ;
;     -- synchronous clear/load mode          ; 544                                                ;
;     -- asynchronous clear/load mode         ; 777                                                ;
;                                             ;                                                    ;
; Total LABs                                  ; 434 / 1,206 ( 36 % )                               ;
; Logic elements in carry chains              ; 596                                                ;
; User inserted logic elements                ; 0                                                  ;
; Virtual pins                                ; 0                                                  ;
; I/O pins                                    ; 41 / 185 ( 22 % )                                  ;
;     -- Clock pins                           ; 1 / 2 ( 50 % )                                     ;
; Global signals                              ; 8                                                  ;
; M4Ks                                        ; 44 / 52 ( 85 % )                                   ;
; Total memory bits                           ; 176,128 / 239,616 ( 74 % )                         ;
; Total RAM block bits                        ; 202,752 / 239,616 ( 85 % )                         ;
; PLLs                                        ; 1 / 2 ( 50 % )                                     ;
; Global clocks                               ; 8 / 8 ( 100 % )                                    ;
; Maximum fan-out node                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 884                                                ;
; Highest non-global fan-out signal           ; ~GND                                               ;
; Highest non-global fan-out                  ; 93                                                 ;
; Total fan-out                               ; 17136                                              ;
; Average fan-out                             ; 4.27                                               ;
+---------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                      ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; RxD232    ; G12   ; 3        ; 53           ; 25           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; LVTTL        ; Off         ; User                 ;
; SWITCH1   ; T15   ; 4        ; 52           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; SWITCH3   ; P14   ; 3        ; 53           ; 1            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; clk_50MHz ; G16   ; 3        ; 53           ; 15           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                        ;
+-----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load  ;
+-----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; LED[1]          ; N13   ; 3        ; 53           ; 1            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; LED[2]          ; M13   ; 3        ; 53           ; 4            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; LED[3]          ; N12   ; 4        ; 44           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; LED[4]          ; P12   ; 4        ; 48           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; LED[5]          ; M12   ; 4        ; 46           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; LED[6]          ; R12   ; 4        ; 48           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; LED[7]          ; T11   ; 4        ; 32           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; SevenSegEn_o[0] ; F12   ; 3        ; 53           ; 23           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; SevenSegEn_o[1] ; E15   ; 3        ; 53           ; 22           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; SevenSegEn_o[2] ; D16   ; 3        ; 53           ; 22           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; SevenSegEn_o[3] ; D15   ; 3        ; 53           ; 23           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; SevenSegEn_o[4] ; E14   ; 3        ; 53           ; 23           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; SevenSeg_D_o[0] ; D14   ; 3        ; 53           ; 24           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; SevenSeg_D_o[1] ; A15   ; 2        ; 52           ; 27           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; SevenSeg_D_o[2] ; C14   ; 3        ; 53           ; 26           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; SevenSeg_D_o[3] ; B14   ; 2        ; 50           ; 27           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; SevenSeg_D_o[4] ; C13   ; 2        ; 50           ; 27           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; SevenSeg_D_o[5] ; B16   ; 3        ; 53           ; 25           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; SevenSeg_D_o[6] ; C15   ; 3        ; 53           ; 25           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; SevenSeg_D_o[7] ; B15   ; 2        ; 52           ; 27           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; Txd232          ; G13   ; 3        ; 53           ; 20           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; VgaBl0          ; E11   ; 2        ; 46           ; 27           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; VgaBl1          ; D11   ; 2        ; 42           ; 27           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; VgaGr0          ; C10   ; 2        ; 32           ; 27           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; VgaGr1          ; B10   ; 2        ; 36           ; 27           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; VgaHsync        ; C9    ; 2        ; 28           ; 27           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; VgaRd0          ; D9    ; 2        ; 28           ; 27           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; VgaRd1          ; D10   ; 2        ; 32           ; 27           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; VgaVsync        ; C11   ; 2        ; 38           ; 27           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
+-----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                          ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load  ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; Ps2Clk_io ; H13   ; 3        ; 53           ; 24           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no             ; no              ; yes        ; no       ; On           ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; Ps2Dat_io ; G15   ; 3        ; 53           ; 20           ; 1           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no             ; no              ; yes        ; no       ; On           ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; SCL       ; M15   ; 3        ; 53           ; 5            ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no             ; no              ; yes        ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
; SDA       ; N16   ; 3        ; 53           ; 3            ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no             ; no              ; yes        ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 10 pF ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 2 / 44 ( 5 % )   ; 3.3V          ; --           ;
; 2        ; 12 / 48 ( 25 % ) ; 3.3V          ; --           ;
; 3        ; 19 / 45 ( 42 % ) ; 3.3V          ; --           ;
; 4        ; 6 / 48 ( 13 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                        ;
+----------+------------+----------+-------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ; 260        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A3       ;            ; 2        ; VCCIO2                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 256        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A6       ; 245        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ;            ;          ; VCCINT                                    ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; A8       ; 240        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 224        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ;            ;          ; VCCINT                                    ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; A11      ; 220        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 206        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ;            ; 2        ; VCCIO2                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A15      ; 202        ; 2        ; SevenSeg_D_o[1]                           ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B2       ; 261        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B3       ; 259        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 257        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 255        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 248        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 244        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 241        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 225        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 221        ; 2        ; VgaGr1                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 219        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 207        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 205        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 203        ; 2        ; SevenSeg_D_o[3]                           ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 201        ; 2        ; SevenSeg_D_o[7]                           ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 197        ; 3        ; SevenSeg_D_o[5]                           ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ;            ; 1        ; VCCIO1                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 2          ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 1          ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 258        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 254        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 249        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 243        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 234        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 228        ; 2        ; VgaHsync                                  ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 222        ; 2        ; VgaGr0                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 218        ; 2        ; VgaVsync                                  ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 208        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C13      ; 204        ; 2        ; SevenSeg_D_o[4]                           ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 199        ; 3        ; SevenSeg_D_o[2]                           ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C15      ; 198        ; 3        ; SevenSeg_D_o[6]                           ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ;            ; 3        ; VCCIO3                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 12         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 10         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 6          ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ; 0          ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ; 251        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 250        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ; 242        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 235        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 227        ; 2        ; VgaRd0                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ; 223        ; 2        ; VgaRd1                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ; 213        ; 2        ; VgaBl1                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 212        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ; 200        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D14      ; 194        ; 3        ; SevenSeg_D_o[0]                           ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D15      ; 190        ; 3        ; SevenSegEn_o[3]                           ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 189        ; 3        ; SevenSegEn_o[2]                           ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 16         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 11         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 9          ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 7          ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ; 253        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E6       ; 252        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 247        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 239        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 211        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 231        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 210        ; 2        ; VgaBl0                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 209        ; 2        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ; 193        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E14      ; 191        ; 3        ; SevenSegEn_o[4]                           ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E15      ; 188        ; 3        ; SevenSegEn_o[1]                           ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 187        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 18         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 15         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 13         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 5          ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ; 8          ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F6       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ; 2        ; VCCIO2                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F8       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ;            ; 2        ; VCCIO2                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F12      ; 192        ; 3        ; SevenSegEn_o[0]                           ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F13      ; 185        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F14      ; 184        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F15      ; 186        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F16      ; 183        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 32         ; 1        ; GND+                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 17         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 14         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 29         ; 1        ; +~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G5       ; 4          ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ; 1        ; VCCIO1                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                    ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                    ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 196        ; 3        ; RxD232                                    ; input  ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; On           ;
; G13      ; 181        ; 3        ; Txd232                                    ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G14      ; 180        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G15      ; 182        ; 3        ; Ps2Dat_io                                 ; bidir  ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; On           ;
; G16      ; 168        ; 3        ; clk_50MHz                                 ; input  ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 33         ; 1        ; GND+                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H2       ; 30         ; 1        ; ^DATA0                                    ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 31         ; 1        ; ^nCONFIG                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 34         ; 1        ; ^nCEO                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 28         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H6       ;            ;          ; VCCA_PLL1                                 ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                    ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; VCCINT                                    ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCA_PLL2                                 ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 170        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H13      ; 195        ; 3        ; Ps2Clk_io                                 ; bidir  ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; On           ;
; H14      ; 169        ; 3        ; #altera_reserved_tdi                      ; input  ; LVTTL        ;         ; --         ; Y               ; no       ; Off          ;
; H15      ; 166        ; 3        ; #altera_reserved_tdo                      ; output ; LVTTL        ;         ; --         ; Y               ; no       ; Off          ;
; H16      ; 167        ; 3        ; GND+                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ; 40         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 37         ; 1        ; ^MSEL1                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 36         ; 1        ; ^MSEL0                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 35         ; 1        ; ^nCE                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ;            ;          ; GNDG_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GNDA_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; VCCINT                                    ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                    ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GNDA_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GNDG_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ; 163        ; 3        ; ^nSTATUS                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ; 164        ; 3        ; #altera_reserved_tck                      ; input  ; LVTTL        ;         ; --         ; Y               ; no       ; Off          ;
; J15      ; 165        ; 3        ; #altera_reserved_tms                      ; input  ; LVTTL        ;         ; --         ; Y               ; no       ; Off          ;
; J16      ; 161        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 53         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 41         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 39         ; 1        ; +~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K4       ; 38         ; 1        ; ^DCLK                                     ; bidir  ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 64         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                    ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                    ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; 3        ; VCCIO3                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K12      ; 137        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K13      ; 162        ; 3        ; ^CONF_DONE                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ; 138        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K15      ; 160        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 149        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 54         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 55         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 52         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 65         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ; 61         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L6       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ; 4        ; VCCIO4                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ; 4        ; VCCIO4                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ; 139        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L13      ; 143        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L14      ; 146        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L15      ; 147        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 148        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 56         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M2       ; 58         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 60         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 62         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 78         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M6       ; 79         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M7       ; 84         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M8       ; 92         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M9       ; 120        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M10      ; 100        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M11      ; 121        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M12      ; 122        ; 4        ; LED[5]                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M13      ; 141        ; 3        ; LED[2]                                    ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M14      ; 142        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M15      ; 144        ; 3        ; SCL                                       ; bidir  ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 145        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N1       ; 57         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 59         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 63         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 69         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ; 80         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N6       ; 81         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N7       ; 89         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N8       ; 96         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N9       ; 107        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N10      ; 110        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N11      ; 118        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N12      ; 119        ; 4        ; LED[3]                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 131        ; 3        ; LED[1]                                    ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 140        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 135        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 136        ; 3        ; SDA                                       ; bidir  ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ;            ; 1        ; VCCIO1                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P2       ; 67         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 68         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 73         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P5       ; 77         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P6       ; 82         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P7       ; 88         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P8       ; 97         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 106        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ; 111        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P11      ; 113        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P12      ; 123        ; 4        ; LED[4]                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P13      ; 128        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P14      ; 132        ; 3        ; SWITCH3                                   ; input  ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P15      ; 133        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ;            ; 3        ; VCCIO3                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R1       ; 66         ; 1        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 70         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R3       ; 72         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 74         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 76         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ; 83         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R7       ; 87         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R8       ; 90         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R9       ; 103        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 108        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 112        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 124        ; 4        ; LED[6]                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 126        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 127        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 130        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 134        ; 3        ; RESERVED_INPUT                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ; 71         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T3       ;            ; 4        ; VCCIO4                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T4       ; 75         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 86         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T7       ;            ;          ; VCCINT                                    ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; T8       ; 91         ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ; 104        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T10      ;            ;          ; VCCINT                                    ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; T11      ; 109        ; 4        ; LED[7]                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ; 125        ; 4        ; RESERVED_INPUT                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ;            ; 4        ; VCCIO4                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T15      ; 129        ; 4        ; SWITCH1                                   ; input  ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+


+--------------------------------------------------------------------------------+
; PLL Summary                                                                    ;
+-----------------------------+--------------------------------------------------+
; Name                        ; altpll0:\use_dll:dll|altpll:altpll_component|pll ;
+-----------------------------+--------------------------------------------------+
; PLL type                    ; -                                                ;
; Scan chain                  ; None                                             ;
; PLL mode                    ; Normal                                           ;
; Feedback source             ; --                                               ;
; Compensate clock            ; clock0                                           ;
; Switchover on loss of clock ; --                                               ;
; Switchover counter          ; --                                               ;
; Primary clock               ; --                                               ;
; Input frequency 0           ; 50.0 MHz                                         ;
; Input frequency 1           ; --                                               ;
; Nominal PFD frequency       ; 50.0 MHz                                         ;
; Nominal VCO frequency       ; 800.0 MHz                                        ;
; Freq min lock               ; 30.68 MHz                                        ;
; Freq max lock               ; 62.5 MHz                                         ;
; Clock Offset                ; 0 ps                                             ;
; M VCO Tap                   ; 0                                                ;
; M Initial                   ; 1                                                ;
; M value                     ; 16                                               ;
; N value                     ; 1                                                ;
; M counter delay             ; --                                               ;
; N counter delay             ; --                                               ;
; M2 value                    ; --                                               ;
; N2 value                    ; --                                               ;
; SS counter                  ; --                                               ;
; Downspread                  ; --                                               ;
; Spread frequency            ; --                                               ;
; enable0 counter             ; --                                               ;
; enable1 counter             ; --                                               ;
; Real time reconfigurable    ; --                                               ;
; Scan chain MIF file         ; --                                               ;
; Preserve counter order      ; Off                                              ;
; PLL location                ; PLL_2                                            ;
; Inclk0 signal               ; clk_50MHz                                        ;
; Inclk1 signal               ; --                                               ;
; Inclk0 signal type          ; Dedicated Pin                                    ;
; Inclk1 signal type          ; --                                               ;
+-----------------------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                       ;
+----------------------------------------------------+--------------+------+-----+------------------+-------------+-------+------------+---------+---------------+---------------+------------+---------+---------+
; Name                                               ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Delay ; Duty Cycle ; Counter ; Counter Delay ; Counter Value ; High / Low ; Initial ; VCO Tap ;
+----------------------------------------------------+--------------+------+-----+------------------+-------------+-------+------------+---------+---------------+---------------+------------+---------+---------+
; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)    ; 0 ps  ; 50/50      ; G1      ; --            ; 32            ; 16/16 Even ; 1       ; 0       ;
+----------------------------------------------------+--------------+------+-----+------------------+-------------+-------+------------+---------+---------------+---------------+------------+---------+---------+


+------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                         ;
+---------------------+-------+------------------------------------+
; I/O Standard        ; Load  ; Termination Resistance             ;
+---------------------+-------+------------------------------------+
; LVTTL               ; 10 pF ; Not Available                      ;
; LVCMOS              ; 10 pF ; Not Available                      ;
; 2.5 V               ; 10 pF ; Not Available                      ;
; 1.8 V               ; 10 pF ; Not Available                      ;
; 1.5 V               ; 10 pF ; Not Available                      ;
; SSTL-3 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-3 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential SSTL-2 ; 10 pF ; (See SSTL-2)                       ;
; 3.3-V PCI           ; 10 pF ; 25 Ohm (Parallel)                  ;
; LVDS                ; 4 pF  ; 100 Ohm (Differential)             ;
; RSDS                ; 10 pF ; 100 Ohm (Differential)             ;
+---------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                             ; Logic Cells ; LC Registers ; Memory Bits ; M4Ks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                                 ;
+------------------------------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |T8052_Toplevel                                                        ; 3923 (3)    ; 1008         ; 176128      ; 44   ; 41   ; 0            ; 2915 (3)     ; 74 (0)            ; 934 (0)          ; 596 (0)         ; 249 (0)    ; |T8052_Toplevel                                                                                                                                                                                     ;
;    |Graphiccard:GC|                                                    ; 429 (342)   ; 145          ; 73728       ; 18   ; 0    ; 0            ; 284 (203)    ; 11 (10)           ; 134 (129)        ; 111 (111)       ; 40 (37)    ; |T8052_Toplevel|Graphiccard:GC                                                                                                                                                                      ;
;       |CGRAM:CG|                                                       ; 0 (0)       ; 0            ; 32768       ; 8    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|Graphiccard:GC|CGRAM:CG                                                                                                                                                             ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)       ; 0            ; 32768       ; 8    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|Graphiccard:GC|CGRAM:CG|altsyncram:altsyncram_component                                                                                                                             ;
;             |altsyncram_2472:auto_generated|                           ; 0 (0)       ; 0            ; 32768       ; 8    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|Graphiccard:GC|CGRAM:CG|altsyncram:altsyncram_component|altsyncram_2472:auto_generated                                                                                              ;
;       |vidmem:RAM|                                                     ; 87 (0)      ; 6            ; 40960       ; 10   ; 0    ; 0            ; 81 (0)       ; 1 (0)             ; 5 (0)            ; 0 (0)           ; 3 (0)      ; |T8052_Toplevel|Graphiccard:GC|vidmem:RAM                                                                                                                                                           ;
;          |altsyncram:altsyncram_component|                             ; 87 (0)      ; 6            ; 40960       ; 10   ; 0    ; 0            ; 81 (0)       ; 1 (0)             ; 5 (0)            ; 0 (0)           ; 3 (0)      ; |T8052_Toplevel|Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component                                                                                                                           ;
;             |altsyncram_vfg2:auto_generated|                           ; 87 (20)     ; 6            ; 40960       ; 10   ; 0    ; 0            ; 81 (14)      ; 1 (1)             ; 5 (5)            ; 0 (0)           ; 3 (0)      ; |T8052_Toplevel|Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated                                                                                            ;
;                |decode_kga:decode_a|                                   ; 5 (5)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_a                                                                        ;
;                |decode_kga:decode_b|                                   ; 5 (5)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_b                                                                        ;
;                |mux_jcb:mux4|                                          ; 30 (30)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 2 (2)      ; |T8052_Toplevel|Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|mux_jcb:mux4                                                                               ;
;                |mux_jcb:mux5|                                          ; 27 (27)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 1 (1)      ; |T8052_Toplevel|Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|mux_jcb:mux5                                                                               ;
;    |InputSync:ISRxd|                                                   ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:ISRxd                                                                                                                                                                     ;
;    |InputSync:ISSCL|                                                   ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:ISSCL                                                                                                                                                                     ;
;    |InputSync:ISSDA|                                                   ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:ISSDA                                                                                                                                                                     ;
;    |InputSync:ISSw3|                                                   ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:ISSw3                                                                                                                                                                     ;
;    |T8052:u0|                                                          ; 3352 (176)  ; 766          ; 102400      ; 26   ; 0    ; 0            ; 2586 (152)   ; 41 (0)            ; 725 (24)         ; 480 (0)         ; 199 (86)   ; |T8052_Toplevel|T8052:u0                                                                                                                                                                            ;
;       |PS2Keyboard:PS2Kbd|                                             ; 104 (102)   ; 56           ; 0           ; 0    ; 0    ; 0            ; 48 (48)      ; 6 (6)             ; 50 (48)          ; 11 (11)         ; 4 (4)      ; |T8052_Toplevel|T8052:u0|PS2Keyboard:PS2Kbd                                                                                                                                                         ;
;          |InputSync:IS1|                                               ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|PS2Keyboard:PS2Kbd|InputSync:IS1                                                                                                                                           ;
;       |T51:core51|                                                     ; 2141 (1391) ; 315          ; 4096        ; 2    ; 0    ; 0            ; 1826 (1198)  ; 18 (2)            ; 297 (191)        ; 307 (173)       ; 86 (60)    ; |T8052_Toplevel|T8052:u0|T51:core51                                                                                                                                                                 ;
;          |T51_ALU:alu|                                                 ; 717 (496)   ; 111          ; 0           ; 0    ; 0    ; 0            ; 606 (446)    ; 16 (0)            ; 95 (50)          ; 134 (60)        ; 26 (18)    ; |T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu                                                                                                                                                     ;
;             |T51_MD:md|                                                ; 221 (120)   ; 61           ; 0           ; 0    ; 0    ; 0            ; 160 (59)     ; 16 (16)           ; 45 (45)          ; 74 (17)         ; 8 (8)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md                                                                                                                                           ;
;                |lpm_mult:Mult0|                                        ; 101 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 101 (0)      ; 0 (0)             ; 0 (0)            ; 57 (0)          ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0                                                                                                                            ;
;                   |mult_qk01:auto_generated|                           ; 101 (101)   ; 0            ; 0           ; 0    ; 0    ; 0            ; 101 (101)    ; 0 (0)             ; 0 (0)            ; 57 (57)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_qk01:auto_generated                                                                                                   ;
;          |T51_RAM_Altera:\Altera_MODEL:ram|                            ; 33 (33)     ; 11           ; 4096        ; 2    ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 11 (11)          ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram                                                                                                                                ;
;             |iram_cyclone:IRAM|                                        ; 0 (0)       ; 0            ; 4096        ; 2    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM                                                                                                              ;
;                |alt3pram:alt3pram_component|                           ; 0 (0)       ; 0            ; 4096        ; 2    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component                                                                                  ;
;                   |altdpram:altdpram_component1|                       ; 0 (0)       ; 0            ; 2048        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                     ;
;                      |altsyncram:ram_block|                            ; 0 (0)       ; 0            ; 2048        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                ;
;                         |altsyncram_49p1:auto_generated|               ; 0 (0)       ; 0            ; 2048        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated ;
;                   |altdpram:altdpram_component2|                       ; 0 (0)       ; 0            ; 2048        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                     ;
;                      |altsyncram:ram_block|                            ; 0 (0)       ; 0            ; 2048        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                ;
;                         |altsyncram_49p1:auto_generated|               ; 0 (0)       ; 0            ; 2048        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated ;
;       |T51_Glue:glue51|                                                ; 119 (119)   ; 26           ; 0           ; 0    ; 0    ; 0            ; 93 (93)      ; 2 (2)             ; 24 (24)          ; 0 (0)           ; 7 (7)      ; |T8052_Toplevel|T8052:u0|T51_Glue:glue51                                                                                                                                                            ;
;       |T51_Port:tp0|                                                   ; 9 (9)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51_Port:tp0                                                                                                                                                               ;
;       |T51_Port:tp1|                                                   ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51_Port:tp1                                                                                                                                                               ;
;       |T51_Port:tp2|                                                   ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51_Port:tp2                                                                                                                                                               ;
;       |T51_Port:tp3|                                                   ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51_Port:tp3                                                                                                                                                               ;
;       |T51_TC01:tc01|                                                  ; 259 (259)   ; 48           ; 0           ; 0    ; 0    ; 0            ; 211 (211)    ; 0 (0)             ; 48 (48)          ; 82 (82)         ; 1 (1)      ; |T8052_Toplevel|T8052:u0|T51_TC01:tc01                                                                                                                                                              ;
;       |T51_TC2:tc2|                                                    ; 90 (90)     ; 48           ; 0           ; 0    ; 0    ; 0            ; 42 (42)      ; 2 (2)             ; 46 (46)          ; 16 (16)         ; 1 (1)      ; |T8052_Toplevel|T8052:u0|T51_TC2:tc2                                                                                                                                                                ;
;       |T51_UART:uart|                                                  ; 164 (164)   ; 76           ; 0           ; 0    ; 0    ; 0            ; 88 (88)      ; 7 (7)             ; 69 (69)          ; 6 (6)           ; 9 (9)      ; |T8052_Toplevel|T8052:u0|T51_UART:uart                                                                                                                                                              ;
;       |rom_cyclone:Altera_rom|                                         ; 83 (0)      ; 42           ; 65536       ; 16   ; 0    ; 0            ; 41 (0)       ; 2 (0)             ; 40 (0)           ; 22 (0)          ; 1 (0)      ; |T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom                                                                                                                                                     ;
;          |altsyncram:altsyncram_component|                             ; 83 (0)      ; 42           ; 65536       ; 16   ; 0    ; 0            ; 41 (0)       ; 2 (0)             ; 40 (0)           ; 22 (0)          ; 1 (0)      ; |T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component                                                                                                                     ;
;             |altsyncram_hnm1:auto_generated|                           ; 83 (0)      ; 42           ; 65536       ; 16   ; 0    ; 0            ; 41 (0)       ; 2 (0)             ; 40 (0)           ; 22 (0)          ; 1 (0)      ; |T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated                                                                                      ;
;                |altsyncram_erp2:altsyncram1|                           ; 19 (2)      ; 2            ; 65536       ; 16   ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 1 (0)      ; |T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|altsyncram_erp2:altsyncram1                                                          ;
;                   |decode_fga:decode5|                                 ; 2 (2)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|altsyncram_erp2:altsyncram1|decode_fga:decode5                                       ;
;                   |mux_vab:mux6|                                       ; 8 (8)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|altsyncram_erp2:altsyncram1|mux_vab:mux6                                             ;
;                   |mux_vab:mux7|                                       ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 1 (1)      ; |T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|altsyncram_erp2:altsyncram1|mux_vab:mux7                                             ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 64 (41)     ; 40           ; 0           ; 0    ; 0    ; 0            ; 24 (10)      ; 2 (2)             ; 38 (29)          ; 22 (17)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                            ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)     ; 9            ; 0           ; 0    ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; 5 (5)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr         ;
;       |sevenseg_if:SevSeg|                                             ; 119 (119)   ; 60           ; 0           ; 0    ; 0    ; 0            ; 59 (59)      ; 4 (4)             ; 56 (56)          ; 15 (15)         ; 4 (4)      ; |T8052_Toplevel|T8052:u0|sevenseg_if:SevSeg                                                                                                                                                         ;
;       |xram_cyclone:Altera_ram|                                        ; 64 (0)      ; 39           ; 32768       ; 8    ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 39 (0)           ; 21 (0)          ; 0 (0)      ; |T8052_Toplevel|T8052:u0|xram_cyclone:Altera_ram                                                                                                                                                    ;
;          |altsyncram:altsyncram_component|                             ; 64 (0)      ; 39           ; 32768       ; 8    ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 39 (0)           ; 21 (0)          ; 0 (0)      ; |T8052_Toplevel|T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component                                                                                                                    ;
;             |altsyncram_ulh1:auto_generated|                           ; 64 (0)      ; 39           ; 32768       ; 8    ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 39 (0)           ; 21 (0)          ; 0 (0)      ; |T8052_Toplevel|T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated                                                                                     ;
;                |altsyncram_ppk2:altsyncram1|                           ; 0 (0)       ; 0            ; 32768       ; 8    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1                                                         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 64 (40)     ; 39           ; 0           ; 0    ; 0    ; 0            ; 25 (10)      ; 0 (0)             ; 39 (30)          ; 21 (16)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                           ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)     ; 9            ; 0           ; 0    ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; 5 (5)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr        ;
;    |altpll0:\use_dll:dll|                                              ; 0 (0)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|altpll0:\use_dll:dll                                                                                                                                                                ;
;       |altpll:altpll_component|                                        ; 0 (0)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|altpll0:\use_dll:dll|altpll:altpll_component                                                                                                                                        ;
;    |sld_hub:sld_hub_inst|                                              ; 131 (34)    ; 89           ; 0           ; 0    ; 0    ; 0            ; 42 (20)      ; 18 (0)            ; 71 (14)          ; 5 (0)           ; 10 (4)     ; |T8052_Toplevel|sld_hub:sld_hub_inst                                                                                                                                                                ;
;       |lpm_decode:instruction_decoder|                                 ; 5 (0)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder                                                                                                                                 ;
;          |decode_ogi:auto_generated|                                   ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated                                                                                                       ;
;       |lpm_shiftreg:jtag_ir_register|                                  ; 10 (10)     ; 10           ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register                                                                                                                                  ;
;       |sld_dffex:BROADCAST|                                            ; 1 (1)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:BROADCAST                                                                                                                                            ;
;       |sld_dffex:IRF_ENA_0|                                            ; 1 (1)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0                                                                                                                                            ;
;       |sld_dffex:IRF_ENA|                                              ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA                                                                                                                                              ;
;       |sld_dffex:IRSR|                                                 ; 12 (12)     ; 7            ; 0           ; 0    ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 7 (7)            ; 0 (0)           ; 6 (6)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:IRSR                                                                                                                                                 ;
;       |sld_dffex:RESET|                                                ; 1 (1)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:RESET                                                                                                                                                ;
;       |sld_dffex:\GEN_IRF:1:IRF|                                       ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF                                                                                                                                       ;
;       |sld_dffex:\GEN_IRF:2:IRF|                                       ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF                                                                                                                                       ;
;       |sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|                              ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF                                                                                                                              ;
;       |sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|                              ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF                                                                                                                              ;
;       |sld_jtag_state_machine:jtag_state_machine|                      ; 21 (21)     ; 19           ; 0           ; 0    ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 19 (19)          ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine                                                                                                                      ;
;       |sld_rom_sr:HUB_INFO_REG|                                        ; 24 (24)     ; 9            ; 0           ; 0    ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; 5 (5)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG                                                                                                                                        ;
+------------------------------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+-----------------+----------+---------------+---------------+-----------------------+-----+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-----------------+----------+---------------+---------------+-----------------------+-----+
; SWITCH1         ; Input    ; ON            ; ON            ; --                    ; --  ;
; clk_50MHz       ; Input    ; --            ; --            ; --                    ; --  ;
; RxD232          ; Input    ; ON            ; ON            ; --                    ; --  ;
; SWITCH3         ; Input    ; ON            ; ON            ; --                    ; --  ;
; LED[1]          ; Output   ; --            ; --            ; --                    ; --  ;
; LED[2]          ; Output   ; --            ; --            ; --                    ; --  ;
; LED[3]          ; Output   ; --            ; --            ; --                    ; --  ;
; LED[4]          ; Output   ; --            ; --            ; --                    ; --  ;
; LED[5]          ; Output   ; --            ; --            ; --                    ; --  ;
; LED[6]          ; Output   ; --            ; --            ; --                    ; --  ;
; LED[7]          ; Output   ; --            ; --            ; --                    ; --  ;
; Txd232          ; Output   ; --            ; --            ; --                    ; --  ;
; SevenSeg_D_o[0] ; Output   ; --            ; --            ; --                    ; --  ;
; SevenSeg_D_o[1] ; Output   ; --            ; --            ; --                    ; --  ;
; SevenSeg_D_o[2] ; Output   ; --            ; --            ; --                    ; --  ;
; SevenSeg_D_o[3] ; Output   ; --            ; --            ; --                    ; --  ;
; SevenSeg_D_o[4] ; Output   ; --            ; --            ; --                    ; --  ;
; SevenSeg_D_o[5] ; Output   ; --            ; --            ; --                    ; --  ;
; SevenSeg_D_o[6] ; Output   ; --            ; --            ; --                    ; --  ;
; SevenSeg_D_o[7] ; Output   ; --            ; --            ; --                    ; --  ;
; SevenSegEn_o[0] ; Output   ; --            ; --            ; --                    ; --  ;
; SevenSegEn_o[1] ; Output   ; --            ; --            ; --                    ; --  ;
; SevenSegEn_o[2] ; Output   ; --            ; --            ; --                    ; --  ;
; SevenSegEn_o[3] ; Output   ; --            ; --            ; --                    ; --  ;
; SevenSegEn_o[4] ; Output   ; --            ; --            ; --                    ; --  ;
; VgaRd0          ; Output   ; --            ; --            ; --                    ; --  ;
; VgaRd1          ; Output   ; --            ; --            ; --                    ; --  ;
; VgaGr0          ; Output   ; --            ; --            ; --                    ; --  ;
; VgaGr1          ; Output   ; --            ; --            ; --                    ; --  ;
; VgaBl0          ; Output   ; --            ; --            ; --                    ; --  ;
; VgaBl1          ; Output   ; --            ; --            ; --                    ; --  ;
; VgaHsync        ; Output   ; --            ; --            ; --                    ; --  ;
; VgaVsync        ; Output   ; --            ; --            ; --                    ; --  ;
; SCL             ; Bidir    ; ON            ; ON            ; --                    ; --  ;
; SDA             ; Bidir    ; ON            ; ON            ; --                    ; --  ;
; Ps2Clk_io       ; Bidir    ; ON            ; ON            ; --                    ; --  ;
; Ps2Dat_io       ; Bidir    ; ON            ; ON            ; --                    ; --  ;
+-----------------+----------+---------------+---------------+-----------------------+-----+


+--------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                       ;
+--------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                    ; Pad To Core Index ; Setting ;
+--------------------------------------------------------+-------------------+---------+
; SWITCH1                                                ;                   ;         ;
;      - Reset_n                                         ; 0                 ; ON      ;
; clk_50MHz                                              ;                   ;         ;
; RxD232                                                 ;                   ;         ;
;      - InputSync:ISRxd|q1[0]                           ; 0                 ; ON      ;
; SWITCH3                                                ;                   ;         ;
;      - InputSync:ISSw3|q1[0]                           ; 0                 ; ON      ;
; SCL                                                    ;                   ;         ;
;      - InputSync:ISSCL|q1[0]                           ; 0                 ; ON      ;
; SDA                                                    ;                   ;         ;
;      - InputSync:ISSDA|q1[0]                           ; 0                 ; ON      ;
; Ps2Clk_io                                              ;                   ;         ;
;      - T8052:u0|PS2Keyboard:PS2Kbd|InputSync:IS1|q1[0] ; 0                 ; ON      ;
; Ps2Dat_io                                              ;                   ;         ;
;      - T8052:u0|PS2Keyboard:PS2Kbd|DataReg[6]          ; 1                 ; ON      ;
;      - T8052:u0|PS2Keyboard:PS2Kbd|ackReceived~349     ; 1                 ; ON      ;
;      - T8052:u0|PS2Keyboard:PS2Kbd|Selector23~27       ; 1                 ; ON      ;
+--------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+-----------------------------------------+--------+----------------------+------------------+
; Name                                                                                                                                                                                             ; Location       ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+-----------------------------------------+--------+----------------------+------------------+
; Graphiccard:GC|CtrlReg[2]~2                                                                                                                                                                      ; LC_X26_Y20_N1  ; 6       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|CursCol[6]~556                                                                                                                                                                    ; LC_X24_Y20_N2  ; 7       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|CursLine[5]~543                                                                                                                                                                   ; LC_X24_Y20_N8  ; 6       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|CursorCnt[5]~5                                                                                                                                                                    ; LC_X22_Y6_N7   ; 5       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|Equal2~93                                                                                                                                                                         ; LC_X26_Y19_N6  ; 24      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ;
; Graphiccard:GC|cols[6]~260                                                                                                                                                                       ; LC_X27_Y20_N9  ; 7       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|firstCol[0]~260                                                                                                                                                                   ; LC_X26_Y20_N8  ; 7       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|firstLine[0]~228                                                                                                                                                                  ; LC_X23_Y20_N2  ; 5       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|lines[4]~228                                                                                                                                                                      ; LC_X27_Y20_N4  ; 5       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|param[0]~0                                                                                                                                                                        ; LC_X30_Y8_N0   ; 16      ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|process3~26                                                                                                                                                                       ; LC_X22_Y9_N4   ; 25      ; Clock enable, Sync. load                ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|address_reg_a[2]                                                                                        ; LC_X31_Y8_N2   ; 16      ; Sync. load                              ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_a|w_anode1057w[3]                                                                     ; LC_X31_Y7_N1   ; 2       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_a|w_anode1084w[2]~68                                                                  ; LC_X31_Y7_N9   ; 2       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_a|w_anode1084w[2]~69                                                                  ; LC_X31_Y7_N4   ; 2       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_a|w_anode1084w[2]~70                                                                  ; LC_X31_Y7_N6   ; 2       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_a|w_anode1104w[3]~24                                                                  ; LC_X31_Y7_N2   ; 2       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_b|w_anode1057w[3]                                                                     ; LC_X32_Y4_N8   ; 2       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_b|w_anode1084w[2]~53                                                                  ; LC_X32_Y4_N4   ; 2       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_b|w_anode1084w[2]~54                                                                  ; LC_X32_Y4_N0   ; 2       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_b|w_anode1084w[2]~55                                                                  ; LC_X32_Y5_N8   ; 2       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_b|w_anode1104w[3]~14                                                                  ; LC_X32_Y4_N5   ; 4       ; Clock enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|ram_block1a15~20                                                                                        ; LC_X32_Y4_N3   ; 1       ; Write enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|ram_block1a23~14                                                                                        ; LC_X32_Y5_N7   ; 1       ; Write enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|ram_block1a31~17                                                                                        ; LC_X32_Y5_N4   ; 1       ; Write enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|ram_block1a39~17                                                                                        ; LC_X32_Y5_N6   ; 1       ; Write enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|ram_block1a47~25                                                                                        ; LC_X32_Y5_N2   ; 1       ; Write enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|ram_block1a55~14                                                                                        ; LC_X32_Y5_N9   ; 1       ; Write enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|ram_block1a63~21                                                                                        ; LC_X32_Y5_N3   ; 1       ; Write enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|ram_block1a71~14                                                                                        ; LC_X32_Y4_N7   ; 1       ; Write enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|ram_block1a79~18                                                                                        ; LC_X32_Y4_N9   ; 1       ; Write enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|ram_block1a7~14                                                                                         ; LC_X32_Y4_N1   ; 1       ; Write enable                            ; no     ; --                   ; --               ;
; Graphiccard:GC|wrCGRam~40                                                                                                                                                                        ; LC_X28_Y6_N6   ; 8       ; Write enable                            ; no     ; --                   ; --               ;
; Reset_n                                                                                                                                                                                          ; LC_X8_Y13_N7   ; 683     ; Async. clear, Async. load, Clock enable ; yes    ; Global clock         ; GCLK0            ;
; T8052:u0|PS2Keyboard:PS2Kbd|DataReg[7]~11                                                                                                                                                        ; LC_X40_Y18_N8  ; 9       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|PS2Keyboard:PS2Kbd|Selector24~59                                                                                                                                                        ; LC_X43_Y21_N0  ; 9       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|PS2Keyboard:PS2Kbd|state.data                                                                                                                                                           ; LC_X44_Y21_N6  ; 10      ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|Equal16~293                                                                                                                                                                  ; LC_X24_Y19_N2  ; 46      ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|Equal23~37                                                                                                                                                                   ; LC_X43_Y16_N9  ; 8       ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|ICall                                                                                                                                                                        ; LC_X37_Y17_N4  ; 48      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|Inst1[7]~280                                                                                                                                                                 ; LC_X28_Y16_N0  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|Inst2[7]~290                                                                                                                                                                 ; LC_X27_Y14_N7  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|Inst[1]                                                                                                                                                                      ; LC_X28_Y18_N7  ; 69      ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|Mem_Wr                                                                                                                                                                       ; LC_X36_Y16_N6  ; 4       ; Clock enable, Sync. clear               ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|OPC[12]~12                                                                                                                                                                   ; LC_X22_Y16_N8  ; 16      ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|RET_r~5200                                                                                                                                                                   ; LC_X28_Y16_N2  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|RET_r~5210                                                                                                                                                                   ; LC_X37_Y17_N7  ; 6       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|ROM_Addr[12]~9594                                                                                                                                                            ; LC_X21_Y14_N5  ; 16      ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Equal2~98                                                                                                                                              ; LC_X38_Y12_N6  ; 19      ; Sync. clear                             ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|LessThan0~117                                                                                                                                          ; LC_X38_Y11_N7  ; 19      ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|process1~0                                                                                                                                             ; LC_X36_Y7_N2   ; 24      ; Clock enable, Sync. load                ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|iReady~47                                                                                                                                                                    ; LC_X30_Y15_N8  ; 61      ; Clock enable, Sync. load                ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|process10~0                                                                                                                                                                  ; LC_X39_Y13_N1  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|process12~6                                                                                                                                                                  ; LC_X28_Y12_N4  ; 18      ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|process4~6                                                                                                                                                                   ; LC_X41_Y13_N5  ; 8       ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|T51:core51|xxx_flag~87                                                                                                                                                                  ; LC_X40_Y16_N3  ; 17      ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|P0_Wr                                                                                                                                                                   ; LC_X43_Y15_N7  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|P1_Wr                                                                                                                                                                   ; LC_X40_Y16_N2  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|P2_Wr                                                                                                                                                                   ; LC_X39_Y14_N9  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|P3_Wr                                                                                                                                                                   ; LC_X41_Y13_N2  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|RCAP2H_Wr                                                                                                                                                               ; LC_X38_Y19_N4  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|RCAP2L_Wr                                                                                                                                                               ; LC_X38_Y19_N2  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|SBUF_Wr                                                                                                                                                                 ; LC_X40_Y17_N0  ; 10      ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|SCON_Wr                                                                                                                                                                 ; LC_X43_Y18_N7  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|SevSeg_Con_Wr                                                                                                                                                           ; LC_X43_Y15_N1  ; 6       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|SevSeg_Data_Wr[0]                                                                                                                                                       ; LC_X38_Y19_N9  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|SevSeg_Data_Wr[1]                                                                                                                                                       ; LC_X38_Y19_N0  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|SevSeg_Data_Wr[2]                                                                                                                                                       ; LC_X38_Y19_N3  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|SevSeg_Data_Wr[3]                                                                                                                                                       ; LC_X43_Y18_N5  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|SevSeg_En_Wr                                                                                                                                                            ; LC_X43_Y19_N9  ; 4       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|T2CON_Wr                                                                                                                                                                ; LC_X43_Y15_N8  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|TH0_Wr                                                                                                                                                                  ; LC_X40_Y17_N3  ; 8       ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|TH1_Wr                                                                                                                                                                  ; LC_X40_Y17_N8  ; 8       ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|TH2_Wr                                                                                                                                                                  ; LC_X43_Y18_N2  ; 8       ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|TL0_Wr                                                                                                                                                                  ; LC_X43_Y15_N2  ; 8       ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|TL2_Wr                                                                                                                                                                  ; LC_X43_Y21_N3  ; 8       ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|TMOD_Wr                                                                                                                                                                 ; LC_X43_Y15_N6  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|process0~0                                                                                                                                                              ; LC_X39_Y13_N8  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|process0~1                                                                                                                                                              ; LC_X43_Y15_N0  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|process0~2                                                                                                                                                              ; LC_X40_Y17_N7  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|ps2_ctrl_stat_wr                                                                                                                                                        ; LC_X43_Y21_N2  ; 10      ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|T51_Glue:glue51|ps2_data_wr                                                                                                                                                             ; LC_X43_Y18_N6  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_TC01:tc01|Cnt1[13]~9221                                                                                                                                                             ; LC_X43_Y18_N1  ; 3       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_UART:uart|Bit_Phase[0]~707                                                                                                                                                          ; LC_X45_Y16_N8  ; 4       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_UART:uart|RX_Bit_Cnt[1]~4878                                                                                                                                                        ; LC_X44_Y16_N2  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_UART:uart|RX_Bit_Cnt[1]~4887                                                                                                                                                        ; LC_X45_Y15_N3  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|T51_UART:uart|process5~112                                                                                                                                                              ; LC_X45_Y18_N6  ; 13      ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|XRAM_WE                                                                                                                                                                                 ; LC_X32_Y5_N5   ; 8       ; Write enable                            ; no     ; --                   ; --               ;
; T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|altsyncram_erp2:altsyncram1|decode_fga:decode5|eq_node[0]~29                                      ; LC_X18_Y13_N8  ; 8       ; Write enable                            ; no     ; --                   ; --               ;
; T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|altsyncram_erp2:altsyncram1|decode_fga:decode5|eq_node[1]~28                                      ; LC_X18_Y13_N9  ; 8       ; Write enable                            ; no     ; --                   ; --               ;
; T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~36                                                               ; LC_X17_Y13_N1  ; 5       ; Sync. clear                             ; no     ; --                   ; --               ;
; T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2|process0~16                                                             ; LC_X17_Y12_N9  ; 13      ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~1                                                              ; LC_X18_Y12_N3  ; 8       ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~0                                                              ; LC_X17_Y11_N2  ; 4       ; Async. clear                            ; no     ; --                   ; --               ;
; T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~26                                                             ; LC_X16_Y11_N4  ; 4       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                    ; LC_X17_Y12_N6  ; 21      ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~988  ; LC_X13_Y10_N4  ; 5       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~993  ; LC_X14_Y11_N2  ; 4       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~36                                                              ; LC_X18_Y7_N8   ; 5       ; Sync. clear                             ; no     ; --                   ; --               ;
; T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~13                                                        ; LC_X18_Y7_N6   ; 8       ; Write enable                            ; no     ; --                   ; --               ;
; T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process0~16                                                            ; LC_X18_Y8_N2   ; 12      ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~1                                                             ; LC_X18_Y7_N5   ; 8       ; Sync. load                              ; no     ; --                   ; --               ;
; T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~0                                                             ; LC_X16_Y8_N5   ; 4       ; Async. clear                            ; no     ; --                   ; --               ;
; T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~14                                                            ; LC_X18_Y7_N9   ; 4       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~900 ; LC_X13_Y10_N2  ; 5       ; Clock enable                            ; no     ; --                   ; --               ;
; T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~905 ; LC_X13_Y10_N5  ; 4       ; Clock enable                            ; no     ; --                   ; --               ;
; XRAM_RD_s                                                                                                                                                                                        ; LC_X30_Y12_N2  ; 8       ; Clock enable                            ; no     ; --                   ; --               ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                     ; JTAG_X1_Y13_N1 ; 193     ; Clock                                   ; yes    ; Global clock         ; GCLK3            ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                     ; JTAG_X1_Y13_N1 ; 22      ; Sync. clear                             ; no     ; --                   ; --               ;
; altpll0:\use_dll:dll|altpll:altpll_component|_clk0                                                                                                                                               ; PLL_2          ; 883     ; Clock                                   ; yes    ; Global clock         ; GCLK7            ;
; clk_50MHz                                                                                                                                                                                        ; PIN_G16        ; 1       ; Clock                                   ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|CLR_SIGNAL                                                                                                                                                                  ; LC_X14_Y13_N2  ; 39      ; Async. clear                            ; yes    ; Global clock         ; GCLK1            ;
; sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0                                                                                                                                                            ; LC_X16_Y11_N9  ; 5       ; Clock enable                            ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|GEN_SHADOW_IRF~1                                                                                                                                                            ; LC_X16_Y11_N7  ; 5       ; Clock enable                            ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|IRF_ENABLE[1]~136                                                                                                                                                           ; LC_X15_Y11_N7  ; 5       ; Clock enable                            ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|IRF_ENABLE[2]~135                                                                                                                                                           ; LC_X15_Y11_N2  ; 5       ; Clock enable                            ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|IRF_ENA_ENABLE~29                                                                                                                                                           ; LC_X14_Y11_N9  ; 3       ; Clock enable                            ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|IRSR_ENA                                                                                                                                                                    ; LC_X14_Y9_N5   ; 2       ; Clock enable                            ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|comb~99                                                                                                                                                                     ; LC_X14_Y9_N9   ; 5       ; Clock enable                            ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                        ; LC_X13_Y9_N4   ; 23      ; Async. clear                            ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~2938                                                                                                                                                    ; LC_X16_Y9_N2   ; 5       ; Clock enable                            ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]                                                                                                                                               ; LC_X17_Y11_N0  ; 16      ; Async. clear, Sync. load                ; yes    ; Global clock         ; GCLK6            ;
; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]                                                                                                                                               ; LC_X17_Y11_N5  ; 7       ; Async. clear                            ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[0]                                                                                                                                               ; LC_X12_Y10_N1  ; 15      ; Async. clear                            ; yes    ; Global clock         ; GCLK2            ;
; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[3]                                                                                                                                               ; LC_X15_Y10_N9  ; 7       ; Async. clear                            ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                          ; LC_X15_Y13_N2  ; 15      ; Async. clear                            ; yes    ; Global clock         ; GCLK4            ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                         ; LC_X14_Y13_N6  ; 12      ; Clock enable                            ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                         ; LC_X15_Y13_N0  ; 5       ; Clock enable                            ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                          ; LC_X14_Y9_N7   ; 37      ; Sync. load                              ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                          ; LC_X13_Y13_N9  ; 27      ; Async. clear                            ; yes    ; Global clock         ; GCLK5            ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal                                                                                                                                        ; LC_X13_Y10_N8  ; 22      ; Sync. clear                             ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~1166                                                                                                                                ; LC_X14_Y9_N6   ; 5       ; Clock enable                            ; no     ; --                   ; --               ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~1172                                                                                                                                ; LC_X14_Y9_N8   ; 4       ; Clock enable                            ; no     ; --                   ; --               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+-----------------------------------------+--------+----------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                  ;
+-------------------------------------------------------------------------+----------------+---------+----------------------+------------------+
; Name                                                                    ; Location       ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-------------------------------------------------------------------------+----------------+---------+----------------------+------------------+
; Reset_n                                                                 ; LC_X8_Y13_N7   ; 683     ; Global clock         ; GCLK0            ;
; altera_internal_jtag~TCKUTAP                                            ; JTAG_X1_Y13_N1 ; 193     ; Global clock         ; GCLK3            ;
; altpll0:\use_dll:dll|altpll:altpll_component|_clk0                      ; PLL_2          ; 883     ; Global clock         ; GCLK7            ;
; sld_hub:sld_hub_inst|CLR_SIGNAL                                         ; LC_X14_Y13_N2  ; 39      ; Global clock         ; GCLK1            ;
; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]                      ; LC_X17_Y11_N0  ; 16      ; Global clock         ; GCLK6            ;
; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[0]                      ; LC_X12_Y10_N1  ; 15      ; Global clock         ; GCLK2            ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] ; LC_X15_Y13_N2  ; 15      ; Global clock         ; GCLK4            ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] ; LC_X13_Y13_N9  ; 27      ; Global clock         ; GCLK5            ;
+-------------------------------------------------------------------------+----------------+---------+----------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                     ;
+-----------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                      ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------+---------+
; ~GND                                                                                                      ; 93      ;
; T8052:u0|T51:core51|Inst[4]                                                                               ; 79      ;
; T8052:u0|T51:core51|Int_AddrA~21928                                                                       ; 74      ;
; T8052:u0|T51:core51|Inst[6]                                                                               ; 74      ;
; T8052:u0|T51:core51|Inst[1]                                                                               ; 69      ;
; T8052:u0|T51:core51|Inst[7]                                                                               ; 68      ;
; T8052:u0|T51:core51|ACC[7]                                                                                ; 65      ;
; T8052:u0|T51:core51|AMux_SFR                                                                              ; 63      ;
; T8052:u0|T51:core51|ACC[2]                                                                                ; 62      ;
; T8052:u0|T51:core51|ACC[0]                                                                                ; 62      ;
; T8052:u0|T51:core51|iReady~47                                                                             ; 61      ;
; T8052:u0|T51:core51|ACC[4]                                                                                ; 60      ;
; T8052:u0|T51:core51|ACC[3]                                                                                ; 60      ;
; T8052:u0|T51:core51|ACC[1]                                                                                ; 60      ;
; T8052:u0|RAM_Addr_r[2]                                                                                    ; 59      ;
; T8052:u0|RAM_Addr_r[1]                                                                                    ; 59      ;
; T8052:u0|T51:core51|ACC[5]                                                                                ; 56      ;
; T8052:u0|T51:core51|Inst[5]                                                                               ; 55      ;
; T8052:u0|T51:core51|FCycle[0]                                                                             ; 55      ;
; T8052:u0|T51:core51|FCycle[1]                                                                             ; 55      ;
; T8052:u0|T51:core51|ACC[6]                                                                                ; 54      ;
; T8052:u0|T51:core51|INC_DPTR                                                                              ; 51      ;
; T8052:u0|T51:core51|ICall                                                                                 ; 48      ;
; T8052:u0|T51:core51|Inst[0]                                                                               ; 48      ;
; T8052:u0|T51:core51|Equal16~294                                                                           ; 47      ;
; T8052:u0|T51:core51|Inst[2]                                                                               ; 46      ;
; T8052:u0|T51:core51|Equal16~293                                                                           ; 46      ;
; T8052:u0|T51_TC01:tc01|Cnt0[7]~COMBOUT                                                                    ; 39      ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                   ; 37      ;
; T8052:u0|T51_TC01:tc01|Cnt0[4]~COMBOUT                                                                    ; 36      ;
; T8052:u0|T51:core51|process12~7                                                                           ; 35      ;
; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wren_mux_a                                           ; 35      ;
; T8052:u0|T51:core51|Inst[3]                                                                               ; 35      ;
; T8052:u0|T51_TC01:tc01|Cnt0[1]~COMBOUT                                                                    ; 35      ;
; T8052:u0|T51_TC01:tc01|Cnt0[0]~COMBOUT                                                                    ; 34      ;
; T8052:u0|T51_TC01:tc01|Cnt0[6]~COMBOUT                                                                    ; 34      ;
; T8052:u0|T51:core51|Int_AddrA~21941                                                                       ; 33      ;
; T8052:u0|T51_TC01:tc01|Cnt0[5]~COMBOUT                                                                    ; 33      ;
; T8052:u0|T51_TC01:tc01|Cnt0[3]~COMBOUT                                                                    ; 33      ;
; T8052:u0|T51_TC01:tc01|Cnt0[2]~COMBOUT                                                                    ; 33      ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|address_reg_a[1] ; 31      ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|address_reg_a[0] ; 31      ;
; T8052:u0|T51:core51|Int_AddrA~21955                                                                       ; 31      ;
; T8052:u0|T51:core51|Last~56                                                                               ; 31      ;
; T8052:u0|RAM_Addr_r[10]                                                                                   ; 30      ;
; T8052:u0|RAM_Addr_r[0]                                                                                    ; 30      ;
; T8052:u0|IO_Addr_r[6]                                                                                     ; 30      ;
; T8052:u0|T51:core51|Int_AddrB[0]~545                                                                      ; 27      ;
; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]                                                          ; 27      ;
; T8052:u0|T51:core51|process12~1428                                                                        ; 27      ;
+-----------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                                          ; Location                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Graphiccard:GC|CGRAM:CG|altsyncram:altsyncram_component|altsyncram_2472:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 8    ; VGA8x16.hex                                  ; M4K_X19_Y12, M4K_X19_Y6, M4K_X19_Y9, M4K_X19_Y8, M4K_X19_Y7, M4K_X19_Y13, M4K_X19_Y11, M4K_X19_Y10                                                                                                             ;
; Graphiccard:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; True Dual Port   ; 2560         ; 16           ; 2560         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 40960 ; 2560                        ; 16                          ; 2560                        ; 16                          ; 40960               ; 10   ; None                                         ; M4K_X33_Y11, M4K_X33_Y13, M4K_X33_Y6, M4K_X33_Y5, M4K_X33_Y12, M4K_X33_Y9, M4K_X33_Y8, M4K_X33_Y7, M4K_X33_Y4, M4K_X33_Y10                                                                                     ;
; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None                                         ; M4K_X33_Y15                                                                                                                                                                                                    ;
; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None                                         ; M4K_X33_Y17                                                                                                                                                                                                    ;
; T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|altsyncram_erp2:altsyncram1|ALTSYNCRAM                                                          ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 16   ; C:/altera/FPGA_course/ex20/firmware/ex20.hex ; M4K_X33_Y18, M4K_X33_Y16, M4K_X33_Y19, M4K_X33_Y14, M4K_X33_Y22, M4K_X19_Y22, M4K_X33_Y21, M4K_X33_Y20, M4K_X19_Y16, M4K_X19_Y17, M4K_X19_Y21, M4K_X19_Y20, M4K_X19_Y15, M4K_X19_Y14, M4K_X19_Y19, M4K_X19_Y18 ;
; T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ALTSYNCRAM                                                         ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 8    ; None                                         ; M4K_X33_Y2, M4K_X19_Y5, M4K_X19_Y3, M4K_X19_Y1, M4K_X19_Y2, M4K_X33_Y3, M4K_X19_Y4, M4K_X33_Y1                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; C4s                        ; 5,814 / 30,600 ( 19 % ) ;
; Direct links               ; 504 / 43,552 ( 1 % )    ;
; Global clocks              ; 8 / 8 ( 100 % )         ;
; LAB clocks                 ; 130 / 312 ( 42 % )      ;
; LUT chains                 ; 336 / 10,854 ( 3 % )    ;
; Local interconnects        ; 7,930 / 43,552 ( 18 % ) ;
; M4K buffers                ; 240 / 1,872 ( 13 % )    ;
; R4s                        ; 5,973 / 28,560 ( 21 % ) ;
+----------------------------+-------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+--------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 9.04) ; Number of LABs  (Total = 434) ;
+--------------------------------------------+-------------------------------+
; 1                                          ; 14                            ;
; 2                                          ; 7                             ;
; 3                                          ; 5                             ;
; 4                                          ; 1                             ;
; 5                                          ; 3                             ;
; 6                                          ; 6                             ;
; 7                                          ; 14                            ;
; 8                                          ; 22                            ;
; 9                                          ; 69                            ;
; 10                                         ; 293                           ;
+--------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.64) ; Number of LABs  (Total = 434) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 211                           ;
; 1 Async. load                      ; 4                             ;
; 1 Clock                            ; 292                           ;
; 1 Clock enable                     ; 80                            ;
; 1 Sync. clear                      ; 9                             ;
; 1 Sync. load                       ; 67                            ;
; 2 Async. clears                    ; 5                             ;
; 2 Clock enables                    ; 42                            ;
+------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 9.38) ; Number of LABs  (Total = 434) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 17                            ;
; 2                                           ; 7                             ;
; 3                                           ; 7                             ;
; 4                                           ; 1                             ;
; 5                                           ; 3                             ;
; 6                                           ; 5                             ;
; 7                                           ; 15                            ;
; 8                                           ; 16                            ;
; 9                                           ; 77                            ;
; 10                                          ; 204                           ;
; 11                                          ; 42                            ;
; 12                                          ; 17                            ;
; 13                                          ; 4                             ;
; 14                                          ; 9                             ;
; 15                                          ; 4                             ;
; 16                                          ; 2                             ;
; 17                                          ; 3                             ;
; 18                                          ; 1                             ;
+---------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.29) ; Number of LABs  (Total = 434) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 27                            ;
; 2                                               ; 21                            ;
; 3                                               ; 28                            ;
; 4                                               ; 45                            ;
; 5                                               ; 31                            ;
; 6                                               ; 59                            ;
; 7                                               ; 74                            ;
; 8                                               ; 60                            ;
; 9                                               ; 42                            ;
; 10                                              ; 29                            ;
; 11                                              ; 11                            ;
; 12                                              ; 1                             ;
; 13                                              ; 2                             ;
; 14                                              ; 2                             ;
; 15                                              ; 1                             ;
; 16                                              ; 0                             ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.42) ; Number of LABs  (Total = 434) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 3                             ;
; 3                                            ; 8                             ;
; 4                                            ; 9                             ;
; 5                                            ; 6                             ;
; 6                                            ; 7                             ;
; 7                                            ; 6                             ;
; 8                                            ; 15                            ;
; 9                                            ; 7                             ;
; 10                                           ; 13                            ;
; 11                                           ; 15                            ;
; 12                                           ; 24                            ;
; 13                                           ; 23                            ;
; 14                                           ; 25                            ;
; 15                                           ; 31                            ;
; 16                                           ; 27                            ;
; 17                                           ; 30                            ;
; 18                                           ; 33                            ;
; 19                                           ; 36                            ;
; 20                                           ; 51                            ;
; 21                                           ; 36                            ;
; 22                                           ; 29                            ;
+----------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; Fitter Device Options                                              ;
+----------------------------------------------+---------------------+
; Option                                       ; Setting             ;
+----------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; Off                 ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Configuration scheme                         ; Active Serial       ;
; Error detection CRC                          ; Off                 ;
; Reserve ASDO pin after configuration.        ; As input tri-stated ;
; Reserve all unused pins                      ; As input tri-stated ;
; Base pin-out file on sameframe device        ; Off                 ;
+----------------------------------------------+---------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 05 12:02:01 2006
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off ex20 -c ex20
Info: Selected device EP1C12F256C7 for design "ex20"
Info: Implementing parameter values for PLL "altpll0:\use_dll:dll|altpll:altpll_component|pll"
    Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:\use_dll:dll|altpll:altpll_component|_clk0 port
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP1C6F256C7 is compatible
    Info: Device EP1C6F256I7 is compatible
    Info: Device EP1C12F256I7 is compatible
Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Info: Completed User Assigned Global Signals Promotion Operation
Info: DQS I/O pins require 0 global routing resources
Info: Promoted PLL clock signals
    Info: Promoted signal "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" to use global clock (user assigned)
Info: Completed PLL Placement Operation
Info: Automatically promoted signal "altera_internal_jtag~TCKUTAP" to use Global clock
Info: Automatically promoted some destinations of signal "Reset_n" to use Global clock
    Info: Destination "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1]" may be non-global or may not use global clock
    Info: Destination "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]" may be non-global or may not use global clock
    Info: Destination "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[0]" may be non-global or may not use global clock
    Info: Destination "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[5]" may be non-global or may not use global clock
    Info: Destination "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[3]" may be non-global or may not use global clock
    Info: Destination "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[4]" may be non-global or may not use global clock
    Info: Destination "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[6]" may be non-global or may not use global clock
    Info: Destination "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2]" may be non-global or may not use global clock
Info: Automatically promoted signal "sld_hub:sld_hub_inst|CLR_SIGNAL" to use Global clock
Info: Automatically promoted some destinations of signal "sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]" to use Global clock
    Info: Destination "sld_hub:sld_hub_inst|hub_tdo~1384" may be non-global or may not use global clock
    Info: Destination "T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg" may be non-global or may not use global clock
    Info: Destination "T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~0" may be non-global or may not use global clock
Info: Automatically promoted some destinations of signal "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]" to use Global clock
    Info: Destination "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]" may be non-global or may not use global clock
    Info: Destination "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]" may be non-global or may not use global clock
Info: Automatically promoted some destinations of signal "sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[0]" to use Global clock
    Info: Destination "sld_hub:sld_hub_inst|hub_tdo~1382" may be non-global or may not use global clock
    Info: Destination "T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg" may be non-global or may not use global clock
    Info: Destination "T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~0" may be non-global or may not use global clock
Info: Automatically promoted some destinations of signal "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]" to use Global clock
    Info: Destination "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]" may be non-global or may not use global clock
    Info: Destination "sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q" may be non-global or may not use global clock
    Info: Destination "T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]" may be non-global or may not use global clock
    Info: Destination "T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]" may be non-global or may not use global clock
    Info: Destination "sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal" may be non-global or may not use global clock
    Info: Destination "sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]" may be non-global or may not use global clock
    Info: Destination "sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]" may be non-global or may not use global clock
    Info: Destination "sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]" may be non-global or may not use global clock
    Info: Destination "T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]" may be non-global or may not use global clock
    Info: Destination "sld_hub:sld_hub_inst|BROADCAST_ENA~32" may be non-global or may not use global clock
    Info: Limited to 10 non-global destinations
Info: Completed Auto Global Promotion Operation
Info: Starting register packing
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density
Info: Finished moving registers into I/O cells, LUTs, and RAM blocks
Info: Finished register packing: elapsed time is 00:00:01
Info: Starting physical synthesis optimizations
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm combinational resynthesis 1
Info: Physical synthesis algorithm combinational resynthesis 1 complete: estimated performance improvement of up to 3 percent
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm combinational resynthesis 1
Info: Physical synthesis algorithm combinational resynthesis 1 complete: estimated performance improvement of up to 1 percent
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated performance improvement of up to 0 percent
Info: Physical synthesis optimizations complete: elapsed time is 00:01:59
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement operations beginning
Info: Starting physical synthesis optimizations
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm combinational resynthesis 2
Info: Physical synthesis algorithm combinational resynthesis 2 complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm register unpacking
Info: Physical synthesis algorithm register unpacking complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm combinational resynthesis 2
Info: Physical synthesis algorithm combinational resynthesis 2 complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm register unpacking
Info: Physical synthesis algorithm register unpacking complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm combinational resynthesis 2
Info: Physical synthesis algorithm combinational resynthesis 2 complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm combinational resynthesis 1
Info: Physical synthesis algorithm combinational resynthesis 1 complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm RESPLIT
Info: Physical synthesis algorithm RESPLIT complete: estimated performance improvement of up to 0 percent
Info: Physical synthesis optimizations complete: elapsed time is 00:02:33
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:02:57
Info: Estimated most critical path is memory to memory delay of 24.168 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X33_Y15; Fanout = 1; MEM Node = 'T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a0~portb_address_reg7'
    Info: 2: + IC(0.000 ns) + CELL(3.819 ns) = 3.819 ns; Loc. = M4K_X33_Y15; Fanout = 3; MEM Node = 'T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[0]'
    Info: 3: + IC(1.689 ns) + CELL(0.390 ns) = 5.898 ns; Loc. = LAB_X24_Y13; Fanout = 6; COMB Node = 'T8052:u0|T51:core51|Op_A[0]~721'
    Info: 4: + IC(0.320 ns) + CELL(0.258 ns) = 6.476 ns; Loc. = LAB_X24_Y13; Fanout = 17; COMB Node = 'T8052:u0|T51:core51|Op_A[0]~734'
    Info: 5: + IC(1.264 ns) + CELL(0.509 ns) = 8.249 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|Add8~148COUT1_275'
    Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.320 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|Add8~134COUT1_277'
    Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.391 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|Add8~136COUT1_279'
    Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.462 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|Add8~138COUT1_281'
    Info: 9: + IC(0.000 ns) + CELL(0.228 ns) = 8.690 ns; Loc. = LAB_X29_Y11; Fanout = 3; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|Add8~140'
    Info: 10: + IC(0.000 ns) + CELL(0.601 ns) = 9.291 ns; Loc. = LAB_X29_Y11; Fanout = 3; COMB Node = 'T8052:u0|T51:core51|T51_ALU:alu|Add8~143'
    Info: 11: + IC(0.950 ns) + CELL(0.522 ns) = 10.763 ns; Loc. = LAB_X32_Y10; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|process12~1455_BDD743'
    Info: 12: + IC(1.844 ns) + CELL(0.258 ns) = 12.865 ns; Loc. = LAB_X21_Y13; Fanout = 4; COMB Node = 'T8052:u0|T51:core51|process12~31'
    Info: 13: + IC(0.817 ns) + CELL(0.390 ns) = 14.072 ns; Loc. = LAB_X21_Y15; Fanout = 5; COMB Node = 'T8052:u0|T51:core51|Add11~5218'
    Info: 14: + IC(2.395 ns) + CELL(0.390 ns) = 16.857 ns; Loc. = LAB_X36_Y8; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|Add11~5236'
    Info: 15: + IC(2.394 ns) + CELL(0.390 ns) = 19.641 ns; Loc. = LAB_X21_Y16; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Add11~5310_BDD208'
    Info: 16: + IC(0.933 ns) + CELL(0.258 ns) = 20.832 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'T8052:u0|T51:core51|Add11~5238'
    Info: 17: + IC(0.320 ns) + CELL(0.258 ns) = 21.410 ns; Loc. = LAB_X21_Y17; Fanout = 16; COMB Node = 'T8052:u0|T51:core51|ROM_Addr[1]~9613'
    Info: 18: + IC(2.419 ns) + CELL(0.339 ns) = 24.168 ns; Loc. = M4K_X33_Y22; Fanout = 1; MEM Node = 'T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|altsyncram_erp2:altsyncram1|ram_block3a14~porta_address_reg1'
    Info: Total cell delay = 8.823 ns ( 36.51 % )
    Info: Total interconnect delay = 15.345 ns ( 63.49 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 17% of the available device resources. Peak interconnect usage is 39%
    Info: The peak interconnect region extends from location x21_y14 to location x31_y27
Info: Fitter routing operations ending: elapsed time is 00:00:50
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Completed Fixed Delay Chain Operation
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Completed Auto Delay Chain Operation
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Node sld_hub:sld_hub_inst|CLR_SIGNAL uses non-global routing resources to route signals to global destination nodes
    Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3] -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0] -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_hnm1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg -- routed using non-global resources
Info: Following groups of pins have the same output enable
    Info: Following pins have the same output enable: T8052:u0|T51_Port:tp0|Port_Output[1]
        Info: Type bidirectional pin SCL uses the LVTTL I/O standard
    Info: Following pins have the same output enable: T8052:u0|T51_Port:tp0|Port_Output[0]
        Info: Type bidirectional pin SDA uses the LVTTL I/O standard
    Info: Following pins have the same output enable: T8052:u0|PS2Keyboard:PS2Kbd|Ps2ClockOut
        Info: Type bidirectional pin Ps2Clk_io uses the LVTTL I/O standard
    Info: Following pins have the same output enable: T8052:u0|PS2Keyboard:PS2Kbd|Ps2DataOut
        Info: Type bidirectional pin Ps2Dat_io uses the LVTTL I/O standard
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Processing ended: Thu Oct 05 12:08:30 2006
    Info: Elapsed time: 00:06:30


