ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB40:
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f0xx_hal_msp.c ****   *
  17:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_hal_msp.c ****   */
  19:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_hal_msp.c **** 
  21:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f0xx_hal_msp.c **** 
  25:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f0xx_hal_msp.c **** 
  27:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f0xx_hal_msp.c **** 
  30:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f0xx_hal_msp.c **** 
  32:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f0xx_hal_msp.c **** 
  35:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f0xx_hal_msp.c **** 
  37:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f0xx_hal_msp.c **** 
  40:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f0xx_hal_msp.c **** 
  42:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f0xx_hal_msp.c **** 
  45:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f0xx_hal_msp.c **** 
  47:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f0xx_hal_msp.c **** 
  50:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f0xx_hal_msp.c **** 
  52:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f0xx_hal_msp.c **** 
  55:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f0xx_hal_msp.c **** 
  57:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f0xx_hal_msp.c **** 
  59:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f0xx_hal_msp.c **** 
  61:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f0xx_hal_msp.c ****                     /**
  63:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f0xx_hal_msp.c ****   */
  65:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f0xx_hal_msp.c **** 
  68:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f0xx_hal_msp.c **** 
  70:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f0xx_hal_msp.c **** 
  72:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 3


  44              		.loc 1 72 3 view .LVU4
  45 000c 9969     		ldr	r1, [r3, #24]
  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 72 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 73 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 73 3 view .LVU8
  55              		.loc 1 73 3 view .LVU9
  56 0014 DA69     		ldr	r2, [r3, #28]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA61     		str	r2, [r3, #28]
  61              		.loc 1 73 3 view .LVU10
  62 001e DB69     		ldr	r3, [r3, #28]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 73 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f0xx_hal_msp.c **** 
  75:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f0xx_hal_msp.c **** 
  77:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f0xx_hal_msp.c **** 
  79:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f0xx_hal_msp.c **** }
  69              		.loc 1 80 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE40:
  80              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_I2C_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  87              	HAL_I2C_MspInit:
  88              	.LVL0:
  89              	.LFB41:
  81:Core/Src/stm32f0xx_hal_msp.c **** 
  82:Core/Src/stm32f0xx_hal_msp.c **** /**
  83:Core/Src/stm32f0xx_hal_msp.c **** * @brief I2C MSP Initialization
  84:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f0xx_hal_msp.c **** * @param hi2c: I2C handle pointer
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 4


  86:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f0xx_hal_msp.c **** */
  88:Core/Src/stm32f0xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  89:Core/Src/stm32f0xx_hal_msp.c **** {
  90              		.loc 1 89 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 32
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		.loc 1 89 1 is_stmt 0 view .LVU15
  95 0000 10B5     		push	{r4, lr}
  96              	.LCFI1:
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 4, -8
  99              		.cfi_offset 14, -4
 100 0002 88B0     		sub	sp, sp, #32
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 40
 103 0004 0400     		movs	r4, r0
  90:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 90 3 is_stmt 1 view .LVU16
 105              		.loc 1 90 20 is_stmt 0 view .LVU17
 106 0006 1422     		movs	r2, #20
 107 0008 0021     		movs	r1, #0
 108 000a 03A8     		add	r0, sp, #12
 109              	.LVL1:
 110              		.loc 1 90 20 view .LVU18
 111 000c FFF7FEFF 		bl	memset
 112              	.LVL2:
  91:Core/Src/stm32f0xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 113              		.loc 1 91 3 is_stmt 1 view .LVU19
 114              		.loc 1 91 10 is_stmt 0 view .LVU20
 115 0010 2268     		ldr	r2, [r4]
 116              		.loc 1 91 5 view .LVU21
 117 0012 124B     		ldr	r3, .L7
 118 0014 9A42     		cmp	r2, r3
 119 0016 01D0     		beq	.L6
 120              	.LVL3:
 121              	.L4:
  92:Core/Src/stm32f0xx_hal_msp.c ****   {
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  94:Core/Src/stm32f0xx_hal_msp.c **** 
  95:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  96:Core/Src/stm32f0xx_hal_msp.c **** 
  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  98:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
  99:Core/Src/stm32f0xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 100:Core/Src/stm32f0xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 101:Core/Src/stm32f0xx_hal_msp.c ****     */
 102:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 107:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 108:Core/Src/stm32f0xx_hal_msp.c **** 
 109:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 110:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 5


 111:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 112:Core/Src/stm32f0xx_hal_msp.c **** 
 113:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 114:Core/Src/stm32f0xx_hal_msp.c **** 
 115:Core/Src/stm32f0xx_hal_msp.c ****   }
 116:Core/Src/stm32f0xx_hal_msp.c **** 
 117:Core/Src/stm32f0xx_hal_msp.c **** }
 122              		.loc 1 117 1 view .LVU22
 123 0018 08B0     		add	sp, sp, #32
 124              		@ sp needed
 125 001a 10BD     		pop	{r4, pc}
 126              	.LVL4:
 127              	.L6:
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 128              		.loc 1 97 5 is_stmt 1 view .LVU23
 129              	.LBB4:
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 130              		.loc 1 97 5 view .LVU24
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 131              		.loc 1 97 5 view .LVU25
 132 001c 104C     		ldr	r4, .L7+4
 133              	.LVL5:
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 134              		.loc 1 97 5 is_stmt 0 view .LVU26
 135 001e 6369     		ldr	r3, [r4, #20]
 136 0020 8022     		movs	r2, #128
 137 0022 D202     		lsls	r2, r2, #11
 138 0024 1343     		orrs	r3, r2
 139 0026 6361     		str	r3, [r4, #20]
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 140              		.loc 1 97 5 is_stmt 1 view .LVU27
 141 0028 6369     		ldr	r3, [r4, #20]
 142 002a 1340     		ands	r3, r2
 143 002c 0193     		str	r3, [sp, #4]
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 144              		.loc 1 97 5 view .LVU28
 145 002e 019B     		ldr	r3, [sp, #4]
 146              	.LBE4:
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 147              		.loc 1 97 5 view .LVU29
 102:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 148              		.loc 1 102 5 view .LVU30
 102:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 149              		.loc 1 102 25 is_stmt 0 view .LVU31
 150 0030 03A9     		add	r1, sp, #12
 151 0032 C023     		movs	r3, #192
 152 0034 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 153              		.loc 1 103 5 is_stmt 1 view .LVU32
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 154              		.loc 1 103 26 is_stmt 0 view .LVU33
 155 0036 AE3B     		subs	r3, r3, #174
 156 0038 4B60     		str	r3, [r1, #4]
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 157              		.loc 1 104 5 is_stmt 1 view .LVU34
 105:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 158              		.loc 1 105 5 view .LVU35
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 6


 105:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 159              		.loc 1 105 27 is_stmt 0 view .LVU36
 160 003a 0F3B     		subs	r3, r3, #15
 161 003c CB60     		str	r3, [r1, #12]
 106:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 162              		.loc 1 106 5 is_stmt 1 view .LVU37
 106:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 163              		.loc 1 106 31 is_stmt 0 view .LVU38
 164 003e 023B     		subs	r3, r3, #2
 165 0040 0B61     		str	r3, [r1, #16]
 107:Core/Src/stm32f0xx_hal_msp.c **** 
 166              		.loc 1 107 5 is_stmt 1 view .LVU39
 167 0042 0848     		ldr	r0, .L7+8
 168 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 169              	.LVL6:
 110:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 170              		.loc 1 110 5 view .LVU40
 171              	.LBB5:
 110:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 172              		.loc 1 110 5 view .LVU41
 110:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 173              		.loc 1 110 5 view .LVU42
 174 0048 E369     		ldr	r3, [r4, #28]
 175 004a 8022     		movs	r2, #128
 176 004c 9203     		lsls	r2, r2, #14
 177 004e 1343     		orrs	r3, r2
 178 0050 E361     		str	r3, [r4, #28]
 110:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 179              		.loc 1 110 5 view .LVU43
 180 0052 E369     		ldr	r3, [r4, #28]
 181 0054 1340     		ands	r3, r2
 182 0056 0293     		str	r3, [sp, #8]
 110:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 183              		.loc 1 110 5 view .LVU44
 184 0058 029B     		ldr	r3, [sp, #8]
 185              	.LBE5:
 110:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 186              		.loc 1 110 5 discriminator 1 view .LVU45
 187              		.loc 1 117 1 is_stmt 0 view .LVU46
 188 005a DDE7     		b	.L4
 189              	.L8:
 190              		.align	2
 191              	.L7:
 192 005c 00540040 		.word	1073763328
 193 0060 00100240 		.word	1073876992
 194 0064 00040048 		.word	1207960576
 195              		.cfi_endproc
 196              	.LFE41:
 198              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 199              		.align	1
 200              		.global	HAL_I2C_MspDeInit
 201              		.syntax unified
 202              		.code	16
 203              		.thumb_func
 205              	HAL_I2C_MspDeInit:
 206              	.LVL7:
 207              	.LFB42:
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 7


 118:Core/Src/stm32f0xx_hal_msp.c **** 
 119:Core/Src/stm32f0xx_hal_msp.c **** /**
 120:Core/Src/stm32f0xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 121:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f0xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 123:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32f0xx_hal_msp.c **** */
 125:Core/Src/stm32f0xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 126:Core/Src/stm32f0xx_hal_msp.c **** {
 208              		.loc 1 126 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		.loc 1 126 1 is_stmt 0 view .LVU48
 213 0000 10B5     		push	{r4, lr}
 214              	.LCFI3:
 215              		.cfi_def_cfa_offset 8
 216              		.cfi_offset 4, -8
 217              		.cfi_offset 14, -4
 127:Core/Src/stm32f0xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 218              		.loc 1 127 3 is_stmt 1 view .LVU49
 219              		.loc 1 127 10 is_stmt 0 view .LVU50
 220 0002 0268     		ldr	r2, [r0]
 221              		.loc 1 127 5 view .LVU51
 222 0004 094B     		ldr	r3, .L12
 223 0006 9A42     		cmp	r2, r3
 224 0008 00D0     		beq	.L11
 225              	.LVL8:
 226              	.L9:
 128:Core/Src/stm32f0xx_hal_msp.c ****   {
 129:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 130:Core/Src/stm32f0xx_hal_msp.c **** 
 131:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 132:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 134:Core/Src/stm32f0xx_hal_msp.c **** 
 135:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 136:Core/Src/stm32f0xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 137:Core/Src/stm32f0xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 138:Core/Src/stm32f0xx_hal_msp.c ****     */
 139:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 140:Core/Src/stm32f0xx_hal_msp.c **** 
 141:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 142:Core/Src/stm32f0xx_hal_msp.c **** 
 143:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 144:Core/Src/stm32f0xx_hal_msp.c **** 
 145:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 146:Core/Src/stm32f0xx_hal_msp.c ****   }
 147:Core/Src/stm32f0xx_hal_msp.c **** 
 148:Core/Src/stm32f0xx_hal_msp.c **** }
 227              		.loc 1 148 1 view .LVU52
 228              		@ sp needed
 229 000a 10BD     		pop	{r4, pc}
 230              	.LVL9:
 231              	.L11:
 133:Core/Src/stm32f0xx_hal_msp.c **** 
 232              		.loc 1 133 5 is_stmt 1 view .LVU53
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 8


 233 000c 084A     		ldr	r2, .L12+4
 234 000e D369     		ldr	r3, [r2, #28]
 235 0010 0849     		ldr	r1, .L12+8
 236 0012 0B40     		ands	r3, r1
 237 0014 D361     		str	r3, [r2, #28]
 139:Core/Src/stm32f0xx_hal_msp.c **** 
 238              		.loc 1 139 5 view .LVU54
 239 0016 084C     		ldr	r4, .L12+12
 240 0018 4021     		movs	r1, #64
 241 001a 2000     		movs	r0, r4
 242              	.LVL10:
 139:Core/Src/stm32f0xx_hal_msp.c **** 
 243              		.loc 1 139 5 is_stmt 0 view .LVU55
 244 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 245              	.LVL11:
 141:Core/Src/stm32f0xx_hal_msp.c **** 
 246              		.loc 1 141 5 is_stmt 1 view .LVU56
 247 0020 8021     		movs	r1, #128
 248 0022 2000     		movs	r0, r4
 249 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 250              	.LVL12:
 251              		.loc 1 148 1 is_stmt 0 view .LVU57
 252 0028 EFE7     		b	.L9
 253              	.L13:
 254 002a C046     		.align	2
 255              	.L12:
 256 002c 00540040 		.word	1073763328
 257 0030 00100240 		.word	1073876992
 258 0034 FFFFDFFF 		.word	-2097153
 259 0038 00040048 		.word	1207960576
 260              		.cfi_endproc
 261              	.LFE42:
 263              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 264              		.align	1
 265              		.global	HAL_TIM_Base_MspInit
 266              		.syntax unified
 267              		.code	16
 268              		.thumb_func
 270              	HAL_TIM_Base_MspInit:
 271              	.LVL13:
 272              	.LFB43:
 149:Core/Src/stm32f0xx_hal_msp.c **** 
 150:Core/Src/stm32f0xx_hal_msp.c **** /**
 151:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 152:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 153:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 154:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 155:Core/Src/stm32f0xx_hal_msp.c **** */
 156:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 157:Core/Src/stm32f0xx_hal_msp.c **** {
 273              		.loc 1 157 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 8
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		@ link register save eliminated.
 278              		.loc 1 157 1 is_stmt 0 view .LVU59
 279 0000 82B0     		sub	sp, sp, #8
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 9


 280              	.LCFI4:
 281              		.cfi_def_cfa_offset 8
 158:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM16)
 282              		.loc 1 158 3 is_stmt 1 view .LVU60
 283              		.loc 1 158 15 is_stmt 0 view .LVU61
 284 0002 0268     		ldr	r2, [r0]
 285              		.loc 1 158 5 view .LVU62
 286 0004 074B     		ldr	r3, .L17
 287 0006 9A42     		cmp	r2, r3
 288 0008 01D0     		beq	.L16
 289              	.L14:
 159:Core/Src/stm32f0xx_hal_msp.c ****   {
 160:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 161:Core/Src/stm32f0xx_hal_msp.c **** 
 162:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 163:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 164:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 165:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 166:Core/Src/stm32f0xx_hal_msp.c **** 
 167:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 168:Core/Src/stm32f0xx_hal_msp.c **** 
 169:Core/Src/stm32f0xx_hal_msp.c ****   }
 170:Core/Src/stm32f0xx_hal_msp.c **** 
 171:Core/Src/stm32f0xx_hal_msp.c **** }
 290              		.loc 1 171 1 view .LVU63
 291 000a 02B0     		add	sp, sp, #8
 292              		@ sp needed
 293 000c 7047     		bx	lr
 294              	.L16:
 164:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 295              		.loc 1 164 5 is_stmt 1 view .LVU64
 296              	.LBB6:
 164:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 297              		.loc 1 164 5 view .LVU65
 164:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 298              		.loc 1 164 5 view .LVU66
 299 000e 064B     		ldr	r3, .L17+4
 300 0010 9A69     		ldr	r2, [r3, #24]
 301 0012 8021     		movs	r1, #128
 302 0014 8902     		lsls	r1, r1, #10
 303 0016 0A43     		orrs	r2, r1
 304 0018 9A61     		str	r2, [r3, #24]
 164:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 305              		.loc 1 164 5 view .LVU67
 306 001a 9B69     		ldr	r3, [r3, #24]
 307 001c 0B40     		ands	r3, r1
 308 001e 0193     		str	r3, [sp, #4]
 164:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 309              		.loc 1 164 5 view .LVU68
 310 0020 019B     		ldr	r3, [sp, #4]
 311              	.LBE6:
 164:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 312              		.loc 1 164 5 discriminator 1 view .LVU69
 313              		.loc 1 171 1 is_stmt 0 view .LVU70
 314 0022 F2E7     		b	.L14
 315              	.L18:
 316              		.align	2
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 10


 317              	.L17:
 318 0024 00440140 		.word	1073824768
 319 0028 00100240 		.word	1073876992
 320              		.cfi_endproc
 321              	.LFE43:
 323              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 324              		.align	1
 325              		.global	HAL_TIM_MspPostInit
 326              		.syntax unified
 327              		.code	16
 328              		.thumb_func
 330              	HAL_TIM_MspPostInit:
 331              	.LVL14:
 332              	.LFB44:
 172:Core/Src/stm32f0xx_hal_msp.c **** 
 173:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 174:Core/Src/stm32f0xx_hal_msp.c **** {
 333              		.loc 1 174 1 is_stmt 1 view -0
 334              		.cfi_startproc
 335              		@ args = 0, pretend = 0, frame = 24
 336              		@ frame_needed = 0, uses_anonymous_args = 0
 337              		.loc 1 174 1 is_stmt 0 view .LVU72
 338 0000 10B5     		push	{r4, lr}
 339              	.LCFI5:
 340              		.cfi_def_cfa_offset 8
 341              		.cfi_offset 4, -8
 342              		.cfi_offset 14, -4
 343 0002 86B0     		sub	sp, sp, #24
 344              	.LCFI6:
 345              		.cfi_def_cfa_offset 32
 346 0004 0400     		movs	r4, r0
 175:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 347              		.loc 1 175 3 is_stmt 1 view .LVU73
 348              		.loc 1 175 20 is_stmt 0 view .LVU74
 349 0006 1422     		movs	r2, #20
 350 0008 0021     		movs	r1, #0
 351 000a 01A8     		add	r0, sp, #4
 352              	.LVL15:
 353              		.loc 1 175 20 view .LVU75
 354 000c FFF7FEFF 		bl	memset
 355              	.LVL16:
 176:Core/Src/stm32f0xx_hal_msp.c ****   if(htim->Instance==TIM16)
 356              		.loc 1 176 3 is_stmt 1 view .LVU76
 357              		.loc 1 176 10 is_stmt 0 view .LVU77
 358 0010 2268     		ldr	r2, [r4]
 359              		.loc 1 176 5 view .LVU78
 360 0012 0D4B     		ldr	r3, .L22
 361 0014 9A42     		cmp	r2, r3
 362 0016 01D0     		beq	.L21
 363              	.L19:
 177:Core/Src/stm32f0xx_hal_msp.c ****   {
 178:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspPostInit 0 */
 179:Core/Src/stm32f0xx_hal_msp.c **** 
 180:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspPostInit 0 */
 181:Core/Src/stm32f0xx_hal_msp.c **** 
 182:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 183:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM16 GPIO Configuration
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 11


 184:Core/Src/stm32f0xx_hal_msp.c ****     PB8     ------> TIM16_CH1
 185:Core/Src/stm32f0xx_hal_msp.c ****     */
 186:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 187:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 190:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
 191:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 192:Core/Src/stm32f0xx_hal_msp.c **** 
 193:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspPostInit 1 */
 194:Core/Src/stm32f0xx_hal_msp.c **** 
 195:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspPostInit 1 */
 196:Core/Src/stm32f0xx_hal_msp.c ****   }
 197:Core/Src/stm32f0xx_hal_msp.c **** 
 198:Core/Src/stm32f0xx_hal_msp.c **** }
 364              		.loc 1 198 1 view .LVU79
 365 0018 06B0     		add	sp, sp, #24
 366              		@ sp needed
 367              	.LVL17:
 368              		.loc 1 198 1 view .LVU80
 369 001a 10BD     		pop	{r4, pc}
 370              	.LVL18:
 371              	.L21:
 182:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 372              		.loc 1 182 5 is_stmt 1 view .LVU81
 373              	.LBB7:
 182:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 374              		.loc 1 182 5 view .LVU82
 182:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 375              		.loc 1 182 5 view .LVU83
 376 001c 0B4B     		ldr	r3, .L22+4
 377 001e 5A69     		ldr	r2, [r3, #20]
 378 0020 8021     		movs	r1, #128
 379 0022 C902     		lsls	r1, r1, #11
 380 0024 0A43     		orrs	r2, r1
 381 0026 5A61     		str	r2, [r3, #20]
 182:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 382              		.loc 1 182 5 view .LVU84
 383 0028 5B69     		ldr	r3, [r3, #20]
 384 002a 0B40     		ands	r3, r1
 385 002c 0093     		str	r3, [sp]
 182:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 386              		.loc 1 182 5 view .LVU85
 387 002e 009B     		ldr	r3, [sp]
 388              	.LBE7:
 182:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 389              		.loc 1 182 5 view .LVU86
 186:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 390              		.loc 1 186 5 view .LVU87
 186:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 391              		.loc 1 186 25 is_stmt 0 view .LVU88
 392 0030 01A9     		add	r1, sp, #4
 393 0032 8023     		movs	r3, #128
 394 0034 5B00     		lsls	r3, r3, #1
 395 0036 0193     		str	r3, [sp, #4]
 187:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 396              		.loc 1 187 5 is_stmt 1 view .LVU89
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 12


 187:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 397              		.loc 1 187 26 is_stmt 0 view .LVU90
 398 0038 FE3B     		subs	r3, r3, #254
 399 003a 4B60     		str	r3, [r1, #4]
 188:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 400              		.loc 1 188 5 is_stmt 1 view .LVU91
 189:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
 401              		.loc 1 189 5 view .LVU92
 190:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 402              		.loc 1 190 5 view .LVU93
 190:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 403              		.loc 1 190 31 is_stmt 0 view .LVU94
 404 003c 0B61     		str	r3, [r1, #16]
 191:Core/Src/stm32f0xx_hal_msp.c **** 
 405              		.loc 1 191 5 is_stmt 1 view .LVU95
 406 003e 0448     		ldr	r0, .L22+8
 407 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 408              	.LVL19:
 409              		.loc 1 198 1 is_stmt 0 view .LVU96
 410 0044 E8E7     		b	.L19
 411              	.L23:
 412 0046 C046     		.align	2
 413              	.L22:
 414 0048 00440140 		.word	1073824768
 415 004c 00100240 		.word	1073876992
 416 0050 00040048 		.word	1207960576
 417              		.cfi_endproc
 418              	.LFE44:
 420              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 421              		.align	1
 422              		.global	HAL_TIM_Base_MspDeInit
 423              		.syntax unified
 424              		.code	16
 425              		.thumb_func
 427              	HAL_TIM_Base_MspDeInit:
 428              	.LVL20:
 429              	.LFB45:
 199:Core/Src/stm32f0xx_hal_msp.c **** /**
 200:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 201:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 202:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 203:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 204:Core/Src/stm32f0xx_hal_msp.c **** */
 205:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 206:Core/Src/stm32f0xx_hal_msp.c **** {
 430              		.loc 1 206 1 is_stmt 1 view -0
 431              		.cfi_startproc
 432              		@ args = 0, pretend = 0, frame = 0
 433              		@ frame_needed = 0, uses_anonymous_args = 0
 434              		@ link register save eliminated.
 207:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM16)
 435              		.loc 1 207 3 view .LVU98
 436              		.loc 1 207 15 is_stmt 0 view .LVU99
 437 0000 0268     		ldr	r2, [r0]
 438              		.loc 1 207 5 view .LVU100
 439 0002 054B     		ldr	r3, .L27
 440 0004 9A42     		cmp	r2, r3
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 13


 441 0006 00D0     		beq	.L26
 442              	.L24:
 208:Core/Src/stm32f0xx_hal_msp.c ****   {
 209:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 210:Core/Src/stm32f0xx_hal_msp.c **** 
 211:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 212:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 213:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 214:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 215:Core/Src/stm32f0xx_hal_msp.c **** 
 216:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 217:Core/Src/stm32f0xx_hal_msp.c ****   }
 218:Core/Src/stm32f0xx_hal_msp.c **** 
 219:Core/Src/stm32f0xx_hal_msp.c **** }
 443              		.loc 1 219 1 view .LVU101
 444              		@ sp needed
 445 0008 7047     		bx	lr
 446              	.L26:
 213:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 447              		.loc 1 213 5 is_stmt 1 view .LVU102
 448 000a 044A     		ldr	r2, .L27+4
 449 000c 9369     		ldr	r3, [r2, #24]
 450 000e 0449     		ldr	r1, .L27+8
 451 0010 0B40     		ands	r3, r1
 452 0012 9361     		str	r3, [r2, #24]
 453              		.loc 1 219 1 is_stmt 0 view .LVU103
 454 0014 F8E7     		b	.L24
 455              	.L28:
 456 0016 C046     		.align	2
 457              	.L27:
 458 0018 00440140 		.word	1073824768
 459 001c 00100240 		.word	1073876992
 460 0020 FFFFFDFF 		.word	-131073
 461              		.cfi_endproc
 462              	.LFE45:
 464              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 465              		.align	1
 466              		.global	HAL_UART_MspInit
 467              		.syntax unified
 468              		.code	16
 469              		.thumb_func
 471              	HAL_UART_MspInit:
 472              	.LVL21:
 473              	.LFB46:
 220:Core/Src/stm32f0xx_hal_msp.c **** 
 221:Core/Src/stm32f0xx_hal_msp.c **** /**
 222:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP Initialization
 223:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 224:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 225:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 226:Core/Src/stm32f0xx_hal_msp.c **** */
 227:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 228:Core/Src/stm32f0xx_hal_msp.c **** {
 474              		.loc 1 228 1 is_stmt 1 view -0
 475              		.cfi_startproc
 476              		@ args = 0, pretend = 0, frame = 32
 477              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 14


 478              		.loc 1 228 1 is_stmt 0 view .LVU105
 479 0000 10B5     		push	{r4, lr}
 480              	.LCFI7:
 481              		.cfi_def_cfa_offset 8
 482              		.cfi_offset 4, -8
 483              		.cfi_offset 14, -4
 484 0002 88B0     		sub	sp, sp, #32
 485              	.LCFI8:
 486              		.cfi_def_cfa_offset 40
 487 0004 0400     		movs	r4, r0
 229:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 488              		.loc 1 229 3 is_stmt 1 view .LVU106
 489              		.loc 1 229 20 is_stmt 0 view .LVU107
 490 0006 1422     		movs	r2, #20
 491 0008 0021     		movs	r1, #0
 492 000a 03A8     		add	r0, sp, #12
 493              	.LVL22:
 494              		.loc 1 229 20 view .LVU108
 495 000c FFF7FEFF 		bl	memset
 496              	.LVL23:
 230:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 497              		.loc 1 230 3 is_stmt 1 view .LVU109
 498              		.loc 1 230 11 is_stmt 0 view .LVU110
 499 0010 2268     		ldr	r2, [r4]
 500              		.loc 1 230 5 view .LVU111
 501 0012 134B     		ldr	r3, .L32
 502 0014 9A42     		cmp	r2, r3
 503 0016 01D0     		beq	.L31
 504              	.L29:
 231:Core/Src/stm32f0xx_hal_msp.c ****   {
 232:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 233:Core/Src/stm32f0xx_hal_msp.c **** 
 234:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 235:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 236:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 237:Core/Src/stm32f0xx_hal_msp.c **** 
 238:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 239:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 240:Core/Src/stm32f0xx_hal_msp.c ****     PA9     ------> USART1_TX
 241:Core/Src/stm32f0xx_hal_msp.c ****     PA10     ------> USART1_RX
 242:Core/Src/stm32f0xx_hal_msp.c ****     */
 243:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 244:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 245:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 246:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 247:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 248:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 249:Core/Src/stm32f0xx_hal_msp.c **** 
 250:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 252:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 253:Core/Src/stm32f0xx_hal_msp.c **** 
 254:Core/Src/stm32f0xx_hal_msp.c ****   }
 255:Core/Src/stm32f0xx_hal_msp.c **** 
 256:Core/Src/stm32f0xx_hal_msp.c **** }
 505              		.loc 1 256 1 view .LVU112
 506 0018 08B0     		add	sp, sp, #32
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 15


 507              		@ sp needed
 508              	.LVL24:
 509              		.loc 1 256 1 view .LVU113
 510 001a 10BD     		pop	{r4, pc}
 511              	.LVL25:
 512              	.L31:
 236:Core/Src/stm32f0xx_hal_msp.c **** 
 513              		.loc 1 236 5 is_stmt 1 view .LVU114
 514              	.LBB8:
 236:Core/Src/stm32f0xx_hal_msp.c **** 
 515              		.loc 1 236 5 view .LVU115
 236:Core/Src/stm32f0xx_hal_msp.c **** 
 516              		.loc 1 236 5 view .LVU116
 517 001c 114B     		ldr	r3, .L32+4
 518 001e 9A69     		ldr	r2, [r3, #24]
 519 0020 8021     		movs	r1, #128
 520 0022 C901     		lsls	r1, r1, #7
 521 0024 0A43     		orrs	r2, r1
 522 0026 9A61     		str	r2, [r3, #24]
 236:Core/Src/stm32f0xx_hal_msp.c **** 
 523              		.loc 1 236 5 view .LVU117
 524 0028 9A69     		ldr	r2, [r3, #24]
 525 002a 0A40     		ands	r2, r1
 526 002c 0192     		str	r2, [sp, #4]
 236:Core/Src/stm32f0xx_hal_msp.c **** 
 527              		.loc 1 236 5 view .LVU118
 528 002e 019A     		ldr	r2, [sp, #4]
 529              	.LBE8:
 236:Core/Src/stm32f0xx_hal_msp.c **** 
 530              		.loc 1 236 5 view .LVU119
 238:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 531              		.loc 1 238 5 view .LVU120
 532              	.LBB9:
 238:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 533              		.loc 1 238 5 view .LVU121
 238:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 534              		.loc 1 238 5 view .LVU122
 535 0030 5A69     		ldr	r2, [r3, #20]
 536 0032 8021     		movs	r1, #128
 537 0034 8902     		lsls	r1, r1, #10
 538 0036 0A43     		orrs	r2, r1
 539 0038 5A61     		str	r2, [r3, #20]
 238:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 540              		.loc 1 238 5 view .LVU123
 541 003a 5B69     		ldr	r3, [r3, #20]
 542 003c 0B40     		ands	r3, r1
 543 003e 0293     		str	r3, [sp, #8]
 238:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 544              		.loc 1 238 5 view .LVU124
 545 0040 029B     		ldr	r3, [sp, #8]
 546              	.LBE9:
 238:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 547              		.loc 1 238 5 view .LVU125
 243:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 548              		.loc 1 243 5 view .LVU126
 243:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 549              		.loc 1 243 25 is_stmt 0 view .LVU127
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 16


 550 0042 03A9     		add	r1, sp, #12
 551 0044 C023     		movs	r3, #192
 552 0046 DB00     		lsls	r3, r3, #3
 553 0048 0393     		str	r3, [sp, #12]
 244:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 554              		.loc 1 244 5 is_stmt 1 view .LVU128
 244:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 555              		.loc 1 244 26 is_stmt 0 view .LVU129
 556 004a 0223     		movs	r3, #2
 557 004c 4B60     		str	r3, [r1, #4]
 245:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 558              		.loc 1 245 5 is_stmt 1 view .LVU130
 246:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 559              		.loc 1 246 5 view .LVU131
 246:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 560              		.loc 1 246 27 is_stmt 0 view .LVU132
 561 004e 0133     		adds	r3, r3, #1
 562 0050 CB60     		str	r3, [r1, #12]
 247:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 563              		.loc 1 247 5 is_stmt 1 view .LVU133
 247:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 564              		.loc 1 247 31 is_stmt 0 view .LVU134
 565 0052 023B     		subs	r3, r3, #2
 566 0054 0B61     		str	r3, [r1, #16]
 248:Core/Src/stm32f0xx_hal_msp.c **** 
 567              		.loc 1 248 5 is_stmt 1 view .LVU135
 568 0056 9020     		movs	r0, #144
 569 0058 C005     		lsls	r0, r0, #23
 570 005a FFF7FEFF 		bl	HAL_GPIO_Init
 571              	.LVL26:
 572              		.loc 1 256 1 is_stmt 0 view .LVU136
 573 005e DBE7     		b	.L29
 574              	.L33:
 575              		.align	2
 576              	.L32:
 577 0060 00380140 		.word	1073821696
 578 0064 00100240 		.word	1073876992
 579              		.cfi_endproc
 580              	.LFE46:
 582              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 583              		.align	1
 584              		.global	HAL_UART_MspDeInit
 585              		.syntax unified
 586              		.code	16
 587              		.thumb_func
 589              	HAL_UART_MspDeInit:
 590              	.LVL27:
 591              	.LFB47:
 257:Core/Src/stm32f0xx_hal_msp.c **** 
 258:Core/Src/stm32f0xx_hal_msp.c **** /**
 259:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 260:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 261:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 262:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 263:Core/Src/stm32f0xx_hal_msp.c **** */
 264:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 265:Core/Src/stm32f0xx_hal_msp.c **** {
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 17


 592              		.loc 1 265 1 is_stmt 1 view -0
 593              		.cfi_startproc
 594              		@ args = 0, pretend = 0, frame = 0
 595              		@ frame_needed = 0, uses_anonymous_args = 0
 596              		.loc 1 265 1 is_stmt 0 view .LVU138
 597 0000 10B5     		push	{r4, lr}
 598              	.LCFI9:
 599              		.cfi_def_cfa_offset 8
 600              		.cfi_offset 4, -8
 601              		.cfi_offset 14, -4
 266:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 602              		.loc 1 266 3 is_stmt 1 view .LVU139
 603              		.loc 1 266 11 is_stmt 0 view .LVU140
 604 0002 0268     		ldr	r2, [r0]
 605              		.loc 1 266 5 view .LVU141
 606 0004 074B     		ldr	r3, .L37
 607 0006 9A42     		cmp	r2, r3
 608 0008 00D0     		beq	.L36
 609              	.LVL28:
 610              	.L34:
 267:Core/Src/stm32f0xx_hal_msp.c ****   {
 268:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 269:Core/Src/stm32f0xx_hal_msp.c **** 
 270:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 271:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 272:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 273:Core/Src/stm32f0xx_hal_msp.c **** 
 274:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 275:Core/Src/stm32f0xx_hal_msp.c ****     PA9     ------> USART1_TX
 276:Core/Src/stm32f0xx_hal_msp.c ****     PA10     ------> USART1_RX
 277:Core/Src/stm32f0xx_hal_msp.c ****     */
 278:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 279:Core/Src/stm32f0xx_hal_msp.c **** 
 280:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 281:Core/Src/stm32f0xx_hal_msp.c **** 
 282:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 283:Core/Src/stm32f0xx_hal_msp.c ****   }
 284:Core/Src/stm32f0xx_hal_msp.c **** 
 285:Core/Src/stm32f0xx_hal_msp.c **** }
 611              		.loc 1 285 1 view .LVU142
 612              		@ sp needed
 613 000a 10BD     		pop	{r4, pc}
 614              	.LVL29:
 615              	.L36:
 272:Core/Src/stm32f0xx_hal_msp.c **** 
 616              		.loc 1 272 5 is_stmt 1 view .LVU143
 617 000c 064A     		ldr	r2, .L37+4
 618 000e 9369     		ldr	r3, [r2, #24]
 619 0010 0649     		ldr	r1, .L37+8
 620 0012 0B40     		ands	r3, r1
 621 0014 9361     		str	r3, [r2, #24]
 278:Core/Src/stm32f0xx_hal_msp.c **** 
 622              		.loc 1 278 5 view .LVU144
 623 0016 C021     		movs	r1, #192
 624 0018 9020     		movs	r0, #144
 625              	.LVL30:
 278:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 18


 626              		.loc 1 278 5 is_stmt 0 view .LVU145
 627 001a C900     		lsls	r1, r1, #3
 628 001c C005     		lsls	r0, r0, #23
 629 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 630              	.LVL31:
 631              		.loc 1 285 1 view .LVU146
 632 0022 F2E7     		b	.L34
 633              	.L38:
 634              		.align	2
 635              	.L37:
 636 0024 00380140 		.word	1073821696
 637 0028 00100240 		.word	1073876992
 638 002c FFBFFFFF 		.word	-16385
 639              		.cfi_endproc
 640              	.LFE47:
 642              		.text
 643              	.Letext0:
 644              		.file 2 "/Applications/ArmGNUToolchain/14.2.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 645              		.file 3 "/Applications/ArmGNUToolchain/14.2.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 646              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h"
 647              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 648              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 649              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 650              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c.h"
 651              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 652              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 653              		.file 11 "<built-in>"
ARM GAS  /var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:19     .text.HAL_MspInit:00000000 $t
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:76     .text.HAL_MspInit:0000002c $d
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:81     .text.HAL_I2C_MspInit:00000000 $t
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:87     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:192    .text.HAL_I2C_MspInit:0000005c $d
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:199    .text.HAL_I2C_MspDeInit:00000000 $t
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:205    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:256    .text.HAL_I2C_MspDeInit:0000002c $d
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:264    .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:270    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:318    .text.HAL_TIM_Base_MspInit:00000024 $d
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:324    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:330    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:414    .text.HAL_TIM_MspPostInit:00000048 $d
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:421    .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:427    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:458    .text.HAL_TIM_Base_MspDeInit:00000018 $d
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:465    .text.HAL_UART_MspInit:00000000 $t
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:471    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:577    .text.HAL_UART_MspInit:00000060 $d
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:583    .text.HAL_UART_MspDeInit:00000000 $t
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:589    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
/var/folders/bp/ytvqs5756l50d7lg2fzmjpcr0000gn/T//ccNZbMsj.s:636    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
