<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ect_master.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="UART_RX.vhi"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="UART_TX.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="UART_TX.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="UART_TX.vhi"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ad9240.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ect_master.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ect_master.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ect_master.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ect_master.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ect_master.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ect_master.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ect_master.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ect_master.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ect_master.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ect_master.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ect_master.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ect_master.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ect_master.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ect_master.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ect_master.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ect_master.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ect_master.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ect_master.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ect_master.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ect_master.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ect_master.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ect_master.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ect_master.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ect_master_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ect_master_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ect_master_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ect_master_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ect_master_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ect_master_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ect_master_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ect_master_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ect_master_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ect_master_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ect_master_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ect_master_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ect_master_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ect_master_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ect_master_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ect_master_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ect_master_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/dds_readme.txt"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/microblaze_mcs.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/microblaze_mcs.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/microblaze_mcs_readme.txt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="jietiao.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="jietiao.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="jietiao.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="jietiao.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="jietiao_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="jietiao_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="psd.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="psd.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="psd.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="psd.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="psd_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="psd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="psd_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="psd_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="top.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="top.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1537509715" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1537509715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544860460" xil_pn:in_ck="-8576805988253870574" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1544860460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AD9240.vhd"/>
      <outfile xil_pn:name="ect_master.vhd"/>
      <outfile xil_pn:name="psd.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1544860768" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7789749695254982390" xil_pn:start_ts="1544860768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544860768" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2879363428435052152" xil_pn:start_ts="1544860768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544692604" xil_pn:in_ck="-6103236234033436587" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-808133127414014521" xil_pn:start_ts="1544692603">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Macc.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Macc.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cnt.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cnt.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dds.ngc"/>
      <outfile xil_pn:name="ipcore_dir/dds.vhd"/>
      <outfile xil_pn:name="ipcore_dir/microblaze_mcs.ngc"/>
      <outfile xil_pn:name="ipcore_dir/microblaze_mcs.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1544860469" xil_pn:in_ck="2411733049069179519" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1544860469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AD9240.vhd"/>
      <outfile xil_pn:name="ect_master.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Macc.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cnt.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dds.vhd"/>
      <outfile xil_pn:name="ipcore_dir/microblaze_mcs.vhd"/>
      <outfile xil_pn:name="psd.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1544860776" xil_pn:in_ck="2411733049069179519" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7620736813052331929" xil_pn:start_ts="1544860768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="psd_beh.prj"/>
      <outfile xil_pn:name="psd_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1544860776" xil_pn:in_ck="7191003706607197440" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8160733834897685740" xil_pn:start_ts="1544860776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="psd_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1537422580" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1537422580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537422580" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3648075398379360920" xil_pn:start_ts="1537422580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544857990" xil_pn:in_ck="-6103236234033436587" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-808133127414014521" xil_pn:start_ts="1544857990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Macc.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Macc.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cnt.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cnt.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dds.ngc"/>
      <outfile xil_pn:name="ipcore_dir/dds.vhd"/>
      <outfile xil_pn:name="ipcore_dir/microblaze_mcs.ngc"/>
      <outfile xil_pn:name="ipcore_dir/microblaze_mcs.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1537422581" xil_pn:in_ck="3586729626722735968" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1537422581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537422581" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7576004581623223146" xil_pn:start_ts="1537422581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537422581" xil_pn:in_ck="3586729626722735968" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353908614239355" xil_pn:start_ts="1537422581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537422581" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2879604188992705937" xil_pn:start_ts="1537422581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544858051" xil_pn:in_ck="2411733049069179519" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8002877280042118304" xil_pn:start_ts="1544858023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ect_master.lso"/>
      <outfile xil_pn:name="ect_master.ngc"/>
      <outfile xil_pn:name="ect_master.ngr"/>
      <outfile xil_pn:name="ect_master.prj"/>
      <outfile xil_pn:name="ect_master.stx"/>
      <outfile xil_pn:name="ect_master.syr"/>
      <outfile xil_pn:name="ect_master.xst"/>
      <outfile xil_pn:name="ect_master_stx_beh.prj"/>
      <outfile xil_pn:name="ect_master_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1540369036" xil_pn:in_ck="124701805649064625" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4752484138024968287" xil_pn:start_ts="1540369036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544858064" xil_pn:in_ck="-7295558499487813855" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3953595817581062699" xil_pn:start_ts="1544858051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ect_master.bld"/>
      <outfile xil_pn:name="ect_master.ngd"/>
      <outfile xil_pn:name="ect_master_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1544858227" xil_pn:in_ck="-2681867415203629616" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4348224630097426447" xil_pn:start_ts="1544858064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ect_master.pcf"/>
      <outfile xil_pn:name="ect_master_map.map"/>
      <outfile xil_pn:name="ect_master_map.mrp"/>
      <outfile xil_pn:name="ect_master_map.ncd"/>
      <outfile xil_pn:name="ect_master_map.ngm"/>
      <outfile xil_pn:name="ect_master_map.xrpt"/>
      <outfile xil_pn:name="ect_master_summary.xml"/>
      <outfile xil_pn:name="ect_master_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1544858267" xil_pn:in_ck="8844184053579945065" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="417176447551133118" xil_pn:start_ts="1544858227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ect_master.ncd"/>
      <outfile xil_pn:name="ect_master.pad"/>
      <outfile xil_pn:name="ect_master.par"/>
      <outfile xil_pn:name="ect_master.ptwx"/>
      <outfile xil_pn:name="ect_master.unroutes"/>
      <outfile xil_pn:name="ect_master.xpi"/>
      <outfile xil_pn:name="ect_master_pad.csv"/>
      <outfile xil_pn:name="ect_master_pad.txt"/>
      <outfile xil_pn:name="ect_master_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1544858294" xil_pn:in_ck="-6727006917377078038" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="-4339390543920491353" xil_pn:start_ts="1544858267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ect_master.bgn"/>
      <outfile xil_pn:name="ect_master.bit"/>
      <outfile xil_pn:name="ect_master.drc"/>
      <outfile xil_pn:name="ect_master.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1544685767" xil_pn:in_ck="-6727006917377090892" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1544685766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1537519260" xil_pn:in_ck="-6727006917377090892" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1537519259">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1537584145" xil_pn:in_ck="-6727006917377090892" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7047989797201823252" xil_pn:start_ts="1537584144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1544858267" xil_pn:in_ck="4199483162780183884" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1544858257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ect_master.twr"/>
      <outfile xil_pn:name="ect_master.twx"/>
    </transform>
    <transform xil_pn:end_ts="1536739386" xil_pn:in_ck="-2681867415203629616" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1536739386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
  </transforms>

</generated_project>
