<dec f='codebrowser/include/hw/pci/pci.h' l='331' type='PCIExpressDevice'/>
<offset>16832</offset>
<doc f='codebrowser/include/hw/pci/pci.h' l='330'>/* PCI Express */</doc>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='m'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='32' u='m' c='rp_write_config'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='140' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='140' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='140' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='140' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='140' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='140' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='140' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='140' u='m'/>
<use f='codebrowser/hw/pci/pci.c' l='2604' u='m' c='pcie_has_upstream_port'/>
<use f='codebrowser/hw/pci/pcie.c' l='50' u='m' c='pcie_cap_v1_fill'/>
<use f='codebrowser/hw/pci/pcie.c' l='51' u='m' c='pcie_cap_v1_fill'/>
<use f='codebrowser/hw/pci/pcie.c' l='104' u='m' c='pcie_cap_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='139' u='m' c='pcie_cap_v1_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='197' u='m' c='pcie_cap_get_type'/>
<use f='codebrowser/hw/pci/pcie.c' l='208' u='m' c='pcie_cap_flags_set_vector'/>
<use f='codebrowser/hw/pci/pcie.c' l='217' u='m' c='pcie_cap_flags_get_vector'/>
<use f='codebrowser/hw/pci/pcie.c' l='223' u='m' c='pcie_cap_deverr_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='236' u='m' c='pcie_cap_deverr_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='244' u='m' c='pcie_cap_lnkctl_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='251' u='m' c='pcie_cap_lnkctl_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='258' u='m' c='hotplug_event_update_event_status'/>
<use f='codebrowser/hw/pci/pcie.c' l='263' u='m' c='hotplug_event_update_event_status'/>
<use f='codebrowser/hw/pci/pcie.c' l='269' u='m' c='hotplug_event_notify'/>
<use f='codebrowser/hw/pci/pcie.c' l='273' u='m' c='hotplug_event_notify'/>
<use f='codebrowser/hw/pci/pcie.c' l='288' u='m' c='hotplug_event_notify'/>
<use f='codebrowser/hw/pci/pcie.c' l='295' u='m' c='hotplug_event_clear'/>
<use f='codebrowser/hw/pci/pcie.c' l='310' u='m' c='pcie_cap_slot_event'/>
<use f='codebrowser/hw/pci/pcie.c' l='321' u='m' c='pcie_cap_slot_hotplug_common'/>
<use f='codebrowser/hw/pci/pcie.c' l='394' u='m' c='pcie_cap_slot_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='443' u='m' c='pcie_cap_slot_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='451' u='m' c='pcie_cap_slot_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='500' u='m' c='pcie_cap_slot_write_config'/>
<use f='codebrowser/hw/pci/pcie.c' l='573' u='m' c='pcie_cap_root_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='580' u='m' c='pcie_cap_root_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='586' u='m' c='pcie_cap_flr_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='594' u='m' c='pcie_cap_flr_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='601' u='m' c='pcie_cap_flr_write_config'/>
<use f='codebrowser/hw/pci/pcie.c' l='615' u='m' c='pcie_cap_arifwd_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='624' u='m' c='pcie_cap_arifwd_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='633' u='m' c='pcie_cap_is_arifwd_enabled'/>
<use f='codebrowser/hw/pci/pcie.c' l='637' u='m' c='pcie_cap_is_arifwd_enabled'/>
<use f='codebrowser/hw/pci/pcie.c' l='757' u='m' c='pcie_ats_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='764' u='m' c='pcie_ats_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='112' u='m' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='115' u='m' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='117' u='m' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='120' u='m' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='120' u='m' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='121' u='m' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='140' u='m' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='174' u='m' c='pcie_aer_exit'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='179' u='m' c='pcie_aer_update_uncor_status'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='180' u='m' c='pcie_aer_update_uncor_status'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='185' u='m' c='pcie_aer_update_uncor_status'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='221' u='m' c='pcie_aer_msg_alldev'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='256' u='m' c='pcie_aer_root_set_vector'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='266' u='m' c='pcie_aer_root_get_vector'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='311' u='m' c='pcie_aer_msg_root_port'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='418' u='m' c='pcie_aer_update_log'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='442' u='m' c='pcie_aer_update_log'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='460' u='m' c='pcie_aer_clear_log'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='471' u='m' c='pcie_aer_clear_error'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='473' u='m' c='pcie_aer_clear_error'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='499' u='m' c='pcie_aer_record_error'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='509' u='m' c='pcie_aer_record_error'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='542' u='m' c='pcie_aer_inject_cor_error'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='587' u='m' c='pcie_aer_inject_uncor_error'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='657' u='m' c='pcie_aer_inject_error'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='658' u='m' c='pcie_aer_inject_error'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='659' u='m' c='pcie_aer_inject_error'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='716' u='m' c='pcie_aer_write_config'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='735' u='m' c='pcie_aer_write_config'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='741' u='m' c='pcie_aer_root_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='756' u='m' c='pcie_aer_root_reset'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='771' u='m' c='pcie_aer_root_write_config'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='125' u='m'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='125' u='m'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='125' u='m'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='125' u='m'/>
<use f='codebrowser/hw/vfio/pci.c' l='1767' u='m' c='vfio_setup_pcie_cap'/>
<use f='codebrowser/hw/virtio/virtio-pci.c' l='1819' u='m' c='virtio_pci_realize'/>
<use f='codebrowser/hw/virtio/virtio-pci.c' l='1892' u='m' c='virtio_pci_reset'/>
