$date
	Sun Oct 23 10:05:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#87074
b11101 &
b11101 %
1$
b11101 !
1"
#87075
0"
#87078
b1011000 &
b1011000 %
#87082
b101100 &
b101100 %
#87086
b10110 &
b10110 %
#87090
b1011 &
b1011 %
#87094
b100010 &
b100010 %
#87098
b10001 &
b10001 %
#87102
b110100 &
b110100 %
#87106
b11010 &
b11010 %
#87110
b1101 &
b1101 %
#87114
b101000 &
b101000 %
#87118
b10100 &
b10100 %
#87122
b1010 &
b1010 %
#87126
b101 &
b101 %
#87130
b10000 &
b10000 %
#87134
b1000 &
b1000 %
#87138
b100 &
b100 %
#87142
b10 &
b10 %
#87146
b1 &
b1 %
1#
#87150
b0 &
0#
b0 %
0$
#1101576
b1 !
1"
#1101578
b1 &
b1 %
1$
#1101579
0"
#1101582
1#
#1101586
b0 &
b0 %
0#
0$
#2100692
b100 !
1"
#2100694
b100 &
b100 %
1$
#2100695
0"
#2100698
b10 &
b10 %
#2100702
b1 &
1#
b1 %
#2100706
b0 &
b0 %
0#
0$
#4500012
