

================================================================
== Vitis HLS Report for 'FIR_filter_2'
================================================================
* Date:           Wed Nov 12 23:43:58 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.855 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.47>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n" [FIR_HLS.cpp:37]   --->   Operation 3 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%FIR_delays_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_17" [FIR_HLS.cpp:37]   --->   Operation 4 'read' 'FIR_delays_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%FIR_delays_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_16" [FIR_HLS.cpp:37]   --->   Operation 5 'read' 'FIR_delays_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_delays_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_15" [FIR_HLS.cpp:37]   --->   Operation 6 'read' 'FIR_delays_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_delays_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_14" [FIR_HLS.cpp:37]   --->   Operation 7 'read' 'FIR_delays_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_delays_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read" [FIR_HLS.cpp:37]   --->   Operation 8 'read' 'FIR_delays_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i16.i24, i16 %x_n_read, i24 0" [FIR_HLS.cpp:45]   --->   Operation 9 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i40 %tmp_1" [FIR_HLS.cpp:45]   --->   Operation 10 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i16.i21, i16 %x_n_read, i21 0" [FIR_HLS.cpp:45]   --->   Operation 11 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i37 %tmp_2" [FIR_HLS.cpp:45]   --->   Operation 12 'sext' 'sext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.03ns)   --->   "%sub_ln45 = sub i41 %sext_ln45, i41 %sext_ln45_1" [FIR_HLS.cpp:45]   --->   Operation 13 'sub' 'sub_ln45' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i16.i19, i16 %x_n_read, i19 0" [FIR_HLS.cpp:45]   --->   Operation 14 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln45_3 = sext i35 %tmp_3" [FIR_HLS.cpp:45]   --->   Operation 15 'sext' 'sext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln45_1 = sub i41 %sub_ln45, i41 %sext_ln45_3" [FIR_HLS.cpp:45]   --->   Operation 16 'sub' 'sub_ln45_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %x_n_read, i17 0" [FIR_HLS.cpp:45]   --->   Operation 17 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln45_4 = sext i33 %tmp_4" [FIR_HLS.cpp:45]   --->   Operation 18 'sext' 'sext_ln45_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln45_5 = add i41 %sub_ln45_1, i41 %sext_ln45_4" [FIR_HLS.cpp:45]   --->   Operation 19 'add' 'add_ln45_5' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%FIR_accu32 = partselect i26 @_ssdm_op_PartSelect.i26.i41.i32.i32, i41 %add_ln45_5, i32 15, i32 40" [FIR_HLS.cpp:45]   --->   Operation 20 'partselect' 'FIR_accu32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i26.i15, i26 %FIR_accu32, i15 0" [FIR_HLS.cpp:45]   --->   Operation 21 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln45_6 = sext i41 %tmp" [FIR_HLS.cpp:45]   --->   Operation 22 'sext' 'sext_ln45_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln45_2 = sext i32 %FIR_delays_read_1" [FIR_HLS.cpp:45]   --->   Operation 23 'sext' 'sext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.42ns)   --->   "%mul_ln45 = mul i43 %sext_ln45_2, i43 8796093021181" [FIR_HLS.cpp:45]   --->   Operation 24 'mul' 'mul_ln45' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.05ns)   --->   "%add_ln45 = add i43 %sext_ln45_6, i43 %mul_ln45" [FIR_HLS.cpp:45]   --->   Operation 25 'add' 'add_ln45' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i28 @_ssdm_op_PartSelect.i28.i43.i32.i32, i43 %add_ln45, i32 15, i32 42" [FIR_HLS.cpp:45]   --->   Operation 26 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.85>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [FIR_HLS.cpp:37]   --->   Operation 27 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%FIR_delays_write_assign = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %x_n_read, i16 0" [FIR_HLS.cpp:42]   --->   Operation 28 'bitconcatenate' 'FIR_delays_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i28.i15, i28 %tmp_8, i15 0" [FIR_HLS.cpp:45]   --->   Operation 29 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln45_10 = sext i43 %tmp_9" [FIR_HLS.cpp:45]   --->   Operation 30 'sext' 'sext_ln45_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i32.i12, i32 %FIR_delays_read_2, i12 0" [FIR_HLS.cpp:45]   --->   Operation 31 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln45_12 = sext i44 %tmp_10" [FIR_HLS.cpp:45]   --->   Operation 32 'sext' 'sext_ln45_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i32.i10, i32 %FIR_delays_read_2, i10 0" [FIR_HLS.cpp:45]   --->   Operation 33 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln45_13 = sext i42 %tmp_11" [FIR_HLS.cpp:45]   --->   Operation 34 'sext' 'sext_ln45_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln45_6 = add i46 %sext_ln45_12, i46 %sext_ln45_13" [FIR_HLS.cpp:45]   --->   Operation 35 'add' 'add_ln45_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %FIR_delays_read_2, i8 0" [FIR_HLS.cpp:45]   --->   Operation 36 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln45_14 = sext i40 %tmp_12" [FIR_HLS.cpp:45]   --->   Operation 37 'sext' 'sext_ln45_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%sub_ln45_2 = sub i46 %add_ln45_6, i46 %sext_ln45_14" [FIR_HLS.cpp:45]   --->   Operation 38 'sub' 'sub_ln45_2' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %FIR_delays_read_2, i6 0" [FIR_HLS.cpp:45]   --->   Operation 39 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln45_15 = sext i38 %tmp_13" [FIR_HLS.cpp:45]   --->   Operation 40 'sext' 'sext_ln45_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln45_7 = add i46 %sub_ln45_2, i46 %sext_ln45_15" [FIR_HLS.cpp:45]   --->   Operation 41 'add' 'add_ln45_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %FIR_delays_read_2, i1 0" [FIR_HLS.cpp:45]   --->   Operation 42 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln45_16 = sext i33 %tmp_14" [FIR_HLS.cpp:45]   --->   Operation 43 'sext' 'sext_ln45_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln45_8 = add i46 %add_ln45_7, i46 %sext_ln45_16" [FIR_HLS.cpp:45]   --->   Operation 44 'add' 'add_ln45_8' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln45_5 = sext i46 %add_ln45_8" [FIR_HLS.cpp:45]   --->   Operation 45 'sext' 'sext_ln45_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.07ns)   --->   "%add_ln45_1 = add i47 %sext_ln45_10, i47 %sext_ln45_5" [FIR_HLS.cpp:45]   --->   Operation 46 'add' 'add_ln45_1' <Predicate = true> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln45_1, i32 15, i32 46" [FIR_HLS.cpp:45]   --->   Operation 47 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%and_ln45_1 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_5, i15 0" [FIR_HLS.cpp:45]   --->   Operation 48 'bitconcatenate' 'and_ln45_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i32.i12, i32 %FIR_delays_read_3, i12 0" [FIR_HLS.cpp:45]   --->   Operation 49 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln45_17 = sext i44 %tmp_15" [FIR_HLS.cpp:45]   --->   Operation 50 'sext' 'sext_ln45_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i32.i10, i32 %FIR_delays_read_3, i10 0" [FIR_HLS.cpp:45]   --->   Operation 51 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln45_18 = sext i42 %tmp_16" [FIR_HLS.cpp:45]   --->   Operation 52 'sext' 'sext_ln45_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln45_9 = add i46 %sext_ln45_17, i46 %sext_ln45_18" [FIR_HLS.cpp:45]   --->   Operation 53 'add' 'add_ln45_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %FIR_delays_read_3, i8 0" [FIR_HLS.cpp:45]   --->   Operation 54 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln45_19 = sext i40 %tmp_17" [FIR_HLS.cpp:45]   --->   Operation 55 'sext' 'sext_ln45_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%sub_ln45_3 = sub i46 %add_ln45_9, i46 %sext_ln45_19" [FIR_HLS.cpp:45]   --->   Operation 56 'sub' 'sub_ln45_3' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %FIR_delays_read_3, i6 0" [FIR_HLS.cpp:45]   --->   Operation 57 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln45_20 = sext i38 %tmp_18" [FIR_HLS.cpp:45]   --->   Operation 58 'sext' 'sext_ln45_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln45_10 = add i46 %sub_ln45_3, i46 %sext_ln45_20" [FIR_HLS.cpp:45]   --->   Operation 59 'add' 'add_ln45_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %FIR_delays_read_3, i1 0" [FIR_HLS.cpp:45]   --->   Operation 60 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln45_21 = sext i33 %tmp_19" [FIR_HLS.cpp:45]   --->   Operation 61 'sext' 'sext_ln45_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln45_11 = add i46 %add_ln45_10, i46 %sext_ln45_21" [FIR_HLS.cpp:45]   --->   Operation 62 'add' 'add_ln45_11' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln45_7 = sext i46 %add_ln45_11" [FIR_HLS.cpp:45]   --->   Operation 63 'sext' 'sext_ln45_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.08ns)   --->   "%add_ln45_2 = add i47 %and_ln45_1, i47 %sext_ln45_7" [FIR_HLS.cpp:45]   --->   Operation 64 'add' 'add_ln45_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln45_2, i32 15, i32 46" [FIR_HLS.cpp:45]   --->   Operation 65 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%and_ln45_2 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_6, i15 0" [FIR_HLS.cpp:45]   --->   Operation 66 'bitconcatenate' 'and_ln45_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln45_8 = sext i32 %FIR_delays_read_4" [FIR_HLS.cpp:45]   --->   Operation 67 'sext' 'sext_ln45_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (3.42ns)   --->   "%mul_ln45_1 = mul i44 %sext_ln45_8, i44 17592186043389" [FIR_HLS.cpp:45]   --->   Operation 68 'mul' 'mul_ln45_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln45_9 = sext i44 %mul_ln45_1" [FIR_HLS.cpp:45]   --->   Operation 69 'sext' 'sext_ln45_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.08ns)   --->   "%add_ln45_3 = add i47 %and_ln45_2, i47 %sext_ln45_9" [FIR_HLS.cpp:45]   --->   Operation 70 'add' 'add_ln45_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln45_3, i32 15, i32 46" [FIR_HLS.cpp:45]   --->   Operation 71 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%and_ln45_3 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_7, i15 0" [FIR_HLS.cpp:45]   --->   Operation 72 'bitconcatenate' 'and_ln45_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %FIR_delays_read_9, i8 0" [FIR_HLS.cpp:45]   --->   Operation 73 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln45_22 = sext i40 %tmp_20" [FIR_HLS.cpp:45]   --->   Operation 74 'sext' 'sext_ln45_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %FIR_delays_read_9, i5 0" [FIR_HLS.cpp:45]   --->   Operation 75 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln45_23 = sext i37 %tmp_21" [FIR_HLS.cpp:45]   --->   Operation 76 'sext' 'sext_ln45_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.03ns)   --->   "%sub_ln45_4 = sub i41 %sext_ln45_22, i41 %sext_ln45_23" [FIR_HLS.cpp:45]   --->   Operation 77 'sub' 'sub_ln45_4' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %FIR_delays_read_9, i3 0" [FIR_HLS.cpp:45]   --->   Operation 78 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln45_24 = sext i35 %tmp_22" [FIR_HLS.cpp:45]   --->   Operation 79 'sext' 'sext_ln45_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln45_5 = sub i41 %sub_ln45_4, i41 %sext_ln45_24" [FIR_HLS.cpp:45]   --->   Operation 80 'sub' 'sub_ln45_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %FIR_delays_read_9, i1 0" [FIR_HLS.cpp:45]   --->   Operation 81 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln45_25 = sext i33 %tmp_23" [FIR_HLS.cpp:45]   --->   Operation 82 'sext' 'sext_ln45_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln45_12 = add i41 %sub_ln45_5, i41 %sext_ln45_25" [FIR_HLS.cpp:45]   --->   Operation 83 'add' 'add_ln45_12' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln45_11 = sext i41 %add_ln45_12" [FIR_HLS.cpp:45]   --->   Operation 84 'sext' 'sext_ln45_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.08ns)   --->   "%add_ln45_4 = add i47 %and_ln45_3, i47 %sext_ln45_11" [FIR_HLS.cpp:45]   --->   Operation 85 'add' 'add_ln45_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i47.i32.i32, i47 %add_ln45_4, i32 31, i32 46" [FIR_HLS.cpp:47]   --->   Operation 86 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%newret = insertvalue i176 <undef>, i16 %y" [FIR_HLS.cpp:47]   --->   Operation 87 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i176 %newret, i32 %FIR_delays_read_4" [FIR_HLS.cpp:47]   --->   Operation 88 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i176 %newret2, i32 %FIR_delays_read_3" [FIR_HLS.cpp:47]   --->   Operation 89 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i176 %newret4, i32 %FIR_delays_read_2" [FIR_HLS.cpp:47]   --->   Operation 90 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i176 %newret6, i32 %FIR_delays_read_1" [FIR_HLS.cpp:47]   --->   Operation 91 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i176 %newret8, i32 %FIR_delays_write_assign" [FIR_HLS.cpp:47]   --->   Operation 92 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln47 = ret i176 %newret1" [FIR_HLS.cpp:47]   --->   Operation 93 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.475ns
The critical path consists of the following:
	wire read operation ('FIR_delays', FIR_HLS.cpp:37) on port 'FIR_delays_read_17' (FIR_HLS.cpp:37) [9]  (0.000 ns)
	'mul' operation 43 bit ('mul_ln45', FIR_HLS.cpp:45) [30]  (3.420 ns)
	'add' operation 43 bit ('add_ln45', FIR_HLS.cpp:45) [31]  (1.055 ns)

 <State 2>: 5.855ns
The critical path consists of the following:
	'add' operation 46 bit ('add_ln45_6', FIR_HLS.cpp:45) [39]  (0.000 ns)
	'sub' operation 46 bit ('sub_ln45_2', FIR_HLS.cpp:45) [42]  (0.764 ns)
	'add' operation 46 bit ('add_ln45_7', FIR_HLS.cpp:45) [45]  (0.000 ns)
	'add' operation 46 bit ('add_ln45_8', FIR_HLS.cpp:45) [48]  (0.766 ns)
	'add' operation 47 bit ('add_ln45_1', FIR_HLS.cpp:45) [50]  (1.076 ns)
	'add' operation 47 bit ('add_ln45_2', FIR_HLS.cpp:45) [68]  (1.083 ns)
	'add' operation 47 bit ('add_ln45_3', FIR_HLS.cpp:45) [74]  (1.083 ns)
	'add' operation 47 bit ('add_ln45_4', FIR_HLS.cpp:45) [89]  (1.083 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
