// Seed: 954334437
module module_0 (
    input tri0 id_0,
    output wor id_1,
    output wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    output uwire id_5
);
  wire id_7, id_8, id_9;
endmodule
module module_1 (
    input  wire  id_0,
    output wand  id_1,
    input  wand  id_2,
    input  logic id_3,
    output tri   id_4
);
  logic id_6;
  always begin
    if (1) id_4 = id_2;
    begin
      id_6 <= id_3;
    end
  end
  assign id_4 = 1;
  assign id_1 = 1;
  module_0(
      id_2, id_4, id_1, id_0, id_1, id_1
  );
  wire id_7;
  always_ff $display(1);
  assign id_6 = id_3;
  wor  id_8 = 1 * (id_3 == 1) && id_3, id_9;
  wire id_10;
  assign id_8 = 1 & 1'd0;
endmodule
