<?xml version="1.0" encoding="UTF-8"?>
<!-- This file was autogenerated by Socrates Bitwise, Duolog Technologies Ltd. -->
<module id="SSI" HW_revision="" XML_version="1.0" description="Register fields should be considered static unless otherwise noted as dynamic." xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="CR0" width="32" description="The CR0 register contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register." id="CR0" offset="0x0" >
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="SSI serial clock rate (R/W)
Reset value: 0x0
The value SCR is used to generate the transmit and receive bit rate of the SSI. Where the bit rate is:
BR = FSSICLK/(CPSDVR * (1 + SCR))
where CPSDVR is an even value from 2-254, programmed in
the SSICPSR register and SCR is a value from 0-255." id="SCR" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="SSI serial clock phase (R/W)
Reset value: 0x0
This bit is only applicable to the Motorola SPI Format." id="SPH" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="SSI serial clock phase (R/W)
Reset value: 0x0
This bit is only applicable to the Motorola SPI Format." id="SPO" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="2" end="4" rwaccess="RW" description="SSI frame format select (R/W)
Reset value: 0x0
00: Motorola SPI frame format
01: TI synchronous serial frame format
10: National Microwire frame format
11: Reserved" id="FRF" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="SSI data size select (R/W)
Reset value: 0x0
0000-0010: Reserved
0011: 4-bit data
0100: 5-bit data
0101: 6-bit data
0110: 7-bit data
0111: 8-bit data
1000: 9-bit data
1001: 10-bit data
1010: 11-bit data
1011: 12-bit data
1100: 13-bit data
1101: 14-bit data
1110: 15-bit data
1111: 16-bit data" id="DSS" resetval="" >
        </bitfield>
    </register>
    <register acronym="CR1" width="32" description="The CR1 register contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register." id="CR1" offset="0x4" >
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="12" end="4" rwaccess="RW" description="Reserved, read unpredictable, should be written as 0.
3 SOD" id="Reserved16" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="SSI slave mode output disable (R/W)
Reset value: 0x0
This bit is relevant only in the slave mode (MS = 1). In multiple-slave systems, it is possible for the SSI master to broadcast a message to all slaves in the system while ensuring that only one slave drives data onto the serial output line. In such systems, the RXD lines from multiple slaves could be tied together. To operate in such a system, the SOD bit can be set if the SSI slave is not suppose to drive the SSITXD line.
0: SSI can drive SSITXD in slave output mode
1: SSI must not drive the SSITXD output in slave mode" id="SOD" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="SSI master and slave select (R/W)
Reset value: 0x0
This bit can be modified only when the SSI is disabled (SSE = 0).
0: Device configured as a master (default)
1: Device configured as a slave" id="MS" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="SSI synchronous serial port enable (R/W)
Reset value: 0x0
0: SSI operation is disabled.
1: SSI operation is enabled." id="SSE" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="SSI loop-back mode (R/W)
Reset value: 0x0
0: Normal serial port operation is enabled.
1: The output of the transmit serial shifter is connected to the input of the receive serial shift register internally." id="LBM" resetval="" >
        </bitfield>
    </register>
    <register acronym="DR" width="32" description="The DR register is 16 bits wide. When the SSIDR register is read, the entry in the receive FIFO that is pointed to by the current FIFO read pointer is accessed. When a data value is removed by the SSI receive logic from the incoming data frame, it is placed into the entry in the receive FIFO pointed to by the current FIFO write pointer.

When the DR register is written to, the entry in the transmit FIFO that is pointed to by the write pointer is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. Each data value is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the SSICR1 register is cleared, allowing the software to fill the transmit FIFO before enabling the SSI." id="DR" offset="0x8" >
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="SSI receive/transmit data register (R/W)
Reset value: 0xXXXX
A read operation reads the receive FIFO. A write operation writes the transmit FIFO.
Software must right-justify data when the SSI is programmed
for a data size that is less than 16 bits. Unused bits at the top
are ignored by the transmit logic. The receive logic automatically right-justified the data." id="DATA" resetval="" >
        </bitfield>
    </register>
    <register acronym="SR" width="32" description="The SR register contains bits that indicate the FIFO fill status and the SSI busy status." id="SR" offset="0xc" >
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="11" end="5" rwaccess="RO" description="Reserved, read unpredictable, should be written as 0." id="Reserved16" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RO" description="SSI busy bit (RO)
Reset value: 0x0
0: SSI is idle.
1: SSI is currently transmitting and/or receiving a frame or the
transmit FIFO is not empty." id="BSY" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="SSI receive FIFO full (RO)
Reset value: 0x0
0: Receive FIFO is not full.
1: Receive FIFO is full." id="RFF" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="SSI receive FIFO not empty (RO)
Reset value: 0x0
0: Receive FIFO is empty.
1: Receive FIFO is not empty." id="RNE" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="SSI transmit FIFO not full (RO)
Reset value: 0x1
0: Transmit FIFO is full.
1: Transmit FIFO is not full." id="TNF" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="SSI transmit FIFO empty (RO)
Reset value: 0x1
0: Transmit FIFO is not empty.
1: Transmit FIFO is empty." id="TFE" resetval="" >
        </bitfield>
    </register>
    <register acronym="CPSR" width="32" description="The CPSR register specifies the division factor which is used to derive the SSIClk from the system clock. The clock is further divided by a value from 1 to 256, which is 1 + SCR. SCR is programmed in the SSICR0 register. The frequency of the SSIClk is defined by:
SSIClk = SysClk / (CPSDVSR x (1 + SCR))
The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero." id="CPSR" offset="0x10" >
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Reserved, read unpredictable, should be written as 0." id="Reserved16" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="SSI clock prescale divisor (R/W)
Reset value: 0x0
This value must be an even number from 2 to 254, depending on the frequency of SSICLK. The LSB always returns zero on reads." id="CPSDVSR" resetval="" >
        </bitfield>
    </register>
    <register acronym="IM" width="32" description="The IM register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared on reset.

On a read, this register gives the current value of the mask on the corresponding interrupt. Setting a bit sets the mask, preventing the interrupt from being signaled to the interrupt controller. Clearing a bit clears the corresponding mask, enabling the interrupt to be sent to the interrupt controller." id="IM" offset="0x14" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved, read as zero, do not modify." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="SSI transmit FIFO interrupt mask (R/W)
Reset value: 0x0
0: TX FIFO half empty or condition interrupt is masked.
1: TX FIFO half empty or less condition interrupt is not masked." id="TXIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="SSI receive FIFO interrupt mask (R/W)
Reset value: 0x0
0: RX FIFO half empty or condition interrupt is masked.
1: RX FIFO half empty or less condition interrupt is not masked." id="RXIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="SSI receive time-out interrupt mask (R/W)
Reset value: 0x0
0: RX FIFO time-out interrupt is masked.
1: RX FIFO time-out interrupt is not masked" id="RTIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="SSI receive overrun interrupt mask (R/W)
Reset value: 0x0
0: RX FIFO Overrun interrupt is masked.
1: RX FIFO Overrun interrupt is not masked" id="RORIM" resetval="" >
        </bitfield>
    </register>
    <register acronym="RIS" width="32" description="The RIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt before masking. A write has no effect." id="RIS" offset="0x18" >
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="12" end="4" rwaccess="RO" description="Reserved, read as zero, do not modify." id="Reserved11" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="SSI SSITXINTR raw state (RO)
Reset value: 0x1
Gives the raw interrupt state (before masking) of SSITXINTR" id="TXRIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="SSI SSIRXINTR raw state (RO)
Reset value: 0x0
Gives the raw interrupt state (before masking) of SSIRXINTR" id="RXRIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="SSI SSIRTINTR raw state (RO)
Reset value: 0x0
Gives the raw interrupt state (before masking) of SSIRTINTR" id="RTRIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="SSI SSIRORINTR raw state (RO)
Reset value: 0x0
Gives the raw interrupt state (before masking) of SSIRORINTR" id="RORRIS" resetval="" >
        </bitfield>
    </register>
    <register acronym="MIS" width="32" description="The MIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect." id="MIS" offset="0x1c" >
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="12" end="4" rwaccess="RO" description="Reserved, read as zero, do not modify." id="Reserved16" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="SSI SSITXINTR masked state (RO)
Reset value: 0x0
Gives the interrupt state (after masking) of SSITXINTR" id="TXMIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="SSI SSIRXINTR masked state (RO)
Reset value: 0x0
Gives the interrupt state (after masking) of SSIRXINTR" id="RXMIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="SSI SSIRTINTR masked state (RO)
Reset value: 0x0
Gives the interrupt state (after masking) of SSIRTINTR" id="RTMIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="SSI SSIRORINTR masked state (RO)
Reset value: 0x0
Gives the interrupt state (after masking) of SSIRORINTR" id="RORMIS" resetval="" >
        </bitfield>
    </register>
    <register acronym="ICR" width="32" description="The ICR register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect." id="ICR" offset="0x20" >
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="14" end="2" rwaccess="RO" description="Reserved, read as zero, do not modify." id="Reserved16" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="SSI receive time-out interrupt clear (W1C)
Reset value: 0x0
0: No effect on interrupt
1: Clears interrupt" id="RTIC" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="SSI receive overrun interrupt clear (W1C)
Reset value: 0x0
0: No effect on interrupt
1: Clears interrupt" id="RORIC" resetval="" >
        </bitfield>
    </register>
    <register acronym="DMACTL" width="32" description="The DMACTL register is the uDMA control register." id="DMACTL" offset="0x24" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Transmit DMA enable
0: uDMA for the transmit FIFO is disabled.
1: uDMA for the transmit FIFO is enabled." id="TXDMAE" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Receive DMA enable
0: uDMA for the receive FIFO is disabled.
1: uDMA for the receive FIFO is enabled." id="RXDMAE" resetval="" >
        </bitfield>
    </register>
    <register acronym="CC" width="32" description="SSI clock configuration
The CC register controls the baud clock and system clocks sources for the SSI module.
Note: If the PIOSC is used for the SSI baud clock, the system clock frequency must be at least 16 MHz in run mode." id="CC" offset="0xfc8" >
        <bitfield range="" begin="31" width="29" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved29" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="3" end="0" rwaccess="RW" description="SSI baud and system clock source
The following bits determine the clock source that generates the baud and system clocks for the SSI.
bit0 (PIOSC): 
       1: The SSI baud clock is determined by the IO DIV setting in the system controller.
       0: The SSI baud clock is determined by the SYS DIV setting in the system controller.
bit1: Unused
bit2: (DSEN) Only meaningful when the system is in deep sleep mode. This bit is a don&apos;t care when not in sleep mode. 
       1: The SSI system clock is running on the same clock as the baud clock, as per PIOSC setting above.
       0: The SSI system clock is determined by the SYS DIV setting in the system controller.
      " id="CS" resetval="" >
        </bitfield>
    </register>
</module>
