// Seed: 2580091415
module module_0 (
    output uwire id_0,
    output tri   id_1
);
  wire id_3;
  wor  id_4;
  ;
  assign module_1.id_7 = 0;
  assign id_1 = id_4;
  assign id_4 = -1'b0 - id_3;
  logic id_5;
  ;
  parameter id_6 = 1;
  final $unsigned(65);
  ;
  wire id_7;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input tri0 id_2,
    output tri1 id_3,
    input uwire id_4,
    output wire id_5,
    input supply1 id_6,
    output supply1 id_7,
    input wor id_8,
    input tri id_9,
    input tri0 id_10
);
  wire id_12;
  logic ['h0 : 1] id_13;
  ;
  nand primCall (id_5, id_12, id_10, id_9, id_13, id_6, id_4, id_2, id_8, id_1);
  module_0 modCall_1 (
      id_0,
      id_5
  );
endmodule
