#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jul 22 08:36:43 2024
# Process ID: 6776
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :2699.965 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :26312 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ZTurnV2/ZTurnV2.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
startgroup
set_property CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} \
  CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} \
  CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
  CONFIG.PCW_I2C0_I2C0_IO {EMIO} \
  CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \
] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
  CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
delete_bd_objs [get_bd_cells util_ds_buf_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
set_property location {11 6000 1395} [get_bd_cells util_ds_buf_0]
set_property CONFIG.C_BUF_TYPE {IOBUFDS} [get_bd_cells util_ds_buf_0]
delete_bd_objs [get_bd_cells util_ds_buf_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
delete_bd_objs [get_bd_cells ila_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
set_property location {11.5 6323 1631} [get_bd_cells util_ds_buf_0]
set_property CONFIG.C_BUF_TYPE {IOBUFDS} [get_bd_cells util_ds_buf_0]
connect_bd_net [get_bd_pins util_ds_buf_0/IOBUF_IO_T] [get_bd_pins processing_system7_0/I2C0_SDA_T]
connect_bd_net [get_bd_pins util_ds_buf_0/IOBUF_IO_I] [get_bd_pins processing_system7_0/I2C0_SDA_I]
connect_bd_net [get_bd_pins util_ds_buf_0/IOBUF_IO_O] [get_bd_pins processing_system7_0/I2C0_SCL_I]
undo
undo
undo
connect_bd_net [get_bd_pins util_ds_buf_0/IOBUF_IO_T] [get_bd_pins processing_system7_0/I2C0_SDA_T]
connect_bd_net [get_bd_pins processing_system7_0/I2C0_SDA_O] [get_bd_pins util_ds_buf_0/IOBUF_IO_I]
connect_bd_net [get_bd_pins processing_system7_0/I2C0_SDA_I] [get_bd_pins util_ds_buf_0/IOBUF_IO_O]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_1
endgroup
delete_bd_objs [get_bd_cells util_ds_buf_1]
delete_bd_objs [get_bd_nets util_ds_buf_0_IOBUF_IO_O] [get_bd_nets processing_system7_0_I2C0_SDA_O] [get_bd_nets processing_system7_0_I2C0_SDA_T] [get_bd_cells util_ds_buf_0]
save_bd_design
add_files -norecurse /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/my_iobuf.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference my_iobuf my_iobuf_0
set_property location {12.5 6582 1659} [get_bd_cells my_iobuf_0]
connect_bd_net [get_bd_pins processing_system7_0/I2C0_SDA_I] [get_bd_pins my_iobuf_0/O]
connect_bd_net [get_bd_pins my_iobuf_0/I] [get_bd_pins processing_system7_0/I2C0_SDA_O]
connect_bd_net [get_bd_pins processing_system7_0/I2C0_SDA_T] [get_bd_pins my_iobuf_0/T]
undo
undo
undo
connect_bd_net [get_bd_pins my_iobuf_0/O] [get_bd_pins processing_system7_0/I2C0_SDA_I]
connect_bd_net [get_bd_pins my_iobuf_0/I] [get_bd_pins processing_system7_0/I2C0_SDA_O]
connect_bd_net [get_bd_pins processing_system7_0/I2C0_SDA_T] [get_bd_pins my_iobuf_0/T]
set_property name iobuf_I2C0_SDA [get_bd_cells my_iobuf_0]
copy_bd_objs /  [get_bd_cells {iobuf_I2C0_SDA}]
set_property name iobuf_I2C0_SCL [get_bd_cells iobuf_I2C0_SDA1]
set_property location {12 6579 1422} [get_bd_cells iobuf_I2C0_SDA]
set_property location {12 6589 1533} [get_bd_cells iobuf_I2C0_SCL]
connect_bd_net [get_bd_pins iobuf_I2C0_SCL/I] [get_bd_pins processing_system7_0/I2C0_SCL_O]
connect_bd_net [get_bd_pins iobuf_I2C0_SCL/O] [get_bd_pins processing_system7_0/I2C0_SCL_I]
connect_bd_net [get_bd_pins processing_system7_0/I2C0_SCL_T] [get_bd_pins iobuf_I2C0_SCL/T]
save_bd_design
update_compile_order -fileset sources_1
startgroup
make_bd_pins_external  [get_bd_pins iobuf_I2C0_SDA/IO]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins iobuf_I2C0_SCL/IO]
endgroup
set_property name I2C0_SDA [get_bd_ports IO_0]
set_property name I2C0_SCL [get_bd_ports IO_1]
save_bd_design
validate_bd_design
save_bd_design
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_hdmi_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_hdmi_ctrl_0_0_synth_1 main_design_iobuf_I2C0_SDA_0_synth_1 main_design_my_iobuf_0_0_synth_1 main_design_processing_system7_0_0_synth_1 -jobs 4
wait_on_run main_design_hdmi_ctrl_0_0_synth_1
wait_on_run main_design_iobuf_I2C0_SDA_0_synth_1
wait_on_run main_design_my_iobuf_0_0_synth_1
wait_on_run main_design_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_int]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_pclk]]
place_ports I2C0_SCL P16
set_property IOSTANDARD LVCMOS33 [get_ports [list I2C0_SCL I2C0_SDA]]
place_ports I2C0_SDA P15
save_constraints
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_de]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_hsync]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_vsync]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
close_design
write_hw_platform -fixed -include_bit -force -file /home/nothon/fpga2C/ZTurnV2/main_design_wrapper.xsa
