---
schema-version: v1.2.3
id: draft-nainar-mpls-spring-lsp-ping-sr-generic-sid-05
title:
- content: Segment Routing Generic TLV for MPLS Label Switched Path (LSP) Ping/ Traceroute
  language:
  - en
  script:
  - Latn
  format: text/plain
link:
- content: https://datatracker.ietf.org/doc/html/draft-nainar-mpls-spring-lsp-ping-sr-generic-sid-05
  type: src
type: standard
docid:
- id: draft-nainar-mpls-spring-lsp-ping-sr-generic-sid-05
  type: Internet-Draft
  primary: true
- id: I-D.nainar-mpls-spring-lsp-ping-sr-generic-sid
  type: IETF
  scope: anchor
docnumber: I-D.nainar-mpls-spring-lsp-ping-sr-generic-sid
date:
- type: published
  value: '2021-05-18'
contributor:
- person:
    name:
      given:
        forename:
        - content: Nagendra
          language:
          - en
        - language:
          - en
          initial: N
        - language:
          - en
          initial: K
        formatted_initials:
          content: N. K.
          language:
          - en
      surname:
        content: Nainar
        language:
        - en
      completename:
        content: Nagendra Kumar Nainar
        language:
        - en
    affiliation:
    - organization:
        name:
        - content: Cisco
  role:
  - type: author
- person:
    name:
      given:
        forename:
        - content: Carlos
          language:
          - en
        - language:
          - en
          initial: C
        formatted_initials:
          content: C.
          language:
          - en
      surname:
        content: Pignataro
        language:
        - en
      completename:
        content: Carlos Pignataro
        language:
        - en
    affiliation:
    - organization:
        name:
        - content: Cisco
  role:
  - type: author
- person:
    name:
      given:
        forename:
        - content: Zafar
          language:
          - en
        - language:
          - en
          initial: Z
        formatted_initials:
          content: Z.
          language:
          - en
      surname:
        content: Ali
        language:
        - en
      completename:
        content: Zafar Ali
        language:
        - en
    affiliation:
    - organization:
        name:
        - content: Cisco
  role:
  - type: author
- person:
    name:
      given:
        forename:
        - content: Clarence
          language:
          - en
        - language:
          - en
          initial: C
        formatted_initials:
          content: C.
          language:
          - en
      surname:
        content: Filsfils
        language:
        - en
      completename:
        content: Clarence Filsfils
        language:
        - en
    affiliation:
    - organization:
        name:
        - content: Cisco
  role:
  - type: author
- person:
    name:
      given:
        forename:
        - content: Tarek
          language:
          - en
        - language:
          - en
          initial: T
        formatted_initials:
          content: T.
          language:
          - en
      surname:
        content: Saad
        language:
        - en
      completename:
        content: Tarek Saad
        language:
        - en
    affiliation:
    - organization:
        name:
        - content: Juniper
  role:
  - type: author
version:
- draft: '05'
revdate: '2021-05-18'
language:
- en
script:
- Latn
abstract:
- content: "<p>RFC8402 introduces Segment Routing architecture that leverages source
    routing and tunneling paradigms and can be directly applied to the Multi Protocol
    Label Switching (MPLS) data plane. A node steers a packet through a controlled
    set of instructions called segments, by prepending the packet with Segment Routing
    header. SR architecture defines different types of segments with different forwarding
    semantics associated. SR can be applied to the MPLS directly and to IPv6 dataplane
    using a new routing header. RFC8287 defines the extensions to MPLS LSP Ping and
    Traceroute for Segment Routing IGP-Prefix and IGP-Adjacency Segment Identifier
    (SIDs) with an MPLS data plane. Various SIDs are proposed as part of SR architecture
    with different associated instructions that raises a need to come up with new
    Target FEC Stack Sub-TLV for each such SIDs. This document defines a new Target
    FEC Stack Sub-TLV that is used to validate the instruction associated with any
    SID.</p>"
  language:
  - en
  script:
  - Latn
  format: text/html
relation:
- type: updates
  bibitem:
    id: draft-nainar-mpls-spring-lsp-ping-sr-generic-sid-01
    docid:
    - id: draft-nainar-mpls-spring-lsp-ping-sr-generic-sid-01
      type: Internet-Draft
      primary: true
    formattedref:
      content: draft-nainar-mpls-spring-lsp-ping-sr-generic-sid-01
      format: text/plain
- type: updatedBy
  bibitem:
    id: draft-nainar-mpls-spring-lsp-ping-sr-generic-sid-06
    docid:
    - id: draft-nainar-mpls-spring-lsp-ping-sr-generic-sid-06
      type: Internet-Draft
      primary: true
    formattedref:
      content: draft-nainar-mpls-spring-lsp-ping-sr-generic-sid-06
      format: text/plain
series:
- type: main
  title:
    content: Internet-Draft
    language:
    - en
    script:
    - Latn
    format: text/plain
  number: draft-nainar-mpls-spring-lsp-ping-sr-generic-sid-05
doctype: internet-draft
ext:
  schema-version: v1.0.1
