#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1346a7290 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x134699b00 .scope module, "tb_e2e_gemm_random" "tb_e2e_gemm_random" 3 5;
 .timescale -9 -12;
P_0x1346a6e90 .param/l "ARRAY_SIZE" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x1346a6ed0 .param/l "CLK" 0 3 6, +C4<00000000000000000000000000001010>;
P_0x1346a6f10 .param/l "OP_HALT" 1 3 58, C4<11111111>;
P_0x1346a6f50 .param/l "OP_TENSOR" 1 3 57, C4<00000001>;
P_0x1346a6f90 .param/l "SRAM_WIDTH" 0 3 8, +C4<00000000000000000000000100000000>;
v0x600002ed69a0_0 .net "axi_araddr", 39 0, L_0x600003788690;  1 drivers
v0x600002ed6a30_0 .net "axi_arlen", 7 0, L_0x600003788700;  1 drivers
v0x600002ed6ac0_0 .var "axi_arready", 0 0;
v0x600002ed6b50_0 .net "axi_arvalid", 0 0, L_0x6000037887e0;  1 drivers
v0x600002ed6be0_0 .net "axi_awaddr", 39 0, L_0x6000037883f0;  1 drivers
v0x600002ed6c70_0 .net "axi_awlen", 7 0, L_0x600003788460;  1 drivers
v0x600002ed6d00_0 .var "axi_awready", 0 0;
v0x600002ed6d90_0 .net "axi_awvalid", 0 0, L_0x6000037884d0;  1 drivers
L_0x13809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002ed6e20_0 .net "axi_bready", 0 0, L_0x13809a968;  1 drivers
v0x600002ed6eb0_0 .var "axi_bresp", 1 0;
v0x600002ed6f40_0 .var "axi_bvalid", 0 0;
v0x600002ed6fd0_0 .var "axi_rdata", 255 0;
v0x600002ed7060_0 .var "axi_rlast", 0 0;
v0x600002ed70f0_0 .net "axi_rready", 0 0, L_0x600003788850;  1 drivers
v0x600002ed7180_0 .var "axi_rvalid", 0 0;
v0x600002ed7210_0 .net "axi_wdata", 255 0, L_0x600003788540;  1 drivers
v0x600002ed72a0_0 .net "axi_wlast", 0 0, L_0x6000037885b0;  1 drivers
v0x600002ed7330_0 .var "axi_wready", 0 0;
v0x600002ed73c0_0 .net "axi_wvalid", 0 0, L_0x600003788620;  1 drivers
v0x600002ed7450_0 .var "clk", 0 0;
v0x600002ed74e0_0 .var/i "errors", 31 0;
v0x600002ed7570_0 .var "global_sync_in", 0 0;
v0x600002ed7600_0 .var/i "i", 31 0;
v0x600002ed7690_0 .var "noc_rx_addr", 19 0;
v0x600002ed7720_0 .var "noc_rx_data", 255 0;
v0x600002ed77b0_0 .var "noc_rx_is_instr", 0 0;
v0x600002ed7840_0 .net "noc_rx_ready", 0 0, L_0x600002d9ef80;  1 drivers
v0x600002ed78d0_0 .var "noc_rx_valid", 0 0;
L_0x13809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ed7960_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  1 drivers
L_0x13809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ed79f0_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  1 drivers
v0x600002ed7a80_0 .var "noc_tx_ready", 0 0;
L_0x13809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002ed7b10_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  1 drivers
v0x600002ed7ba0_0 .var "row0", 255 0;
v0x600002ed7c30_0 .var "row1", 255 0;
v0x600002ed7cc0_0 .var "row2", 255 0;
v0x600002ed7d50_0 .var "row3", 255 0;
v0x600002ed7de0_0 .var "rst_n", 0 0;
v0x600002ed7e70_0 .var "sync_grant", 0 0;
v0x600002ed7f00_0 .net "sync_request", 0 0, L_0x600003784540;  1 drivers
v0x600002ed8000_0 .net "tpc_busy", 0 0, L_0x600003784700;  1 drivers
v0x600002ed8090_0 .net "tpc_done", 0 0, L_0x6000037845b0;  1 drivers
v0x600002ed8120_0 .net "tpc_error", 0 0, L_0x6000037844d0;  1 drivers
v0x600002ed81b0_0 .var "tpc_start", 0 0;
v0x600002ed8240_0 .var "tpc_start_pc", 19 0;
E_0x6000009ca240 .event negedge, v0x600002eb03f0_0;
S_0x13466aab0 .scope module, "dut" "tensor_processing_cluster" 3 41, 4 15 0, S_0x134699b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x134810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x134810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x134810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x134810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x134810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x134810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x134810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x134810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x134810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x134810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x134810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x134810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x134810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x134810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x134810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x134810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x134811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600003785500 .functor BUFZ 1, v0x600002ed4120_0, C4<0>, C4<0>, C4<0>;
L_0x60000379eed0 .functor OR 1, L_0x600002d9bca0, L_0x600002d9be80, C4<0>, C4<0>;
L_0x60000379ea70 .functor AND 1, L_0x60000379f330, L_0x60000379eed0, C4<1>, C4<1>;
L_0x60000379ea00 .functor BUFZ 1, v0x600002ed5170_0, C4<0>, C4<0>, C4<0>;
L_0x60000379e990 .functor BUFZ 1, v0x600002ed4c60_0, C4<0>, C4<0>, C4<0>;
L_0x600003788a10 .functor AND 1, v0x600002ed78d0_0, L_0x600002d9ef80, C4<1>, C4<1>;
L_0x600003788a80 .functor AND 1, L_0x600003788a10, L_0x600002d9f020, C4<1>, C4<1>;
v0x600002ed20a0_0 .net *"_ivl_24", 19 0, L_0x600002d9b5c0;  1 drivers
L_0x13809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002ed2130_0 .net *"_ivl_27", 3 0, L_0x13809a530;  1 drivers
v0x600002ed21c0_0 .net *"_ivl_28", 19 0, L_0x600002d9b660;  1 drivers
L_0x13809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ed2250_0 .net *"_ivl_31", 14 0, L_0x13809a578;  1 drivers
L_0x13809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002ed22e0_0 .net/2u *"_ivl_34", 2 0, L_0x13809a5c0;  1 drivers
v0x600002ed2370_0 .net *"_ivl_38", 19 0, L_0x600002d9b840;  1 drivers
L_0x13809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002ed2400_0 .net *"_ivl_41", 3 0, L_0x13809a608;  1 drivers
v0x600002ed2490_0 .net *"_ivl_42", 19 0, L_0x600002d9b8e0;  1 drivers
L_0x13809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002ed2520_0 .net *"_ivl_45", 3 0, L_0x13809a650;  1 drivers
L_0x13809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ed25b0_0 .net/2u *"_ivl_48", 2 0, L_0x13809a698;  1 drivers
v0x600002ed2640_0 .net *"_ivl_52", 19 0, L_0x600002d9bac0;  1 drivers
L_0x13809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002ed26d0_0 .net *"_ivl_55", 3 0, L_0x13809a6e0;  1 drivers
v0x600002ed2760_0 .net *"_ivl_56", 19 0, L_0x600002d9bb60;  1 drivers
L_0x13809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002ed27f0_0 .net *"_ivl_59", 3 0, L_0x13809a728;  1 drivers
L_0x13809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600002ed2880_0 .net *"_ivl_63", 127 0, L_0x13809a770;  1 drivers
v0x600002ed2910_0 .net *"_ivl_65", 127 0, L_0x600002d9bd40;  1 drivers
L_0x13809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ed29a0_0 .net/2u *"_ivl_68", 2 0, L_0x13809a7b8;  1 drivers
v0x600002ed2a30_0 .net *"_ivl_70", 0 0, L_0x600002d9bca0;  1 drivers
L_0x13809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002ed2ac0_0 .net/2u *"_ivl_72", 2 0, L_0x13809a800;  1 drivers
v0x600002ed2b50_0 .net *"_ivl_74", 0 0, L_0x600002d9be80;  1 drivers
v0x600002ed2be0_0 .net *"_ivl_77", 0 0, L_0x60000379eed0;  1 drivers
v0x600002ed2c70_0 .net *"_ivl_87", 0 0, L_0x600003788a10;  1 drivers
v0x600002ed2d00_0 .net *"_ivl_89", 0 0, L_0x600002d9f020;  1 drivers
v0x600002ed2d90_0 .var "act_data_d", 31 0;
v0x600002ed2e20_0 .var "act_valid_d", 0 0;
v0x600002ed2eb0_0 .var "act_valid_d2", 0 0;
v0x600002ed2f40_0 .net "axi_araddr", 39 0, L_0x600003788690;  alias, 1 drivers
v0x600002ed2fd0_0 .net "axi_arlen", 7 0, L_0x600003788700;  alias, 1 drivers
v0x600002ed3060_0 .net "axi_arready", 0 0, v0x600002ed6ac0_0;  1 drivers
v0x600002ed30f0_0 .net "axi_arvalid", 0 0, L_0x6000037887e0;  alias, 1 drivers
v0x600002ed3180_0 .net "axi_awaddr", 39 0, L_0x6000037883f0;  alias, 1 drivers
v0x600002ed3210_0 .net "axi_awlen", 7 0, L_0x600003788460;  alias, 1 drivers
v0x600002ed32a0_0 .net "axi_awready", 0 0, v0x600002ed6d00_0;  1 drivers
v0x600002ed3330_0 .net "axi_awvalid", 0 0, L_0x6000037884d0;  alias, 1 drivers
v0x600002ed33c0_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x600002ed3450_0 .net "axi_bresp", 1 0, v0x600002ed6eb0_0;  1 drivers
v0x600002ed34e0_0 .net "axi_bvalid", 0 0, v0x600002ed6f40_0;  1 drivers
v0x600002ed3570_0 .net "axi_rdata", 255 0, v0x600002ed6fd0_0;  1 drivers
v0x600002ed3600_0 .net "axi_rlast", 0 0, v0x600002ed7060_0;  1 drivers
v0x600002ed3690_0 .net "axi_rready", 0 0, L_0x600003788850;  alias, 1 drivers
v0x600002ed3720_0 .net "axi_rvalid", 0 0, v0x600002ed7180_0;  1 drivers
v0x600002ed37b0_0 .net "axi_wdata", 255 0, L_0x600003788540;  alias, 1 drivers
v0x600002ed3840_0 .net "axi_wlast", 0 0, L_0x6000037885b0;  alias, 1 drivers
v0x600002ed38d0_0 .net "axi_wready", 0 0, v0x600002ed7330_0;  1 drivers
v0x600002ed3960_0 .net "axi_wvalid", 0 0, L_0x600003788620;  alias, 1 drivers
v0x600002ed39f0_0 .net "clk", 0 0, v0x600002ed7450_0;  1 drivers
v0x600002ed3a80_0 .net "dma_lcp_done", 0 0, L_0x6000037881c0;  1 drivers
v0x600002ed3b10_0 .net "dma_lcp_ready", 0 0, L_0x600002d9e080;  1 drivers
v0x600002ed3ba0_0 .net "dma_sram_addr", 19 0, v0x600002eb0ea0_0;  1 drivers
v0x600002ed3c30_0 .net "dma_sram_rdata", 255 0, L_0x6000037889a0;  1 drivers
v0x600002ed3cc0_0 .net "dma_sram_re", 0 0, L_0x600003788380;  1 drivers
v0x600002ed3d50_0 .net "dma_sram_ready", 0 0, L_0x600002d9eee0;  1 drivers
v0x600002ed3de0_0 .net "dma_sram_wdata", 255 0, L_0x6000037882a0;  1 drivers
v0x600002ed3e70_0 .net "dma_sram_we", 0 0, L_0x600003788310;  1 drivers
v0x600002ed3f00_0 .net "global_sync_in", 0 0, v0x600002ed7570_0;  1 drivers
v0x600002ed4000 .array "instr_mem", 4095 0, 127 0;
v0x600002ed4090_0 .var "instr_rdata_reg", 127 0;
v0x600002ed4120_0 .var "instr_valid_reg", 0 0;
v0x600002ed41b0_0 .net "lcp_dma_cmd", 127 0, v0x600002eb2a30_0;  1 drivers
v0x600002ed4240_0 .net "lcp_dma_valid", 0 0, L_0x6000037847e0;  1 drivers
v0x600002ed42d0_0 .net "lcp_imem_addr", 19 0, L_0x6000037852d0;  1 drivers
v0x600002ed4360_0 .net "lcp_imem_data", 127 0, v0x600002ed4090_0;  1 drivers
v0x600002ed43f0_0 .net "lcp_imem_re", 0 0, L_0x600003785340;  1 drivers
v0x600002ed4480_0 .net "lcp_imem_valid", 0 0, L_0x600003785500;  1 drivers
v0x600002ed4510_0 .net "lcp_mxu_cmd", 127 0, v0x600002eb3720_0;  1 drivers
v0x600002ed45a0_0 .net "lcp_mxu_valid", 0 0, L_0x600003784af0;  1 drivers
v0x600002ed4630_0 .net "lcp_vpu_cmd", 127 0, v0x600002eb4360_0;  1 drivers
v0x600002ed46c0_0 .net "lcp_vpu_valid", 0 0, L_0x6000037848c0;  1 drivers
v0x600002ed4750_0 .net "mxu_a_addr", 19 0, L_0x600002d9b980;  1 drivers
v0x600002ed47e0_0 .net "mxu_a_rdata", 255 0, L_0x6000037888c0;  1 drivers
v0x600002ed4870_0 .net "mxu_a_re", 0 0, L_0x600002d9ba20;  1 drivers
v0x600002ed4900_0 .net "mxu_a_ready", 0 0, L_0x600002d9eda0;  1 drivers
v0x600002ed4990_0 .net "mxu_cfg_k", 15 0, L_0x600002d95900;  1 drivers
v0x600002ed4a20_0 .net "mxu_cfg_m", 15 0, L_0x600002d957c0;  1 drivers
v0x600002ed4ab0_0 .net "mxu_cfg_n", 15 0, L_0x600002d95860;  1 drivers
v0x600002ed4b40_0 .var "mxu_col_cnt", 4 0;
v0x600002ed4bd0_0 .var "mxu_cycle_cnt", 15 0;
v0x600002ed4c60_0 .var "mxu_done_reg", 0 0;
v0x600002ed4cf0_0 .net "mxu_dst_addr", 15 0, L_0x600002d955e0;  1 drivers
v0x600002ed4d80_0 .net "mxu_lcp_done", 0 0, L_0x60000379e990;  1 drivers
v0x600002ed4e10_0 .net "mxu_lcp_ready", 0 0, L_0x60000379ea00;  1 drivers
v0x600002ed4ea0_0 .net "mxu_o_addr", 19 0, L_0x600002d9bc00;  1 drivers
v0x600002ed4f30_0 .net "mxu_o_ready", 0 0, L_0x600002d9ee40;  1 drivers
v0x600002ed4fc0_0 .net "mxu_o_wdata", 255 0, L_0x600002d9bde0;  1 drivers
v0x600002ed5050_0 .net "mxu_o_we", 0 0, L_0x60000379ea70;  1 drivers
v0x600002ed50e0_0 .var "mxu_out_cnt", 15 0;
v0x600002ed5170_0 .var "mxu_ready_reg", 0 0;
v0x600002ed5200_0 .net "mxu_src0_addr", 15 0, L_0x600002d95680;  1 drivers
v0x600002ed5290_0 .net "mxu_src1_addr", 15 0, L_0x600002d95720;  1 drivers
v0x600002ed5320_0 .var "mxu_start_array", 0 0;
v0x600002ed53b0_0 .var "mxu_start_array_d", 0 0;
v0x600002ed5440_0 .var "mxu_state", 2 0;
v0x600002ed54d0_0 .net "mxu_subop", 7 0, L_0x600002d95540;  1 drivers
v0x600002ed5560_0 .net "mxu_w_addr", 19 0, L_0x600002d9b700;  1 drivers
v0x600002ed55f0_0 .net "mxu_w_rdata", 255 0, v0x600002eaf9f0_0;  1 drivers
v0x600002ed5680_0 .net "mxu_w_re", 0 0, L_0x600002d9b7a0;  1 drivers
v0x600002ed5710_0 .net "mxu_w_ready", 0 0, L_0x600002d9ec60;  1 drivers
v0x600002ed57a0_0 .net "noc_data_write", 0 0, L_0x600003788a80;  1 drivers
v0x600002ed5830_0 .net "noc_rx_addr", 19 0, v0x600002ed7690_0;  1 drivers
v0x600002ed58c0_0 .net "noc_rx_data", 255 0, v0x600002ed7720_0;  1 drivers
v0x600002ed5950_0 .net "noc_rx_is_instr", 0 0, v0x600002ed77b0_0;  1 drivers
v0x600002ed59e0_0 .net "noc_rx_ready", 0 0, L_0x600002d9ef80;  alias, 1 drivers
v0x600002ed5a70_0 .net "noc_rx_valid", 0 0, v0x600002ed78d0_0;  1 drivers
v0x600002ed5b00_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  alias, 1 drivers
v0x600002ed5b90_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  alias, 1 drivers
v0x600002ed5c20_0 .net "noc_tx_ready", 0 0, v0x600002ed7a80_0;  1 drivers
v0x600002ed5cb0_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  alias, 1 drivers
v0x600002ed5d40_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  1 drivers
v0x600002ed5dd0_0 .net "sync_grant", 0 0, v0x600002ed7e70_0;  1 drivers
v0x600002ed5e60_0 .net "sync_request", 0 0, L_0x600003784540;  alias, 1 drivers
v0x600002ed5ef0_0 .net "systolic_busy", 0 0, L_0x60000379fbf0;  1 drivers
v0x600002ed5f80_0 .net "systolic_done", 0 0, L_0x600002d9b0c0;  1 drivers
v0x600002ed6010_0 .net "systolic_result", 127 0, L_0x600002d9ac60;  1 drivers
v0x600002ed60a0_0 .net "systolic_result_valid", 0 0, L_0x60000379f330;  1 drivers
v0x600002ed6130_0 .net "tpc_busy", 0 0, L_0x600003784700;  alias, 1 drivers
v0x600002ed61c0_0 .net "tpc_done", 0 0, L_0x6000037845b0;  alias, 1 drivers
v0x600002ed6250_0 .net "tpc_error", 0 0, L_0x6000037844d0;  alias, 1 drivers
v0x600002ed62e0_0 .net "tpc_start", 0 0, v0x600002ed81b0_0;  1 drivers
v0x600002ed6370_0 .net "tpc_start_pc", 19 0, v0x600002ed8240_0;  1 drivers
v0x600002ed6400_0 .net "vpu_lcp_done", 0 0, L_0x60000379e8b0;  1 drivers
v0x600002ed6490_0 .net "vpu_lcp_ready", 0 0, L_0x600002d9da40;  1 drivers
v0x600002ed6520_0 .net "vpu_sram_addr", 19 0, v0x600002ed1680_0;  1 drivers
v0x600002ed65b0_0 .net "vpu_sram_rdata", 255 0, L_0x600003788930;  1 drivers
v0x600002ed6640_0 .net "vpu_sram_re", 0 0, L_0x600003788150;  1 drivers
v0x600002ed66d0_0 .net "vpu_sram_ready", 0 0, L_0x600002d9ed00;  1 drivers
v0x600002ed6760_0 .net "vpu_sram_wdata", 255 0, L_0x600003788070;  1 drivers
v0x600002ed67f0_0 .net "vpu_sram_we", 0 0, L_0x6000037880e0;  1 drivers
v0x600002ed6880_0 .var "weight_load_col_d", 1 0;
v0x600002ed6910_0 .var "weight_load_en_d", 0 0;
L_0x600002d95540 .part v0x600002eb3720_0, 112, 8;
L_0x600002d955e0 .part v0x600002eb3720_0, 96, 16;
L_0x600002d95680 .part v0x600002eb3720_0, 80, 16;
L_0x600002d95720 .part v0x600002eb3720_0, 64, 16;
L_0x600002d957c0 .part v0x600002eb3720_0, 48, 16;
L_0x600002d95860 .part v0x600002eb3720_0, 32, 16;
L_0x600002d95900 .part v0x600002eb3720_0, 16, 16;
L_0x600002d9b520 .part v0x600002eaf9f0_0, 0, 32;
L_0x600002d9b5c0 .concat [ 16 4 0 0], L_0x600002d95720, L_0x13809a530;
L_0x600002d9b660 .concat [ 5 15 0 0], v0x600002ed4b40_0, L_0x13809a578;
L_0x600002d9b700 .arith/sum 20, L_0x600002d9b5c0, L_0x600002d9b660;
L_0x600002d9b7a0 .cmp/eq 3, v0x600002ed5440_0, L_0x13809a5c0;
L_0x600002d9b840 .concat [ 16 4 0 0], L_0x600002d95680, L_0x13809a608;
L_0x600002d9b8e0 .concat [ 16 4 0 0], v0x600002ed4bd0_0, L_0x13809a650;
L_0x600002d9b980 .arith/sum 20, L_0x600002d9b840, L_0x600002d9b8e0;
L_0x600002d9ba20 .cmp/eq 3, v0x600002ed5440_0, L_0x13809a698;
L_0x600002d9bac0 .concat [ 16 4 0 0], L_0x600002d955e0, L_0x13809a6e0;
L_0x600002d9bb60 .concat [ 16 4 0 0], v0x600002ed50e0_0, L_0x13809a728;
L_0x600002d9bc00 .arith/sum 20, L_0x600002d9bac0, L_0x600002d9bb60;
L_0x600002d9bd40 .part L_0x600002d9ac60, 0, 128;
L_0x600002d9bde0 .concat [ 128 128 0 0], L_0x600002d9bd40, L_0x13809a770;
L_0x600002d9bca0 .cmp/eq 3, v0x600002ed5440_0, L_0x13809a7b8;
L_0x600002d9be80 .cmp/eq 3, v0x600002ed5440_0, L_0x13809a800;
L_0x600002d9ef80 .reduce/nor L_0x600003784700;
L_0x600002d9f020 .reduce/nor v0x600002ed77b0_0;
S_0x134694910 .scope module, "dma_inst" "dma_engine" 4 431, 5 16 0, S_0x13466aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x13481f200 .param/l "DATA_WIDTH" 0 5 19, +C4<00000000000000000000000100000000>;
P_0x13481f240 .param/l "DMA_COPY" 1 5 103, C4<00000011>;
P_0x13481f280 .param/l "DMA_LOAD" 1 5 101, C4<00000001>;
P_0x13481f2c0 .param/l "DMA_STORE" 1 5 102, C4<00000010>;
P_0x13481f300 .param/l "EXT_ADDR_W" 0 5 17, +C4<00000000000000000000000000101000>;
P_0x13481f340 .param/l "INT_ADDR_W" 0 5 18, +C4<00000000000000000000000000010100>;
P_0x13481f380 .param/l "MAX_BURST" 0 5 20, +C4<00000000000000000000000000010000>;
P_0x13481f3c0 .param/l "S_DECODE" 1 5 110, C4<0001>;
P_0x13481f400 .param/l "S_DONE" 1 5 119, C4<1010>;
P_0x13481f440 .param/l "S_IDLE" 1 5 109, C4<0000>;
P_0x13481f480 .param/l "S_LOAD_ADDR" 1 5 111, C4<0010>;
P_0x13481f4c0 .param/l "S_LOAD_DATA" 1 5 112, C4<0011>;
P_0x13481f500 .param/l "S_LOAD_WRITE" 1 5 113, C4<0100>;
P_0x13481f540 .param/l "S_NEXT_ROW" 1 5 118, C4<1001>;
P_0x13481f580 .param/l "S_STORE_ADDR" 1 5 115, C4<0110>;
P_0x13481f5c0 .param/l "S_STORE_DATA" 1 5 116, C4<0111>;
P_0x13481f600 .param/l "S_STORE_READ" 1 5 114, C4<0101>;
P_0x13481f640 .param/l "S_STORE_RESP" 1 5 117, C4<1000>;
L_0x6000037881c0 .functor BUFZ 1, v0x600002eb0990_0, C4<0>, C4<0>, C4<0>;
L_0x6000037882a0 .functor BUFZ 256, v0x600002eb1200_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003788310 .functor BUFZ 1, v0x600002eb1320_0, C4<0>, C4<0>, C4<0>;
L_0x600003788380 .functor BUFZ 1, v0x600002eb1050_0, C4<0>, C4<0>, C4<0>;
L_0x6000037883f0 .functor BUFZ 40, v0x600002e8f690_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003788460 .functor BUFZ 8, v0x600002e8f7b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000037884d0 .functor BUFZ 1, v0x600002e8f960_0, C4<0>, C4<0>, C4<0>;
L_0x600003788540 .functor BUFZ 256, v0x600002e8ff00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000037885b0 .functor BUFZ 1, v0x600002e88750_0, C4<0>, C4<0>, C4<0>;
L_0x600003788620 .functor BUFZ 1, v0x600002eb0120_0, C4<0>, C4<0>, C4<0>;
L_0x600003788690 .functor BUFZ 40, v0x600002e8f2a0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003788700 .functor BUFZ 8, v0x600002e8f3c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000037887e0 .functor BUFZ 1, v0x600002e8f570_0, C4<0>, C4<0>, C4<0>;
L_0x600003788850 .functor BUFZ 1, v0x600002e8fd50_0, C4<0>, C4<0>, C4<0>;
L_0x13809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002e8f180_0 .net/2u *"_ivl_18", 3 0, L_0x13809a920;  1 drivers
v0x600002e8f210_0 .net "axi_araddr", 39 0, L_0x600003788690;  alias, 1 drivers
v0x600002e8f2a0_0 .var "axi_araddr_reg", 39 0;
v0x600002e8f330_0 .net "axi_arlen", 7 0, L_0x600003788700;  alias, 1 drivers
v0x600002e8f3c0_0 .var "axi_arlen_reg", 7 0;
v0x600002e8f450_0 .net "axi_arready", 0 0, v0x600002ed6ac0_0;  alias, 1 drivers
v0x600002e8f4e0_0 .net "axi_arvalid", 0 0, L_0x6000037887e0;  alias, 1 drivers
v0x600002e8f570_0 .var "axi_arvalid_reg", 0 0;
v0x600002e8f600_0 .net "axi_awaddr", 39 0, L_0x6000037883f0;  alias, 1 drivers
v0x600002e8f690_0 .var "axi_awaddr_reg", 39 0;
v0x600002e8f720_0 .net "axi_awlen", 7 0, L_0x600003788460;  alias, 1 drivers
v0x600002e8f7b0_0 .var "axi_awlen_reg", 7 0;
v0x600002e8f840_0 .net "axi_awready", 0 0, v0x600002ed6d00_0;  alias, 1 drivers
v0x600002e8f8d0_0 .net "axi_awvalid", 0 0, L_0x6000037884d0;  alias, 1 drivers
v0x600002e8f960_0 .var "axi_awvalid_reg", 0 0;
v0x600002e8f9f0_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x600002e8fa80_0 .net "axi_bresp", 1 0, v0x600002ed6eb0_0;  alias, 1 drivers
v0x600002e8fb10_0 .net "axi_bvalid", 0 0, v0x600002ed6f40_0;  alias, 1 drivers
v0x600002e8fba0_0 .net "axi_rdata", 255 0, v0x600002ed6fd0_0;  alias, 1 drivers
v0x600002e8fc30_0 .net "axi_rlast", 0 0, v0x600002ed7060_0;  alias, 1 drivers
v0x600002e8fcc0_0 .net "axi_rready", 0 0, L_0x600003788850;  alias, 1 drivers
v0x600002e8fd50_0 .var "axi_rready_reg", 0 0;
v0x600002e8fde0_0 .net "axi_rvalid", 0 0, v0x600002ed7180_0;  alias, 1 drivers
v0x600002e8fe70_0 .net "axi_wdata", 255 0, L_0x600003788540;  alias, 1 drivers
v0x600002e8ff00_0 .var "axi_wdata_reg", 255 0;
v0x600002e887e0_0 .net "axi_wlast", 0 0, L_0x6000037885b0;  alias, 1 drivers
v0x600002e88750_0 .var "axi_wlast_reg", 0 0;
v0x600002eb0000_0 .net "axi_wready", 0 0, v0x600002ed7330_0;  alias, 1 drivers
v0x600002eb0090_0 .net "axi_wvalid", 0 0, L_0x600003788620;  alias, 1 drivers
v0x600002eb0120_0 .var "axi_wvalid_reg", 0 0;
v0x600002eb01b0_0 .var "burst_count", 7 0;
v0x600002eb0240_0 .var "burst_len", 7 0;
v0x600002eb02d0_0 .net "cfg_cols", 11 0, L_0x600002d9dd60;  1 drivers
v0x600002eb0360_0 .net "cfg_rows", 11 0, L_0x600002d9dcc0;  1 drivers
v0x600002eb03f0_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002eb0480_0 .net "cmd", 127 0, v0x600002eb2a30_0;  alias, 1 drivers
v0x600002eb0510_0 .net "cmd_done", 0 0, L_0x6000037881c0;  alias, 1 drivers
v0x600002eb05a0_0 .net "cmd_ready", 0 0, L_0x600002d9e080;  alias, 1 drivers
v0x600002eb0630_0 .var "cmd_reg", 127 0;
v0x600002eb06c0_0 .net "cmd_valid", 0 0, L_0x6000037847e0;  alias, 1 drivers
v0x600002eb0750_0 .var "col_count", 11 0;
v0x600002eb07e0_0 .var "data_buf", 255 0;
v0x600002eb0870_0 .net "do_transpose", 0 0, L_0x600002d9df40;  1 drivers
v0x600002eb0900_0 .net "do_zero_pad", 0 0, L_0x600002d9dfe0;  1 drivers
v0x600002eb0990_0 .var "done_reg", 0 0;
v0x600002eb0a20_0 .net "dst_stride", 11 0, L_0x600002d9dea0;  1 drivers
v0x600002eb0ab0_0 .net "ext_addr", 39 0, L_0x600002d9db80;  1 drivers
v0x600002eb0b40_0 .var "ext_ptr", 39 0;
v0x600002eb0bd0_0 .net "int_addr", 19 0, L_0x600002d9dc20;  1 drivers
v0x600002eb0c60_0 .var "int_ptr", 19 0;
v0x600002eb0cf0_0 .var "row_count", 11 0;
v0x600002eb0d80_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002eb0e10_0 .net "sram_addr", 19 0, v0x600002eb0ea0_0;  alias, 1 drivers
v0x600002eb0ea0_0 .var "sram_addr_reg", 19 0;
v0x600002eb0f30_0 .net "sram_rdata", 255 0, L_0x6000037889a0;  alias, 1 drivers
v0x600002eb0fc0_0 .net "sram_re", 0 0, L_0x600003788380;  alias, 1 drivers
v0x600002eb1050_0 .var "sram_re_reg", 0 0;
v0x600002eb10e0_0 .net "sram_ready", 0 0, L_0x600002d9eee0;  alias, 1 drivers
v0x600002eb1170_0 .net "sram_wdata", 255 0, L_0x6000037882a0;  alias, 1 drivers
v0x600002eb1200_0 .var "sram_wdata_reg", 255 0;
v0x600002eb1290_0 .net "sram_we", 0 0, L_0x600003788310;  alias, 1 drivers
v0x600002eb1320_0 .var "sram_we_reg", 0 0;
v0x600002eb13b0_0 .net "src_stride", 11 0, L_0x600002d9de00;  1 drivers
v0x600002eb1440_0 .var "state", 3 0;
v0x600002eb14d0_0 .net "subop", 7 0, L_0x600002d9dae0;  1 drivers
E_0x6000009cab40/0 .event negedge, v0x600002eb0d80_0;
E_0x6000009cab40/1 .event posedge, v0x600002eb03f0_0;
E_0x6000009cab40 .event/or E_0x6000009cab40/0, E_0x6000009cab40/1;
L_0x600002d9dae0 .part v0x600002eb2a30_0, 112, 8;
L_0x600002d9db80 .part v0x600002eb2a30_0, 72, 40;
L_0x600002d9dc20 .part v0x600002eb2a30_0, 52, 20;
L_0x600002d9dcc0 .part v0x600002eb2a30_0, 40, 12;
L_0x600002d9dd60 .part v0x600002eb2a30_0, 28, 12;
L_0x600002d9de00 .part v0x600002eb2a30_0, 16, 12;
L_0x600002d9dea0 .part v0x600002eb2a30_0, 4, 12;
L_0x600002d9df40 .part v0x600002eb2a30_0, 0, 1;
L_0x600002d9dfe0 .part v0x600002eb2a30_0, 1, 1;
L_0x600002d9e080 .cmp/eq 4, v0x600002eb1440_0, L_0x13809a920;
S_0x13466a670 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x13466aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x13480f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x13480f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x13480f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x13480f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x13480f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x13480f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x13480f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x13480f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x13480f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x13480f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x13480f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x13480f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x13480f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x13480f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x13480f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x13480f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x13480f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x13480f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x13480f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x13480f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x13480f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x13480f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x13480f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x13480f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x13480fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x13480fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x13480fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000037855e0 .functor AND 1, L_0x600002d94b40, L_0x600002d94c80, C4<1>, C4<1>;
L_0x600003785260 .functor AND 1, L_0x6000037855e0, L_0x600002d94820, C4<1>, C4<1>;
L_0x6000037852d0 .functor BUFZ 20, v0x600002eb3060_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600003785340 .functor BUFZ 1, v0x600002eb3210_0, C4<0>, C4<0>, C4<0>;
L_0x600003784af0 .functor BUFZ 1, v0x600002eb3960_0, C4<0>, C4<0>, C4<0>;
L_0x6000037848c0 .functor BUFZ 1, v0x600002eb45a0_0, C4<0>, C4<0>, C4<0>;
L_0x6000037847e0 .functor BUFZ 1, v0x600002eb2c70_0, C4<0>, C4<0>, C4<0>;
L_0x600003784690 .functor AND 1, L_0x600002d952c0, L_0x600002d95360, C4<1>, C4<1>;
L_0x600003784700 .functor AND 1, L_0x600003784690, L_0x600002d95400, C4<1>, C4<1>;
L_0x6000037845b0 .functor BUFZ 1, v0x600002eb2d90_0, C4<0>, C4<0>, C4<0>;
L_0x6000037844d0 .functor BUFZ 1, v0x600002eb2eb0_0, C4<0>, C4<0>, C4<0>;
L_0x600003784540 .functor BUFZ 1, v0x600002eb41b0_0, C4<0>, C4<0>, C4<0>;
L_0x138098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb15f0_0 .net *"_ivl_11", 23 0, L_0x138098010;  1 drivers
L_0x138098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb1680_0 .net/2u *"_ivl_12", 31 0, L_0x138098058;  1 drivers
v0x600002eb1710_0 .net *"_ivl_14", 0 0, L_0x600002d94b40;  1 drivers
v0x600002eb17a0_0 .net *"_ivl_16", 31 0, L_0x600002d94be0;  1 drivers
L_0x1380980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb1830_0 .net *"_ivl_19", 23 0, L_0x1380980a0;  1 drivers
L_0x1380980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb18c0_0 .net/2u *"_ivl_20", 31 0, L_0x1380980e8;  1 drivers
v0x600002eb1950_0 .net *"_ivl_22", 0 0, L_0x600002d94c80;  1 drivers
v0x600002eb19e0_0 .net *"_ivl_25", 0 0, L_0x6000037855e0;  1 drivers
v0x600002eb1a70_0 .net *"_ivl_26", 31 0, L_0x600002d94d20;  1 drivers
L_0x138098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb1b00_0 .net *"_ivl_29", 23 0, L_0x138098130;  1 drivers
L_0x138098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb1b90_0 .net/2u *"_ivl_30", 31 0, L_0x138098178;  1 drivers
v0x600002eb1c20_0 .net *"_ivl_32", 0 0, L_0x600002d94820;  1 drivers
v0x600002eb1cb0_0 .net *"_ivl_36", 31 0, L_0x600002d94640;  1 drivers
L_0x1380981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb1d40_0 .net *"_ivl_39", 23 0, L_0x1380981c0;  1 drivers
L_0x138098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb1dd0_0 .net/2u *"_ivl_40", 31 0, L_0x138098208;  1 drivers
v0x600002eb1e60_0 .net *"_ivl_44", 31 0, L_0x600002d945a0;  1 drivers
L_0x138098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb1ef0_0 .net *"_ivl_47", 23 0, L_0x138098250;  1 drivers
L_0x138098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb1f80_0 .net/2u *"_ivl_48", 31 0, L_0x138098298;  1 drivers
v0x600002eb2010_0 .net *"_ivl_52", 31 0, L_0x600002d95180;  1 drivers
L_0x1380982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb20a0_0 .net *"_ivl_55", 23 0, L_0x1380982e0;  1 drivers
L_0x138098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb2130_0 .net/2u *"_ivl_56", 31 0, L_0x138098328;  1 drivers
L_0x138098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002eb21c0_0 .net/2u *"_ivl_76", 3 0, L_0x138098370;  1 drivers
v0x600002eb2250_0 .net *"_ivl_78", 0 0, L_0x600002d952c0;  1 drivers
v0x600002eb22e0_0 .net *"_ivl_8", 31 0, L_0x600002d94aa0;  1 drivers
L_0x1380983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600002eb2370_0 .net/2u *"_ivl_80", 3 0, L_0x1380983b8;  1 drivers
v0x600002eb2400_0 .net *"_ivl_82", 0 0, L_0x600002d95360;  1 drivers
v0x600002eb2490_0 .net *"_ivl_85", 0 0, L_0x600003784690;  1 drivers
L_0x138098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600002eb2520_0 .net/2u *"_ivl_86", 3 0, L_0x138098400;  1 drivers
v0x600002eb25b0_0 .net *"_ivl_88", 0 0, L_0x600002d95400;  1 drivers
v0x600002eb2640_0 .net "all_done", 0 0, L_0x600003785260;  1 drivers
v0x600002eb26d0_0 .net "busy", 0 0, L_0x600003784700;  alias, 1 drivers
v0x600002eb2760_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002eb27f0_0 .var "decoded_opcode", 7 0;
v0x600002eb2880_0 .var "decoded_subop", 7 0;
v0x600002eb2910_0 .net "dma_clear", 0 0, L_0x600002d95220;  1 drivers
v0x600002eb29a0_0 .net "dma_cmd", 127 0, v0x600002eb2a30_0;  alias, 1 drivers
v0x600002eb2a30_0 .var "dma_cmd_reg", 127 0;
v0x600002eb2ac0_0 .net "dma_done", 0 0, L_0x6000037881c0;  alias, 1 drivers
v0x600002eb2b50_0 .net "dma_ready", 0 0, L_0x600002d9e080;  alias, 1 drivers
v0x600002eb2be0_0 .net "dma_valid", 0 0, L_0x6000037847e0;  alias, 1 drivers
v0x600002eb2c70_0 .var "dma_valid_reg", 0 0;
v0x600002eb2d00_0 .net "done", 0 0, L_0x6000037845b0;  alias, 1 drivers
v0x600002eb2d90_0 .var "done_reg", 0 0;
v0x600002eb2e20_0 .net "error", 0 0, L_0x6000037844d0;  alias, 1 drivers
v0x600002eb2eb0_0 .var "error_reg", 0 0;
v0x600002eb2f40_0 .net "global_sync_in", 0 0, v0x600002ed7570_0;  alias, 1 drivers
v0x600002eb2fd0_0 .net "imem_addr", 19 0, L_0x6000037852d0;  alias, 1 drivers
v0x600002eb3060_0 .var "imem_addr_reg", 19 0;
v0x600002eb30f0_0 .net "imem_data", 127 0, v0x600002ed4090_0;  alias, 1 drivers
v0x600002eb3180_0 .net "imem_re", 0 0, L_0x600003785340;  alias, 1 drivers
v0x600002eb3210_0 .var "imem_re_reg", 0 0;
v0x600002eb32a0_0 .net "imem_valid", 0 0, L_0x600003785500;  alias, 1 drivers
v0x600002eb3330_0 .var "instr_reg", 127 0;
v0x600002eb33c0_0 .net "loop_count", 15 0, L_0x600002d94960;  1 drivers
v0x600002eb3450 .array "loop_counter", 3 0, 15 0;
v0x600002eb34e0_0 .var "loop_sp", 1 0;
v0x600002eb3570 .array "loop_start_addr", 3 0, 19 0;
v0x600002eb3600_0 .net "mxu_clear", 0 0, L_0x600002d94500;  1 drivers
v0x600002eb3690_0 .net "mxu_cmd", 127 0, v0x600002eb3720_0;  alias, 1 drivers
v0x600002eb3720_0 .var "mxu_cmd_reg", 127 0;
v0x600002eb37b0_0 .net "mxu_done", 0 0, L_0x60000379e990;  alias, 1 drivers
v0x600002eb3840_0 .net "mxu_ready", 0 0, L_0x60000379ea00;  alias, 1 drivers
v0x600002eb38d0_0 .net "mxu_valid", 0 0, L_0x600003784af0;  alias, 1 drivers
v0x600002eb3960_0 .var "mxu_valid_reg", 0 0;
v0x600002eb39f0_0 .net "opcode", 7 0, L_0x600002d94f00;  1 drivers
v0x600002eb3a80_0 .var "pc", 19 0;
v0x600002eb3b10_0 .var "pending_dma", 7 0;
v0x600002eb3ba0_0 .var "pending_mxu", 7 0;
v0x600002eb3c30_0 .var "pending_vpu", 7 0;
v0x600002eb3cc0_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002eb3d50_0 .net "start", 0 0, v0x600002ed81b0_0;  alias, 1 drivers
v0x600002eb3de0_0 .net "start_pc", 19 0, v0x600002ed8240_0;  alias, 1 drivers
v0x600002eb3e70_0 .var "state", 3 0;
v0x600002eb3f00_0 .net "subop", 7 0, L_0x600002d95040;  1 drivers
v0x600002eb4000_0 .net "sync_grant", 0 0, v0x600002ed7e70_0;  alias, 1 drivers
v0x600002eb4090_0 .net "sync_mask", 7 0, L_0x600002d94a00;  1 drivers
v0x600002eb4120_0 .net "sync_request", 0 0, L_0x600003784540;  alias, 1 drivers
v0x600002eb41b0_0 .var "sync_request_reg", 0 0;
v0x600002eb4240_0 .net "vpu_clear", 0 0, L_0x600002d950e0;  1 drivers
v0x600002eb42d0_0 .net "vpu_cmd", 127 0, v0x600002eb4360_0;  alias, 1 drivers
v0x600002eb4360_0 .var "vpu_cmd_reg", 127 0;
v0x600002eb43f0_0 .net "vpu_done", 0 0, L_0x60000379e8b0;  alias, 1 drivers
v0x600002eb4480_0 .net "vpu_ready", 0 0, L_0x600002d9da40;  alias, 1 drivers
v0x600002eb4510_0 .net "vpu_valid", 0 0, L_0x6000037848c0;  alias, 1 drivers
v0x600002eb45a0_0 .var "vpu_valid_reg", 0 0;
L_0x600002d94f00 .part v0x600002ed4090_0, 120, 8;
L_0x600002d95040 .part v0x600002ed4090_0, 112, 8;
L_0x600002d94960 .part v0x600002ed4090_0, 32, 16;
L_0x600002d94a00 .part v0x600002ed4090_0, 104, 8;
L_0x600002d94aa0 .concat [ 8 24 0 0], v0x600002eb3ba0_0, L_0x138098010;
L_0x600002d94b40 .cmp/eq 32, L_0x600002d94aa0, L_0x138098058;
L_0x600002d94be0 .concat [ 8 24 0 0], v0x600002eb3c30_0, L_0x1380980a0;
L_0x600002d94c80 .cmp/eq 32, L_0x600002d94be0, L_0x1380980e8;
L_0x600002d94d20 .concat [ 8 24 0 0], v0x600002eb3b10_0, L_0x138098130;
L_0x600002d94820 .cmp/eq 32, L_0x600002d94d20, L_0x138098178;
L_0x600002d94640 .concat [ 8 24 0 0], v0x600002eb3ba0_0, L_0x1380981c0;
L_0x600002d94500 .cmp/eq 32, L_0x600002d94640, L_0x138098208;
L_0x600002d945a0 .concat [ 8 24 0 0], v0x600002eb3c30_0, L_0x138098250;
L_0x600002d950e0 .cmp/eq 32, L_0x600002d945a0, L_0x138098298;
L_0x600002d95180 .concat [ 8 24 0 0], v0x600002eb3b10_0, L_0x1380982e0;
L_0x600002d95220 .cmp/eq 32, L_0x600002d95180, L_0x138098328;
L_0x600002d952c0 .cmp/ne 4, v0x600002eb3e70_0, L_0x138098370;
L_0x600002d95360 .cmp/ne 4, v0x600002eb3e70_0, L_0x1380983b8;
L_0x600002d95400 .cmp/ne 4, v0x600002eb3e70_0, L_0x138098400;
S_0x13466a230 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x13466a670;
 .timescale 0 0;
v0x600002eb1560_0 .var/i "i", 31 0;
S_0x1346900c0 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x13466aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x13468da70 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x13468dab0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x13468daf0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x13468db30 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x13468db70 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x13468dbb0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x13468dbf0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x13468dc30 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600003780070 .functor OR 1, L_0x600002d9ad00, L_0x600002d9ada0, C4<0>, C4<0>;
L_0x6000037831e0 .functor AND 1, L_0x600002d9ae40, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x600003783170 .functor AND 1, L_0x6000037831e0, L_0x600002d9aee0, C4<1>, C4<1>;
L_0x600003783100 .functor OR 1, L_0x600003780070, L_0x600003783170, C4<0>, C4<0>;
L_0x600003783560 .functor BUFZ 1, L_0x600003783100, C4<0>, C4<0>, C4<0>;
L_0x60000379fbf0 .functor AND 1, L_0x600002d9af80, L_0x600002d9b020, C4<1>, C4<1>;
L_0x60000379f790 .functor AND 1, L_0x600002d9b200, L_0x600002d9b2a0, C4<1>, C4<1>;
L_0x60000379f330 .functor AND 1, L_0x60000379f790, L_0x600002d9b480, C4<1>, C4<1>;
v0x600002eaae20_0 .net *"_ivl_101", 0 0, L_0x600002d9b480;  1 drivers
L_0x13809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002eaaeb0_0 .net/2u *"_ivl_37", 2 0, L_0x13809a188;  1 drivers
v0x600002eaaf40_0 .net *"_ivl_39", 0 0, L_0x600002d9ad00;  1 drivers
L_0x13809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002eaafd0_0 .net/2u *"_ivl_41", 2 0, L_0x13809a1d0;  1 drivers
v0x600002eab060_0 .net *"_ivl_43", 0 0, L_0x600002d9ada0;  1 drivers
v0x600002eab0f0_0 .net *"_ivl_46", 0 0, L_0x600003780070;  1 drivers
L_0x13809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002eab180_0 .net/2u *"_ivl_47", 2 0, L_0x13809a218;  1 drivers
v0x600002eab210_0 .net *"_ivl_49", 0 0, L_0x600002d9ae40;  1 drivers
v0x600002eab2a0_0 .net *"_ivl_52", 0 0, L_0x6000037831e0;  1 drivers
v0x600002eab330_0 .net *"_ivl_54", 0 0, L_0x600002d9aee0;  1 drivers
v0x600002eab3c0_0 .net *"_ivl_56", 0 0, L_0x600003783170;  1 drivers
L_0x13809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002eab450_0 .net/2u *"_ivl_61", 2 0, L_0x13809a260;  1 drivers
v0x600002eab4e0_0 .net *"_ivl_63", 0 0, L_0x600002d9af80;  1 drivers
L_0x13809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002eab570_0 .net/2u *"_ivl_65", 2 0, L_0x13809a2a8;  1 drivers
v0x600002eab600_0 .net *"_ivl_67", 0 0, L_0x600002d9b020;  1 drivers
L_0x13809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002eab690_0 .net/2u *"_ivl_71", 2 0, L_0x13809a2f0;  1 drivers
L_0x13809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002eab720_0 .net/2u *"_ivl_75", 2 0, L_0x13809a338;  1 drivers
L_0x13809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002eab7b0_0 .net/2u *"_ivl_81", 2 0, L_0x13809a3c8;  1 drivers
v0x600002eab840_0 .net *"_ivl_83", 0 0, L_0x600002d9b200;  1 drivers
v0x600002eab8d0_0 .net *"_ivl_85", 0 0, L_0x600002d9b2a0;  1 drivers
v0x600002eab960_0 .net *"_ivl_88", 0 0, L_0x60000379f790;  1 drivers
v0x600002eab9f0_0 .net *"_ivl_89", 31 0, L_0x600002d9b340;  1 drivers
L_0x13809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eaba80_0 .net *"_ivl_92", 15 0, L_0x13809a410;  1 drivers
L_0x13809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002eabb10_0 .net *"_ivl_93", 31 0, L_0x13809aa88;  1 drivers
L_0x13809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002eabba0_0 .net/2u *"_ivl_97", 31 0, L_0x13809a458;  1 drivers
v0x600002eabc30_0 .net *"_ivl_99", 31 0, L_0x600002d9b3e0;  1 drivers
v0x600002eabcc0_0 .net "act_data", 31 0, v0x600002ed2d90_0;  1 drivers
v0x600002eabd50 .array "act_h", 19 0;
v0x600002eabd50_0 .net v0x600002eabd50 0, 7 0, L_0x600003784380; 1 drivers
v0x600002eabd50_1 .net v0x600002eabd50 1, 7 0, v0x600002eb5710_0; 1 drivers
v0x600002eabd50_2 .net v0x600002eabd50 2, 7 0, v0x600002eb6c70_0; 1 drivers
v0x600002eabd50_3 .net v0x600002eabd50 3, 7 0, v0x600002eb8240_0; 1 drivers
v0x600002eabd50_4 .net v0x600002eabd50 4, 7 0, v0x600002eb97a0_0; 1 drivers
v0x600002eabd50_5 .net v0x600002eabd50 5, 7 0, L_0x600003784230; 1 drivers
v0x600002eabd50_6 .net v0x600002eabd50 6, 7 0, v0x600002ebad00_0; 1 drivers
v0x600002eabd50_7 .net v0x600002eabd50 7, 7 0, v0x600002ebc2d0_0; 1 drivers
v0x600002eabd50_8 .net v0x600002eabd50 8, 7 0, v0x600002ebd830_0; 1 drivers
v0x600002eabd50_9 .net v0x600002eabd50 9, 7 0, v0x600002ebed90_0; 1 drivers
v0x600002eabd50_10 .net v0x600002eabd50 10, 7 0, L_0x6000037842a0; 1 drivers
v0x600002eabd50_11 .net v0x600002eabd50 11, 7 0, v0x600002ea0360_0; 1 drivers
v0x600002eabd50_12 .net v0x600002eabd50 12, 7 0, v0x600002ea18c0_0; 1 drivers
v0x600002eabd50_13 .net v0x600002eabd50 13, 7 0, v0x600002ea2e20_0; 1 drivers
v0x600002eabd50_14 .net v0x600002eabd50 14, 7 0, v0x600002ea43f0_0; 1 drivers
v0x600002eabd50_15 .net v0x600002eabd50 15, 7 0, L_0x600003784150; 1 drivers
v0x600002eabd50_16 .net v0x600002eabd50 16, 7 0, v0x600002ea5950_0; 1 drivers
v0x600002eabd50_17 .net v0x600002eabd50 17, 7 0, v0x600002ea6eb0_0; 1 drivers
v0x600002eabd50_18 .net v0x600002eabd50 18, 7 0, v0x600002ea8480_0; 1 drivers
v0x600002eabd50_19 .net v0x600002eabd50 19, 7 0, v0x600002ea99e0_0; 1 drivers
v0x600002eabde0_0 .net "act_ready", 0 0, L_0x600002d9b160;  1 drivers
v0x600002eabe70_0 .net "act_valid", 0 0, v0x600002ed2eb0_0;  1 drivers
v0x600002eabf00_0 .net "busy", 0 0, L_0x60000379fbf0;  alias, 1 drivers
v0x600002eac000_0 .net "cfg_k_tiles", 15 0, L_0x600002d95900;  alias, 1 drivers
L_0x13809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002eac090_0 .net "clear_acc", 0 0, L_0x13809a4a0;  1 drivers
v0x600002eac120_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002eac1b0_0 .var "cycle_count", 15 0;
v0x600002eac240_0 .var "cycle_count_next", 15 0;
v0x600002eb4630_5 .array/port v0x600002eb4630, 5;
v0x600002eac2d0 .array "deskew_output", 3 0;
v0x600002eac2d0_0 .net v0x600002eac2d0 0, 31 0, v0x600002eb4630_5; 1 drivers
v0x600002eb4750_3 .array/port v0x600002eb4750, 3;
v0x600002eac2d0_1 .net v0x600002eac2d0 1, 31 0, v0x600002eb4750_3; 1 drivers
v0x600002eb4870_1 .array/port v0x600002eb4870, 1;
v0x600002eac2d0_2 .net v0x600002eac2d0 2, 31 0, v0x600002eb4870_1; 1 drivers
v0x600002eac2d0_3 .net v0x600002eac2d0 3, 31 0, L_0x600003781650; 1 drivers
v0x600002eac360_0 .net "done", 0 0, L_0x600002d9b0c0;  alias, 1 drivers
L_0x13809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002eac3f0_0 .net "drain_delay", 15 0, L_0x13809a380;  1 drivers
v0x600002eac480_0 .net "pe_enable", 0 0, L_0x600003783100;  1 drivers
v0x600002eac510 .array "psum_bottom", 3 0;
v0x600002eac510_0 .net v0x600002eac510 0, 31 0, L_0x600003783640; 1 drivers
v0x600002eac510_1 .net v0x600002eac510 1, 31 0, L_0x600003782c30; 1 drivers
v0x600002eac510_2 .net v0x600002eac510 2, 31 0, L_0x600003782370; 1 drivers
v0x600002eac510_3 .net v0x600002eac510 3, 31 0, L_0x600003781ab0; 1 drivers
L_0x138098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eac5a0 .array "psum_v", 19 0;
v0x600002eac5a0_0 .net v0x600002eac5a0 0, 31 0, L_0x138098568; 1 drivers
L_0x1380985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eac5a0_1 .net v0x600002eac5a0 1, 31 0, L_0x1380985b0; 1 drivers
L_0x1380985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eac5a0_2 .net v0x600002eac5a0 2, 31 0, L_0x1380985f8; 1 drivers
L_0x138098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eac5a0_3 .net v0x600002eac5a0 3, 31 0, L_0x138098640; 1 drivers
v0x600002eac5a0_4 .net v0x600002eac5a0 4, 31 0, v0x600002eb5c20_0; 1 drivers
v0x600002eac5a0_5 .net v0x600002eac5a0 5, 31 0, v0x600002eb7180_0; 1 drivers
v0x600002eac5a0_6 .net v0x600002eac5a0 6, 31 0, v0x600002eb8750_0; 1 drivers
v0x600002eac5a0_7 .net v0x600002eac5a0 7, 31 0, v0x600002eb9cb0_0; 1 drivers
v0x600002eac5a0_8 .net v0x600002eac5a0 8, 31 0, v0x600002ebb210_0; 1 drivers
v0x600002eac5a0_9 .net v0x600002eac5a0 9, 31 0, v0x600002ebc7e0_0; 1 drivers
v0x600002eac5a0_10 .net v0x600002eac5a0 10, 31 0, v0x600002ebdd40_0; 1 drivers
v0x600002eac5a0_11 .net v0x600002eac5a0 11, 31 0, v0x600002ebf2a0_0; 1 drivers
v0x600002eac5a0_12 .net v0x600002eac5a0 12, 31 0, v0x600002ea0870_0; 1 drivers
v0x600002eac5a0_13 .net v0x600002eac5a0 13, 31 0, v0x600002ea1dd0_0; 1 drivers
v0x600002eac5a0_14 .net v0x600002eac5a0 14, 31 0, v0x600002ea3330_0; 1 drivers
v0x600002eac5a0_15 .net v0x600002eac5a0 15, 31 0, v0x600002ea4900_0; 1 drivers
v0x600002eac5a0_16 .net v0x600002eac5a0 16, 31 0, v0x600002ea5e60_0; 1 drivers
v0x600002eac5a0_17 .net v0x600002eac5a0 17, 31 0, v0x600002ea73c0_0; 1 drivers
v0x600002eac5a0_18 .net v0x600002eac5a0 18, 31 0, v0x600002ea8990_0; 1 drivers
v0x600002eac5a0_19 .net v0x600002eac5a0 19, 31 0, v0x600002ea9ef0_0; 1 drivers
v0x600002eac630_0 .net "result_data", 127 0, L_0x600002d9ac60;  alias, 1 drivers
L_0x13809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002eac6c0_0 .net "result_ready", 0 0, L_0x13809a4e8;  1 drivers
v0x600002eac750_0 .net "result_valid", 0 0, L_0x60000379f330;  alias, 1 drivers
v0x600002eac7e0_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002eac870_0 .net "skew_enable", 0 0, L_0x600003783560;  1 drivers
v0x600002eac900 .array "skew_input", 3 0;
v0x600002eac900_0 .net v0x600002eac900 0, 7 0, L_0x600002d95a40; 1 drivers
v0x600002eac900_1 .net v0x600002eac900 1, 7 0, L_0x600002d95b80; 1 drivers
v0x600002eac900_2 .net v0x600002eac900 2, 7 0, L_0x600002d95cc0; 1 drivers
v0x600002eac900_3 .net v0x600002eac900 3, 7 0, L_0x600002d95e00; 1 drivers
v0x600002eac990 .array "skew_output", 3 0;
v0x600002eac990_0 .net v0x600002eac990 0, 7 0, v0x600002eb4990_0; 1 drivers
v0x600002eac990_1 .net v0x600002eac990 1, 7 0, v0x600002eb4c60_0; 1 drivers
v0x600002eac990_2 .net v0x600002eac990 2, 7 0, v0x600002eb4f30_0; 1 drivers
v0x600002eac990_3 .net v0x600002eac990 3, 7 0, v0x600002eb5200_0; 1 drivers
v0x600002eaca20_0 .net "start", 0 0, v0x600002ed53b0_0;  1 drivers
v0x600002eacab0_0 .var "state", 2 0;
v0x600002eacb40_0 .var "state_next", 2 0;
v0x600002eacbd0_0 .net "weight_load_col", 1 0, v0x600002ed6880_0;  1 drivers
v0x600002eacc60_0 .net "weight_load_data", 31 0, L_0x600002d9b520;  1 drivers
v0x600002eaccf0_0 .net "weight_load_en", 0 0, v0x600002ed6910_0;  1 drivers
E_0x6000009cb440/0 .event anyedge, v0x600002eacab0_0, v0x600002eac1b0_0, v0x600002eaca20_0, v0x600002eaccf0_0;
E_0x6000009cb440/1 .event anyedge, v0x600002eac000_0, v0x600002eac3f0_0;
E_0x6000009cb440 .event/or E_0x6000009cb440/0, E_0x6000009cb440/1;
L_0x600002d959a0 .part v0x600002ed2d90_0, 0, 8;
L_0x138098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002d95a40 .functor MUXZ 8, L_0x138098448, L_0x600002d959a0, v0x600002ed2eb0_0, C4<>;
L_0x600002d95ae0 .part v0x600002ed2d90_0, 8, 8;
L_0x138098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002d95b80 .functor MUXZ 8, L_0x138098490, L_0x600002d95ae0, v0x600002ed2eb0_0, C4<>;
L_0x600002d95c20 .part v0x600002ed2d90_0, 16, 8;
L_0x1380984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002d95cc0 .functor MUXZ 8, L_0x1380984d8, L_0x600002d95c20, v0x600002ed2eb0_0, C4<>;
L_0x600002d95d60 .part v0x600002ed2d90_0, 24, 8;
L_0x138098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002d95e00 .functor MUXZ 8, L_0x138098520, L_0x600002d95d60, v0x600002ed2eb0_0, C4<>;
L_0x600002d95fe0 .part L_0x600002d9b520, 0, 8;
L_0x600002d96800 .part L_0x600002d9b520, 0, 8;
L_0x600002d97020 .part L_0x600002d9b520, 0, 8;
L_0x600002d97840 .part L_0x600002d9b520, 0, 8;
L_0x600002d93a20 .part L_0x600002d9b520, 8, 8;
L_0x600002d933e0 .part L_0x600002d9b520, 8, 8;
L_0x600002d92c60 .part L_0x600002d9b520, 8, 8;
L_0x600002d91d60 .part L_0x600002d9b520, 8, 8;
L_0x600002d91680 .part L_0x600002d9b520, 16, 8;
L_0x600002d90d20 .part L_0x600002d9b520, 16, 8;
L_0x600002d92300 .part L_0x600002d9b520, 16, 8;
L_0x600002d98500 .part L_0x600002d9b520, 16, 8;
L_0x600002d98d20 .part L_0x600002d9b520, 24, 8;
L_0x600002d99540 .part L_0x600002d9b520, 24, 8;
L_0x600002d99d60 .part L_0x600002d9b520, 24, 8;
L_0x600002d9a580 .part L_0x600002d9b520, 24, 8;
L_0x600002d9ac60 .concat8 [ 32 32 32 32], L_0x6000037811f0, L_0x600003780d90, L_0x600003780930, L_0x6000037804d0;
L_0x600002d9ad00 .cmp/eq 3, v0x600002eacab0_0, L_0x13809a188;
L_0x600002d9ada0 .cmp/eq 3, v0x600002eacab0_0, L_0x13809a1d0;
L_0x600002d9ae40 .cmp/eq 3, v0x600002eacab0_0, L_0x13809a218;
L_0x600002d9aee0 .reduce/nor v0x600002ed6910_0;
L_0x600002d9af80 .cmp/ne 3, v0x600002eacab0_0, L_0x13809a260;
L_0x600002d9b020 .cmp/ne 3, v0x600002eacab0_0, L_0x13809a2a8;
L_0x600002d9b0c0 .cmp/eq 3, v0x600002eacab0_0, L_0x13809a2f0;
L_0x600002d9b160 .cmp/eq 3, v0x600002eacab0_0, L_0x13809a338;
L_0x600002d9b200 .cmp/eq 3, v0x600002eacab0_0, L_0x13809a3c8;
L_0x600002d9b2a0 .cmp/ge 16, v0x600002eac1b0_0, L_0x13809a380;
L_0x600002d9b340 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x13809a410;
L_0x600002d9b3e0 .arith/sum 32, L_0x13809aa88, L_0x13809a458;
L_0x600002d9b480 .cmp/gt 32, L_0x600002d9b3e0, L_0x600002d9b340;
S_0x134688dd0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x1346900c0;
 .timescale 0 0;
P_0x600003289f80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600003289fc0 .param/l "col" 1 7 248, +C4<00>;
L_0x600003783640 .functor BUFZ 32, v0x600002ea5e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x134686780 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x134688dd0;
 .timescale 0 0;
v0x600002eb4630 .array "delay_stages", 5 0, 31 0;
v0x600002eb46c0_0 .var/i "i", 31 0;
S_0x134684130 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x1346900c0;
 .timescale 0 0;
P_0x60000328a000 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x60000328a040 .param/l "col" 1 7 248, +C4<01>;
L_0x600003782c30 .functor BUFZ 32, v0x600002ea73c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x134681ae0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x134684130;
 .timescale 0 0;
v0x600002eb4750 .array "delay_stages", 3 0, 31 0;
v0x600002eb47e0_0 .var/i "i", 31 0;
S_0x13467f490 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x1346900c0;
 .timescale 0 0;
P_0x60000328a080 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x60000328a0c0 .param/l "col" 1 7 248, +C4<010>;
L_0x600003782370 .functor BUFZ 32, v0x600002ea8990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13467ce40 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13467f490;
 .timescale 0 0;
v0x600002eb4870 .array "delay_stages", 1 0, 31 0;
v0x600002eb4900_0 .var/i "i", 31 0;
S_0x13467a7f0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x1346900c0;
 .timescale 0 0;
P_0x60000328a100 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x60000328a140 .param/l "col" 1 7 248, +C4<011>;
L_0x600003781ab0 .functor BUFZ 32, v0x600002ea9ef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1346781a0 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x13467a7f0;
 .timescale 0 0;
L_0x600003781650 .functor BUFZ 32, L_0x600003781ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x134675b50 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009cb6c0 .param/l "row" 1 7 142, +C4<00>;
v0x600002eb4a20_0 .net *"_ivl_1", 7 0, L_0x600002d959a0;  1 drivers
v0x600002eb4ab0_0 .net/2u *"_ivl_2", 7 0, L_0x138098448;  1 drivers
S_0x134673500 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x134675b50;
 .timescale 0 0;
v0x600002eb4990_0 .var "out_reg", 7 0;
S_0x134670eb0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009cb740 .param/l "row" 1 7 142, +C4<01>;
v0x600002eb4cf0_0 .net *"_ivl_1", 7 0, L_0x600002d95ae0;  1 drivers
v0x600002eb4d80_0 .net/2u *"_ivl_2", 7 0, L_0x138098490;  1 drivers
S_0x13466e860 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x134670eb0;
 .timescale 0 0;
v0x600002eb4b40 .array "delay_stages", 0 0, 7 0;
v0x600002eb4bd0_0 .var/i "i", 31 0;
v0x600002eb4c60_0 .var "out_reg", 7 0;
S_0x13466c210 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009cb7c0 .param/l "row" 1 7 142, +C4<010>;
v0x600002eb4fc0_0 .net *"_ivl_1", 7 0, L_0x600002d95c20;  1 drivers
v0x600002eb5050_0 .net/2u *"_ivl_2", 7 0, L_0x1380984d8;  1 drivers
S_0x13461cf60 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13466c210;
 .timescale 0 0;
v0x600002eb4e10 .array "delay_stages", 1 0, 7 0;
v0x600002eb4ea0_0 .var/i "i", 31 0;
v0x600002eb4f30_0 .var "out_reg", 7 0;
S_0x13461d0d0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009cb840 .param/l "row" 1 7 142, +C4<011>;
v0x600002eb5290_0 .net *"_ivl_1", 7 0, L_0x600002d95d60;  1 drivers
v0x600002eb5320_0 .net/2u *"_ivl_2", 7 0, L_0x138098520;  1 drivers
S_0x134620960 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13461d0d0;
 .timescale 0 0;
v0x600002eb50e0 .array "delay_stages", 2 0, 7 0;
v0x600002eb5170_0 .var/i "i", 31 0;
v0x600002eb5200_0 .var "out_reg", 7 0;
S_0x134620ad0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009cb680 .param/l "row" 1 7 213, +C4<00>;
S_0x13460baa0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x134620ad0;
 .timescale 0 0;
P_0x6000009cb900 .param/l "col" 1 7 214, +C4<00>;
L_0x6000037841c0 .functor AND 1, v0x600002ed6910_0, L_0x600002d95f40, C4<1>, C4<1>;
L_0x600003784070 .functor AND 1, L_0x600002d96120, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x6000037840e0 .functor OR 1, L_0x600002d96080, L_0x600003784070, C4<0>, C4<0>;
L_0x600003784000 .functor AND 1, L_0x13809a4a0, L_0x6000037840e0, C4<1>, C4<1>;
L_0x6000037850a0 .functor AND 1, L_0x600003784000, L_0x600002d96260, C4<1>, C4<1>;
v0x600002eb5ef0_0 .net *"_ivl_0", 2 0, L_0x600002d95ea0;  1 drivers
L_0x138098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002eb5f80_0 .net/2u *"_ivl_11", 2 0, L_0x138098718;  1 drivers
v0x600002eb6010_0 .net *"_ivl_13", 0 0, L_0x600002d96080;  1 drivers
L_0x138098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002eb60a0_0 .net/2u *"_ivl_15", 2 0, L_0x138098760;  1 drivers
v0x600002eb6130_0 .net *"_ivl_17", 0 0, L_0x600002d96120;  1 drivers
v0x600002eb61c0_0 .net *"_ivl_20", 0 0, L_0x600003784070;  1 drivers
v0x600002eb6250_0 .net *"_ivl_22", 0 0, L_0x6000037840e0;  1 drivers
v0x600002eb62e0_0 .net *"_ivl_24", 0 0, L_0x600003784000;  1 drivers
v0x600002eb6370_0 .net *"_ivl_25", 31 0, L_0x600002d961c0;  1 drivers
L_0x1380987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb6400_0 .net *"_ivl_28", 15 0, L_0x1380987a8;  1 drivers
L_0x1380987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb6490_0 .net/2u *"_ivl_29", 31 0, L_0x1380987f0;  1 drivers
L_0x138098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002eb6520_0 .net *"_ivl_3", 0 0, L_0x138098688;  1 drivers
v0x600002eb65b0_0 .net *"_ivl_31", 0 0, L_0x600002d96260;  1 drivers
L_0x1380986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002eb6640_0 .net/2u *"_ivl_4", 2 0, L_0x1380986d0;  1 drivers
v0x600002eb66d0_0 .net *"_ivl_6", 0 0, L_0x600002d95f40;  1 drivers
v0x600002eb6760_0 .net "do_clear", 0 0, L_0x6000037850a0;  1 drivers
v0x600002eb67f0_0 .net "load_weight", 0 0, L_0x6000037841c0;  1 drivers
v0x600002eb6880_0 .net "weight_in", 7 0, L_0x600002d95fe0;  1 drivers
L_0x600002d95ea0 .concat [ 2 1 0 0], v0x600002ed6880_0, L_0x138098688;
L_0x600002d95f40 .cmp/eq 3, L_0x600002d95ea0, L_0x1380986d0;
L_0x600002d96080 .cmp/eq 3, v0x600002eacab0_0, L_0x138098718;
L_0x600002d96120 .cmp/eq 3, v0x600002eacab0_0, L_0x138098760;
L_0x600002d961c0 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x1380987a8;
L_0x600002d96260 .cmp/eq 32, L_0x600002d961c0, L_0x1380987f0;
S_0x13460bc10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13460baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000328a200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000328a240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002eb53b0_0 .net *"_ivl_11", 0 0, L_0x600002d964e0;  1 drivers
v0x600002eb5440_0 .net *"_ivl_12", 15 0, L_0x600002d96580;  1 drivers
v0x600002eb54d0_0 .net/s *"_ivl_4", 15 0, L_0x600002d96300;  1 drivers
v0x600002eb5560_0 .net/s *"_ivl_6", 15 0, L_0x600002d963a0;  1 drivers
v0x600002eb55f0_0 .net/s "a_signed", 7 0, v0x600002eb57a0_0;  1 drivers
v0x600002eb5680_0 .net "act_in", 7 0, L_0x600003784380;  alias, 1 drivers
v0x600002eb5710_0 .var "act_out", 7 0;
v0x600002eb57a0_0 .var "act_reg", 7 0;
v0x600002eb5830_0 .net "clear_acc", 0 0, L_0x6000037850a0;  alias, 1 drivers
v0x600002eb58c0_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002eb5950_0 .net "enable", 0 0, L_0x600003783100;  alias, 1 drivers
v0x600002eb59e0_0 .net "load_weight", 0 0, L_0x6000037841c0;  alias, 1 drivers
v0x600002eb5a70_0 .net/s "product", 15 0, L_0x600002d96440;  1 drivers
v0x600002eb5b00_0 .net/s "product_ext", 31 0, L_0x600002d96620;  1 drivers
v0x600002eb5b90_0 .net "psum_in", 31 0, L_0x138098568;  alias, 1 drivers
v0x600002eb5c20_0 .var "psum_out", 31 0;
v0x600002eb5cb0_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002eb5d40_0 .net/s "w_signed", 7 0, v0x600002eb5e60_0;  1 drivers
v0x600002eb5dd0_0 .net "weight_in", 7 0, L_0x600002d95fe0;  alias, 1 drivers
v0x600002eb5e60_0 .var "weight_reg", 7 0;
L_0x600002d96300 .extend/s 16, v0x600002eb57a0_0;
L_0x600002d963a0 .extend/s 16, v0x600002eb5e60_0;
L_0x600002d96440 .arith/mult 16, L_0x600002d96300, L_0x600002d963a0;
L_0x600002d964e0 .part L_0x600002d96440, 15, 1;
LS_0x600002d96580_0_0 .concat [ 1 1 1 1], L_0x600002d964e0, L_0x600002d964e0, L_0x600002d964e0, L_0x600002d964e0;
LS_0x600002d96580_0_4 .concat [ 1 1 1 1], L_0x600002d964e0, L_0x600002d964e0, L_0x600002d964e0, L_0x600002d964e0;
LS_0x600002d96580_0_8 .concat [ 1 1 1 1], L_0x600002d964e0, L_0x600002d964e0, L_0x600002d964e0, L_0x600002d964e0;
LS_0x600002d96580_0_12 .concat [ 1 1 1 1], L_0x600002d964e0, L_0x600002d964e0, L_0x600002d964e0, L_0x600002d964e0;
L_0x600002d96580 .concat [ 4 4 4 4], LS_0x600002d96580_0_0, LS_0x600002d96580_0_4, LS_0x600002d96580_0_8, LS_0x600002d96580_0_12;
L_0x600002d96620 .concat [ 16 16 0 0], L_0x600002d96440, L_0x600002d96580;
S_0x134619e40 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x134620ad0;
 .timescale 0 0;
P_0x6000009cba80 .param/l "col" 1 7 214, +C4<01>;
L_0x600003784c40 .functor AND 1, v0x600002ed6910_0, L_0x600002d96760, C4<1>, C4<1>;
L_0x600003785650 .functor AND 1, L_0x600002d96940, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x6000037856c0 .functor OR 1, L_0x600002d968a0, L_0x600003785650, C4<0>, C4<0>;
L_0x600003785730 .functor AND 1, L_0x13809a4a0, L_0x6000037856c0, C4<1>, C4<1>;
L_0x6000037857a0 .functor AND 1, L_0x600003785730, L_0x600002d96a80, C4<1>, C4<1>;
v0x600002eb7450_0 .net *"_ivl_0", 2 0, L_0x600002d966c0;  1 drivers
L_0x1380988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002eb74e0_0 .net/2u *"_ivl_11", 2 0, L_0x1380988c8;  1 drivers
v0x600002eb7570_0 .net *"_ivl_13", 0 0, L_0x600002d968a0;  1 drivers
L_0x138098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002eb7600_0 .net/2u *"_ivl_15", 2 0, L_0x138098910;  1 drivers
v0x600002eb7690_0 .net *"_ivl_17", 0 0, L_0x600002d96940;  1 drivers
v0x600002eb7720_0 .net *"_ivl_20", 0 0, L_0x600003785650;  1 drivers
v0x600002eb77b0_0 .net *"_ivl_22", 0 0, L_0x6000037856c0;  1 drivers
v0x600002eb7840_0 .net *"_ivl_24", 0 0, L_0x600003785730;  1 drivers
v0x600002eb78d0_0 .net *"_ivl_25", 31 0, L_0x600002d969e0;  1 drivers
L_0x138098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb7960_0 .net *"_ivl_28", 15 0, L_0x138098958;  1 drivers
L_0x1380989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb79f0_0 .net/2u *"_ivl_29", 31 0, L_0x1380989a0;  1 drivers
L_0x138098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002eb7a80_0 .net *"_ivl_3", 0 0, L_0x138098838;  1 drivers
v0x600002eb7b10_0 .net *"_ivl_31", 0 0, L_0x600002d96a80;  1 drivers
L_0x138098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002eb7ba0_0 .net/2u *"_ivl_4", 2 0, L_0x138098880;  1 drivers
v0x600002eb7c30_0 .net *"_ivl_6", 0 0, L_0x600002d96760;  1 drivers
v0x600002eb7cc0_0 .net "do_clear", 0 0, L_0x6000037857a0;  1 drivers
v0x600002eb7d50_0 .net "load_weight", 0 0, L_0x600003784c40;  1 drivers
v0x600002eb7de0_0 .net "weight_in", 7 0, L_0x600002d96800;  1 drivers
L_0x600002d966c0 .concat [ 2 1 0 0], v0x600002ed6880_0, L_0x138098838;
L_0x600002d96760 .cmp/eq 3, L_0x600002d966c0, L_0x138098880;
L_0x600002d968a0 .cmp/eq 3, v0x600002eacab0_0, L_0x1380988c8;
L_0x600002d96940 .cmp/eq 3, v0x600002eacab0_0, L_0x138098910;
L_0x600002d969e0 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x138098958;
L_0x600002d96a80 .cmp/eq 32, L_0x600002d969e0, L_0x1380989a0;
S_0x134619fb0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134619e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000328a280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000328a2c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002eb6910_0 .net *"_ivl_11", 0 0, L_0x600002d96d00;  1 drivers
v0x600002eb69a0_0 .net *"_ivl_12", 15 0, L_0x600002d96da0;  1 drivers
v0x600002eb6a30_0 .net/s *"_ivl_4", 15 0, L_0x600002d96b20;  1 drivers
v0x600002eb6ac0_0 .net/s *"_ivl_6", 15 0, L_0x600002d96bc0;  1 drivers
v0x600002eb6b50_0 .net/s "a_signed", 7 0, v0x600002eb6d00_0;  1 drivers
v0x600002eb6be0_0 .net "act_in", 7 0, v0x600002eb5710_0;  alias, 1 drivers
v0x600002eb6c70_0 .var "act_out", 7 0;
v0x600002eb6d00_0 .var "act_reg", 7 0;
v0x600002eb6d90_0 .net "clear_acc", 0 0, L_0x6000037857a0;  alias, 1 drivers
v0x600002eb6e20_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002eb6eb0_0 .net "enable", 0 0, L_0x600003783100;  alias, 1 drivers
v0x600002eb6f40_0 .net "load_weight", 0 0, L_0x600003784c40;  alias, 1 drivers
v0x600002eb6fd0_0 .net/s "product", 15 0, L_0x600002d96c60;  1 drivers
v0x600002eb7060_0 .net/s "product_ext", 31 0, L_0x600002d96e40;  1 drivers
v0x600002eb70f0_0 .net "psum_in", 31 0, L_0x1380985b0;  alias, 1 drivers
v0x600002eb7180_0 .var "psum_out", 31 0;
v0x600002eb7210_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002eb72a0_0 .net/s "w_signed", 7 0, v0x600002eb73c0_0;  1 drivers
v0x600002eb7330_0 .net "weight_in", 7 0, L_0x600002d96800;  alias, 1 drivers
v0x600002eb73c0_0 .var "weight_reg", 7 0;
L_0x600002d96b20 .extend/s 16, v0x600002eb6d00_0;
L_0x600002d96bc0 .extend/s 16, v0x600002eb73c0_0;
L_0x600002d96c60 .arith/mult 16, L_0x600002d96b20, L_0x600002d96bc0;
L_0x600002d96d00 .part L_0x600002d96c60, 15, 1;
LS_0x600002d96da0_0_0 .concat [ 1 1 1 1], L_0x600002d96d00, L_0x600002d96d00, L_0x600002d96d00, L_0x600002d96d00;
LS_0x600002d96da0_0_4 .concat [ 1 1 1 1], L_0x600002d96d00, L_0x600002d96d00, L_0x600002d96d00, L_0x600002d96d00;
LS_0x600002d96da0_0_8 .concat [ 1 1 1 1], L_0x600002d96d00, L_0x600002d96d00, L_0x600002d96d00, L_0x600002d96d00;
LS_0x600002d96da0_0_12 .concat [ 1 1 1 1], L_0x600002d96d00, L_0x600002d96d00, L_0x600002d96d00, L_0x600002d96d00;
L_0x600002d96da0 .concat [ 4 4 4 4], LS_0x600002d96da0_0_0, LS_0x600002d96da0_0_4, LS_0x600002d96da0_0_8, LS_0x600002d96da0_0_12;
L_0x600002d96e40 .concat [ 16 16 0 0], L_0x600002d96c60, L_0x600002d96da0;
S_0x13461c2a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x134620ad0;
 .timescale 0 0;
P_0x6000009cbb80 .param/l "col" 1 7 214, +C4<010>;
L_0x6000037858f0 .functor AND 1, v0x600002ed6910_0, L_0x600002d96f80, C4<1>, C4<1>;
L_0x600003785960 .functor AND 1, L_0x600002d97160, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x6000037859d0 .functor OR 1, L_0x600002d970c0, L_0x600003785960, C4<0>, C4<0>;
L_0x600003785a40 .functor AND 1, L_0x13809a4a0, L_0x6000037859d0, C4<1>, C4<1>;
L_0x600003785ab0 .functor AND 1, L_0x600003785a40, L_0x600002d972a0, C4<1>, C4<1>;
v0x600002eb8a20_0 .net *"_ivl_0", 3 0, L_0x600002d96ee0;  1 drivers
L_0x138098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002eb8ab0_0 .net/2u *"_ivl_11", 2 0, L_0x138098a78;  1 drivers
v0x600002eb8b40_0 .net *"_ivl_13", 0 0, L_0x600002d970c0;  1 drivers
L_0x138098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002eb8bd0_0 .net/2u *"_ivl_15", 2 0, L_0x138098ac0;  1 drivers
v0x600002eb8c60_0 .net *"_ivl_17", 0 0, L_0x600002d97160;  1 drivers
v0x600002eb8cf0_0 .net *"_ivl_20", 0 0, L_0x600003785960;  1 drivers
v0x600002eb8d80_0 .net *"_ivl_22", 0 0, L_0x6000037859d0;  1 drivers
v0x600002eb8e10_0 .net *"_ivl_24", 0 0, L_0x600003785a40;  1 drivers
v0x600002eb8ea0_0 .net *"_ivl_25", 31 0, L_0x600002d97200;  1 drivers
L_0x138098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb8f30_0 .net *"_ivl_28", 15 0, L_0x138098b08;  1 drivers
L_0x138098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eb8fc0_0 .net/2u *"_ivl_29", 31 0, L_0x138098b50;  1 drivers
L_0x1380989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002eb9050_0 .net *"_ivl_3", 1 0, L_0x1380989e8;  1 drivers
v0x600002eb90e0_0 .net *"_ivl_31", 0 0, L_0x600002d972a0;  1 drivers
L_0x138098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002eb9170_0 .net/2u *"_ivl_4", 3 0, L_0x138098a30;  1 drivers
v0x600002eb9200_0 .net *"_ivl_6", 0 0, L_0x600002d96f80;  1 drivers
v0x600002eb9290_0 .net "do_clear", 0 0, L_0x600003785ab0;  1 drivers
v0x600002eb9320_0 .net "load_weight", 0 0, L_0x6000037858f0;  1 drivers
v0x600002eb93b0_0 .net "weight_in", 7 0, L_0x600002d97020;  1 drivers
L_0x600002d96ee0 .concat [ 2 2 0 0], v0x600002ed6880_0, L_0x1380989e8;
L_0x600002d96f80 .cmp/eq 4, L_0x600002d96ee0, L_0x138098a30;
L_0x600002d970c0 .cmp/eq 3, v0x600002eacab0_0, L_0x138098a78;
L_0x600002d97160 .cmp/eq 3, v0x600002eacab0_0, L_0x138098ac0;
L_0x600002d97200 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x138098b08;
L_0x600002d972a0 .cmp/eq 32, L_0x600002d97200, L_0x138098b50;
S_0x13461c410 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13461c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000328a300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000328a340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002eb7e70_0 .net *"_ivl_11", 0 0, L_0x600002d97520;  1 drivers
v0x600002eb7f00_0 .net *"_ivl_12", 15 0, L_0x600002d975c0;  1 drivers
v0x600002eb8000_0 .net/s *"_ivl_4", 15 0, L_0x600002d97340;  1 drivers
v0x600002eb8090_0 .net/s *"_ivl_6", 15 0, L_0x600002d973e0;  1 drivers
v0x600002eb8120_0 .net/s "a_signed", 7 0, v0x600002eb82d0_0;  1 drivers
v0x600002eb81b0_0 .net "act_in", 7 0, v0x600002eb6c70_0;  alias, 1 drivers
v0x600002eb8240_0 .var "act_out", 7 0;
v0x600002eb82d0_0 .var "act_reg", 7 0;
v0x600002eb8360_0 .net "clear_acc", 0 0, L_0x600003785ab0;  alias, 1 drivers
v0x600002eb83f0_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002eb8480_0 .net "enable", 0 0, L_0x600003783100;  alias, 1 drivers
v0x600002eb8510_0 .net "load_weight", 0 0, L_0x6000037858f0;  alias, 1 drivers
v0x600002eb85a0_0 .net/s "product", 15 0, L_0x600002d97480;  1 drivers
v0x600002eb8630_0 .net/s "product_ext", 31 0, L_0x600002d97660;  1 drivers
v0x600002eb86c0_0 .net "psum_in", 31 0, L_0x1380985f8;  alias, 1 drivers
v0x600002eb8750_0 .var "psum_out", 31 0;
v0x600002eb87e0_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002eb8870_0 .net/s "w_signed", 7 0, v0x600002eb8990_0;  1 drivers
v0x600002eb8900_0 .net "weight_in", 7 0, L_0x600002d97020;  alias, 1 drivers
v0x600002eb8990_0 .var "weight_reg", 7 0;
L_0x600002d97340 .extend/s 16, v0x600002eb82d0_0;
L_0x600002d973e0 .extend/s 16, v0x600002eb8990_0;
L_0x600002d97480 .arith/mult 16, L_0x600002d97340, L_0x600002d973e0;
L_0x600002d97520 .part L_0x600002d97480, 15, 1;
LS_0x600002d975c0_0_0 .concat [ 1 1 1 1], L_0x600002d97520, L_0x600002d97520, L_0x600002d97520, L_0x600002d97520;
LS_0x600002d975c0_0_4 .concat [ 1 1 1 1], L_0x600002d97520, L_0x600002d97520, L_0x600002d97520, L_0x600002d97520;
LS_0x600002d975c0_0_8 .concat [ 1 1 1 1], L_0x600002d97520, L_0x600002d97520, L_0x600002d97520, L_0x600002d97520;
LS_0x600002d975c0_0_12 .concat [ 1 1 1 1], L_0x600002d97520, L_0x600002d97520, L_0x600002d97520, L_0x600002d97520;
L_0x600002d975c0 .concat [ 4 4 4 4], LS_0x600002d975c0_0_0, LS_0x600002d975c0_0_4, LS_0x600002d975c0_0_8, LS_0x600002d975c0_0_12;
L_0x600002d97660 .concat [ 16 16 0 0], L_0x600002d97480, L_0x600002d975c0;
S_0x13460ff40 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x134620ad0;
 .timescale 0 0;
P_0x6000009cba40 .param/l "col" 1 7 214, +C4<011>;
L_0x600003785c00 .functor AND 1, v0x600002ed6910_0, L_0x600002d977a0, C4<1>, C4<1>;
L_0x600003785c70 .functor AND 1, L_0x600002d97980, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x600003785ce0 .functor OR 1, L_0x600002d978e0, L_0x600003785c70, C4<0>, C4<0>;
L_0x600003785d50 .functor AND 1, L_0x13809a4a0, L_0x600003785ce0, C4<1>, C4<1>;
L_0x600003785dc0 .functor AND 1, L_0x600003785d50, L_0x600002d97ac0, C4<1>, C4<1>;
v0x600002eb9f80_0 .net *"_ivl_0", 3 0, L_0x600002d97700;  1 drivers
L_0x138098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002eba010_0 .net/2u *"_ivl_11", 2 0, L_0x138098c28;  1 drivers
v0x600002eba0a0_0 .net *"_ivl_13", 0 0, L_0x600002d978e0;  1 drivers
L_0x138098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002eba130_0 .net/2u *"_ivl_15", 2 0, L_0x138098c70;  1 drivers
v0x600002eba1c0_0 .net *"_ivl_17", 0 0, L_0x600002d97980;  1 drivers
v0x600002eba250_0 .net *"_ivl_20", 0 0, L_0x600003785c70;  1 drivers
v0x600002eba2e0_0 .net *"_ivl_22", 0 0, L_0x600003785ce0;  1 drivers
v0x600002eba370_0 .net *"_ivl_24", 0 0, L_0x600003785d50;  1 drivers
v0x600002eba400_0 .net *"_ivl_25", 31 0, L_0x600002d97a20;  1 drivers
L_0x138098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eba490_0 .net *"_ivl_28", 15 0, L_0x138098cb8;  1 drivers
L_0x138098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eba520_0 .net/2u *"_ivl_29", 31 0, L_0x138098d00;  1 drivers
L_0x138098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002eba5b0_0 .net *"_ivl_3", 1 0, L_0x138098b98;  1 drivers
v0x600002eba640_0 .net *"_ivl_31", 0 0, L_0x600002d97ac0;  1 drivers
L_0x138098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002eba6d0_0 .net/2u *"_ivl_4", 3 0, L_0x138098be0;  1 drivers
v0x600002eba760_0 .net *"_ivl_6", 0 0, L_0x600002d977a0;  1 drivers
v0x600002eba7f0_0 .net "do_clear", 0 0, L_0x600003785dc0;  1 drivers
v0x600002eba880_0 .net "load_weight", 0 0, L_0x600003785c00;  1 drivers
v0x600002eba910_0 .net "weight_in", 7 0, L_0x600002d97840;  1 drivers
L_0x600002d97700 .concat [ 2 2 0 0], v0x600002ed6880_0, L_0x138098b98;
L_0x600002d977a0 .cmp/eq 4, L_0x600002d97700, L_0x138098be0;
L_0x600002d978e0 .cmp/eq 3, v0x600002eacab0_0, L_0x138098c28;
L_0x600002d97980 .cmp/eq 3, v0x600002eacab0_0, L_0x138098c70;
L_0x600002d97a20 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x138098cb8;
L_0x600002d97ac0 .cmp/eq 32, L_0x600002d97a20, L_0x138098d00;
S_0x1346100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13460ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000328a480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000328a4c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002eb9440_0 .net *"_ivl_11", 0 0, L_0x600002d97d40;  1 drivers
v0x600002eb94d0_0 .net *"_ivl_12", 15 0, L_0x600002d97de0;  1 drivers
v0x600002eb9560_0 .net/s *"_ivl_4", 15 0, L_0x600002d97b60;  1 drivers
v0x600002eb95f0_0 .net/s *"_ivl_6", 15 0, L_0x600002d97c00;  1 drivers
v0x600002eb9680_0 .net/s "a_signed", 7 0, v0x600002eb9830_0;  1 drivers
v0x600002eb9710_0 .net "act_in", 7 0, v0x600002eb8240_0;  alias, 1 drivers
v0x600002eb97a0_0 .var "act_out", 7 0;
v0x600002eb9830_0 .var "act_reg", 7 0;
v0x600002eb98c0_0 .net "clear_acc", 0 0, L_0x600003785dc0;  alias, 1 drivers
v0x600002eb9950_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002eb99e0_0 .net "enable", 0 0, L_0x600003783100;  alias, 1 drivers
v0x600002eb9a70_0 .net "load_weight", 0 0, L_0x600003785c00;  alias, 1 drivers
v0x600002eb9b00_0 .net/s "product", 15 0, L_0x600002d97ca0;  1 drivers
v0x600002eb9b90_0 .net/s "product_ext", 31 0, L_0x600002d97e80;  1 drivers
v0x600002eb9c20_0 .net "psum_in", 31 0, L_0x138098640;  alias, 1 drivers
v0x600002eb9cb0_0 .var "psum_out", 31 0;
v0x600002eb9d40_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002eb9dd0_0 .net/s "w_signed", 7 0, v0x600002eb9ef0_0;  1 drivers
v0x600002eb9e60_0 .net "weight_in", 7 0, L_0x600002d97840;  alias, 1 drivers
v0x600002eb9ef0_0 .var "weight_reg", 7 0;
L_0x600002d97b60 .extend/s 16, v0x600002eb9830_0;
L_0x600002d97c00 .extend/s 16, v0x600002eb9ef0_0;
L_0x600002d97ca0 .arith/mult 16, L_0x600002d97b60, L_0x600002d97c00;
L_0x600002d97d40 .part L_0x600002d97ca0, 15, 1;
LS_0x600002d97de0_0_0 .concat [ 1 1 1 1], L_0x600002d97d40, L_0x600002d97d40, L_0x600002d97d40, L_0x600002d97d40;
LS_0x600002d97de0_0_4 .concat [ 1 1 1 1], L_0x600002d97d40, L_0x600002d97d40, L_0x600002d97d40, L_0x600002d97d40;
LS_0x600002d97de0_0_8 .concat [ 1 1 1 1], L_0x600002d97d40, L_0x600002d97d40, L_0x600002d97d40, L_0x600002d97d40;
LS_0x600002d97de0_0_12 .concat [ 1 1 1 1], L_0x600002d97d40, L_0x600002d97d40, L_0x600002d97d40, L_0x600002d97d40;
L_0x600002d97de0 .concat [ 4 4 4 4], LS_0x600002d97de0_0_0, LS_0x600002d97de0_0_4, LS_0x600002d97de0_0_8, LS_0x600002d97de0_0_12;
L_0x600002d97e80 .concat [ 16 16 0 0], L_0x600002d97ca0, L_0x600002d97de0;
S_0x134604b10 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009cbd40 .param/l "row" 1 7 213, +C4<01>;
S_0x134604c80 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x134604b10;
 .timescale 0 0;
P_0x6000009cbdc0 .param/l "col" 1 7 214, +C4<00>;
L_0x600003785f10 .functor AND 1, v0x600002ed6910_0, L_0x600002d93b60, C4<1>, C4<1>;
L_0x600003785ff0 .functor AND 1, L_0x600002d93e80, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x600003786060 .functor OR 1, L_0x600002d937a0, L_0x600003785ff0, C4<0>, C4<0>;
L_0x6000037860d0 .functor AND 1, L_0x13809a4a0, L_0x600003786060, C4<1>, C4<1>;
L_0x600003786140 .functor AND 1, L_0x6000037860d0, L_0x600002d93d40, C4<1>, C4<1>;
v0x600002ebb4e0_0 .net *"_ivl_0", 2 0, L_0x600002d97f20;  1 drivers
L_0x138098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ebb570_0 .net/2u *"_ivl_11", 2 0, L_0x138098dd8;  1 drivers
v0x600002ebb600_0 .net *"_ivl_13", 0 0, L_0x600002d937a0;  1 drivers
L_0x138098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ebb690_0 .net/2u *"_ivl_15", 2 0, L_0x138098e20;  1 drivers
v0x600002ebb720_0 .net *"_ivl_17", 0 0, L_0x600002d93e80;  1 drivers
v0x600002ebb7b0_0 .net *"_ivl_20", 0 0, L_0x600003785ff0;  1 drivers
v0x600002ebb840_0 .net *"_ivl_22", 0 0, L_0x600003786060;  1 drivers
v0x600002ebb8d0_0 .net *"_ivl_24", 0 0, L_0x6000037860d0;  1 drivers
v0x600002ebb960_0 .net *"_ivl_25", 31 0, L_0x600002d93660;  1 drivers
L_0x138098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ebb9f0_0 .net *"_ivl_28", 15 0, L_0x138098e68;  1 drivers
L_0x138098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ebba80_0 .net/2u *"_ivl_29", 31 0, L_0x138098eb0;  1 drivers
L_0x138098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002ebbb10_0 .net *"_ivl_3", 0 0, L_0x138098d48;  1 drivers
v0x600002ebbba0_0 .net *"_ivl_31", 0 0, L_0x600002d93d40;  1 drivers
L_0x138098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ebbc30_0 .net/2u *"_ivl_4", 2 0, L_0x138098d90;  1 drivers
v0x600002ebbcc0_0 .net *"_ivl_6", 0 0, L_0x600002d93b60;  1 drivers
v0x600002ebbd50_0 .net "do_clear", 0 0, L_0x600003786140;  1 drivers
v0x600002ebbde0_0 .net "load_weight", 0 0, L_0x600003785f10;  1 drivers
v0x600002ebbe70_0 .net "weight_in", 7 0, L_0x600002d93a20;  1 drivers
L_0x600002d97f20 .concat [ 2 1 0 0], v0x600002ed6880_0, L_0x138098d48;
L_0x600002d93b60 .cmp/eq 3, L_0x600002d97f20, L_0x138098d90;
L_0x600002d937a0 .cmp/eq 3, v0x600002eacab0_0, L_0x138098dd8;
L_0x600002d93e80 .cmp/eq 3, v0x600002eacab0_0, L_0x138098e20;
L_0x600002d93660 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x138098e68;
L_0x600002d93d40 .cmp/eq 32, L_0x600002d93660, L_0x138098eb0;
S_0x134615d20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134604c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000328a500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000328a540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002eba9a0_0 .net *"_ivl_11", 0 0, L_0x600002d93ac0;  1 drivers
v0x600002ebaa30_0 .net *"_ivl_12", 15 0, L_0x600002d932a0;  1 drivers
v0x600002ebaac0_0 .net/s *"_ivl_4", 15 0, L_0x600002d93520;  1 drivers
v0x600002ebab50_0 .net/s *"_ivl_6", 15 0, L_0x600002d93c00;  1 drivers
v0x600002ebabe0_0 .net/s "a_signed", 7 0, v0x600002ebad90_0;  1 drivers
v0x600002ebac70_0 .net "act_in", 7 0, L_0x600003784230;  alias, 1 drivers
v0x600002ebad00_0 .var "act_out", 7 0;
v0x600002ebad90_0 .var "act_reg", 7 0;
v0x600002ebae20_0 .net "clear_acc", 0 0, L_0x600003786140;  alias, 1 drivers
v0x600002ebaeb0_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002ebaf40_0 .net "enable", 0 0, L_0x600003783100;  alias, 1 drivers
v0x600002ebafd0_0 .net "load_weight", 0 0, L_0x600003785f10;  alias, 1 drivers
v0x600002ebb060_0 .net/s "product", 15 0, L_0x600002d93200;  1 drivers
v0x600002ebb0f0_0 .net/s "product_ext", 31 0, L_0x600002d93980;  1 drivers
v0x600002ebb180_0 .net "psum_in", 31 0, v0x600002eb5c20_0;  alias, 1 drivers
v0x600002ebb210_0 .var "psum_out", 31 0;
v0x600002ebb2a0_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002ebb330_0 .net/s "w_signed", 7 0, v0x600002ebb450_0;  1 drivers
v0x600002ebb3c0_0 .net "weight_in", 7 0, L_0x600002d93a20;  alias, 1 drivers
v0x600002ebb450_0 .var "weight_reg", 7 0;
L_0x600002d93520 .extend/s 16, v0x600002ebad90_0;
L_0x600002d93c00 .extend/s 16, v0x600002ebb450_0;
L_0x600002d93200 .arith/mult 16, L_0x600002d93520, L_0x600002d93c00;
L_0x600002d93ac0 .part L_0x600002d93200, 15, 1;
LS_0x600002d932a0_0_0 .concat [ 1 1 1 1], L_0x600002d93ac0, L_0x600002d93ac0, L_0x600002d93ac0, L_0x600002d93ac0;
LS_0x600002d932a0_0_4 .concat [ 1 1 1 1], L_0x600002d93ac0, L_0x600002d93ac0, L_0x600002d93ac0, L_0x600002d93ac0;
LS_0x600002d932a0_0_8 .concat [ 1 1 1 1], L_0x600002d93ac0, L_0x600002d93ac0, L_0x600002d93ac0, L_0x600002d93ac0;
LS_0x600002d932a0_0_12 .concat [ 1 1 1 1], L_0x600002d93ac0, L_0x600002d93ac0, L_0x600002d93ac0, L_0x600002d93ac0;
L_0x600002d932a0 .concat [ 4 4 4 4], LS_0x600002d932a0_0_0, LS_0x600002d932a0_0_4, LS_0x600002d932a0_0_8, LS_0x600002d932a0_0_12;
L_0x600002d93980 .concat [ 16 16 0 0], L_0x600002d93200, L_0x600002d932a0;
S_0x134615e90 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x134604b10;
 .timescale 0 0;
P_0x6000009cba00 .param/l "col" 1 7 214, +C4<01>;
L_0x600003786290 .functor AND 1, v0x600002ed6910_0, L_0x600002d93840, C4<1>, C4<1>;
L_0x600003786300 .functor AND 1, L_0x600002d93480, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x600003786370 .functor OR 1, L_0x600002d93700, L_0x600003786300, C4<0>, C4<0>;
L_0x6000037863e0 .functor AND 1, L_0x13809a4a0, L_0x600003786370, C4<1>, C4<1>;
L_0x600003786450 .functor AND 1, L_0x6000037863e0, L_0x600002d930c0, C4<1>, C4<1>;
v0x600002ebcab0_0 .net *"_ivl_0", 2 0, L_0x600002d93340;  1 drivers
L_0x138098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ebcb40_0 .net/2u *"_ivl_11", 2 0, L_0x138098f88;  1 drivers
v0x600002ebcbd0_0 .net *"_ivl_13", 0 0, L_0x600002d93700;  1 drivers
L_0x138098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ebcc60_0 .net/2u *"_ivl_15", 2 0, L_0x138098fd0;  1 drivers
v0x600002ebccf0_0 .net *"_ivl_17", 0 0, L_0x600002d93480;  1 drivers
v0x600002ebcd80_0 .net *"_ivl_20", 0 0, L_0x600003786300;  1 drivers
v0x600002ebce10_0 .net *"_ivl_22", 0 0, L_0x600003786370;  1 drivers
v0x600002ebcea0_0 .net *"_ivl_24", 0 0, L_0x6000037863e0;  1 drivers
v0x600002ebcf30_0 .net *"_ivl_25", 31 0, L_0x600002d935c0;  1 drivers
L_0x138099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ebcfc0_0 .net *"_ivl_28", 15 0, L_0x138099018;  1 drivers
L_0x138099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ebd050_0 .net/2u *"_ivl_29", 31 0, L_0x138099060;  1 drivers
L_0x138098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002ebd0e0_0 .net *"_ivl_3", 0 0, L_0x138098ef8;  1 drivers
v0x600002ebd170_0 .net *"_ivl_31", 0 0, L_0x600002d930c0;  1 drivers
L_0x138098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002ebd200_0 .net/2u *"_ivl_4", 2 0, L_0x138098f40;  1 drivers
v0x600002ebd290_0 .net *"_ivl_6", 0 0, L_0x600002d93840;  1 drivers
v0x600002ebd320_0 .net "do_clear", 0 0, L_0x600003786450;  1 drivers
v0x600002ebd3b0_0 .net "load_weight", 0 0, L_0x600003786290;  1 drivers
v0x600002ebd440_0 .net "weight_in", 7 0, L_0x600002d933e0;  1 drivers
L_0x600002d93340 .concat [ 2 1 0 0], v0x600002ed6880_0, L_0x138098ef8;
L_0x600002d93840 .cmp/eq 3, L_0x600002d93340, L_0x138098f40;
L_0x600002d93700 .cmp/eq 3, v0x600002eacab0_0, L_0x138098f88;
L_0x600002d93480 .cmp/eq 3, v0x600002eacab0_0, L_0x138098fd0;
L_0x600002d935c0 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x138099018;
L_0x600002d930c0 .cmp/eq 32, L_0x600002d935c0, L_0x138099060;
S_0x134696b80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134615e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000328a580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000328a5c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002ebbf00_0 .net *"_ivl_11", 0 0, L_0x600002d92e40;  1 drivers
v0x600002ebc000_0 .net *"_ivl_12", 15 0, L_0x600002d92ee0;  1 drivers
v0x600002ebc090_0 .net/s *"_ivl_4", 15 0, L_0x600002d93160;  1 drivers
v0x600002ebc120_0 .net/s *"_ivl_6", 15 0, L_0x600002d92f80;  1 drivers
v0x600002ebc1b0_0 .net/s "a_signed", 7 0, v0x600002ebc360_0;  1 drivers
v0x600002ebc240_0 .net "act_in", 7 0, v0x600002ebad00_0;  alias, 1 drivers
v0x600002ebc2d0_0 .var "act_out", 7 0;
v0x600002ebc360_0 .var "act_reg", 7 0;
v0x600002ebc3f0_0 .net "clear_acc", 0 0, L_0x600003786450;  alias, 1 drivers
v0x600002ebc480_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002ebc510_0 .net "enable", 0 0, L_0x600003783100;  alias, 1 drivers
v0x600002ebc5a0_0 .net "load_weight", 0 0, L_0x600003786290;  alias, 1 drivers
v0x600002ebc630_0 .net/s "product", 15 0, L_0x600002d93020;  1 drivers
v0x600002ebc6c0_0 .net/s "product_ext", 31 0, L_0x600002d92d00;  1 drivers
v0x600002ebc750_0 .net "psum_in", 31 0, v0x600002eb7180_0;  alias, 1 drivers
v0x600002ebc7e0_0 .var "psum_out", 31 0;
v0x600002ebc870_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002ebc900_0 .net/s "w_signed", 7 0, v0x600002ebca20_0;  1 drivers
v0x600002ebc990_0 .net "weight_in", 7 0, L_0x600002d933e0;  alias, 1 drivers
v0x600002ebca20_0 .var "weight_reg", 7 0;
L_0x600002d93160 .extend/s 16, v0x600002ebc360_0;
L_0x600002d92f80 .extend/s 16, v0x600002ebca20_0;
L_0x600002d93020 .arith/mult 16, L_0x600002d93160, L_0x600002d92f80;
L_0x600002d92e40 .part L_0x600002d93020, 15, 1;
LS_0x600002d92ee0_0_0 .concat [ 1 1 1 1], L_0x600002d92e40, L_0x600002d92e40, L_0x600002d92e40, L_0x600002d92e40;
LS_0x600002d92ee0_0_4 .concat [ 1 1 1 1], L_0x600002d92e40, L_0x600002d92e40, L_0x600002d92e40, L_0x600002d92e40;
LS_0x600002d92ee0_0_8 .concat [ 1 1 1 1], L_0x600002d92e40, L_0x600002d92e40, L_0x600002d92e40, L_0x600002d92e40;
LS_0x600002d92ee0_0_12 .concat [ 1 1 1 1], L_0x600002d92e40, L_0x600002d92e40, L_0x600002d92e40, L_0x600002d92e40;
L_0x600002d92ee0 .concat [ 4 4 4 4], LS_0x600002d92ee0_0_0, LS_0x600002d92ee0_0_4, LS_0x600002d92ee0_0_8, LS_0x600002d92ee0_0_12;
L_0x600002d92d00 .concat [ 16 16 0 0], L_0x600002d93020, L_0x600002d92ee0;
S_0x134696cf0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x134604b10;
 .timescale 0 0;
P_0x6000009cbf80 .param/l "col" 1 7 214, +C4<010>;
L_0x6000037865a0 .functor AND 1, v0x600002ed6910_0, L_0x600002d92bc0, C4<1>, C4<1>;
L_0x600003785f80 .functor AND 1, L_0x600002d92b20, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x600003786610 .functor OR 1, L_0x600002d92a80, L_0x600003785f80, C4<0>, C4<0>;
L_0x600003786680 .functor AND 1, L_0x13809a4a0, L_0x600003786610, C4<1>, C4<1>;
L_0x6000037866f0 .functor AND 1, L_0x600003786680, L_0x600002d929e0, C4<1>, C4<1>;
v0x600002ebe010_0 .net *"_ivl_0", 3 0, L_0x600002d92da0;  1 drivers
L_0x138099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ebe0a0_0 .net/2u *"_ivl_11", 2 0, L_0x138099138;  1 drivers
v0x600002ebe130_0 .net *"_ivl_13", 0 0, L_0x600002d92a80;  1 drivers
L_0x138099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ebe1c0_0 .net/2u *"_ivl_15", 2 0, L_0x138099180;  1 drivers
v0x600002ebe250_0 .net *"_ivl_17", 0 0, L_0x600002d92b20;  1 drivers
v0x600002ebe2e0_0 .net *"_ivl_20", 0 0, L_0x600003785f80;  1 drivers
v0x600002ebe370_0 .net *"_ivl_22", 0 0, L_0x600003786610;  1 drivers
v0x600002ebe400_0 .net *"_ivl_24", 0 0, L_0x600003786680;  1 drivers
v0x600002ebe490_0 .net *"_ivl_25", 31 0, L_0x600002d92940;  1 drivers
L_0x1380991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ebe520_0 .net *"_ivl_28", 15 0, L_0x1380991c8;  1 drivers
L_0x138099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ebe5b0_0 .net/2u *"_ivl_29", 31 0, L_0x138099210;  1 drivers
L_0x1380990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002ebe640_0 .net *"_ivl_3", 1 0, L_0x1380990a8;  1 drivers
v0x600002ebe6d0_0 .net *"_ivl_31", 0 0, L_0x600002d929e0;  1 drivers
L_0x1380990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002ebe760_0 .net/2u *"_ivl_4", 3 0, L_0x1380990f0;  1 drivers
v0x600002ebe7f0_0 .net *"_ivl_6", 0 0, L_0x600002d92bc0;  1 drivers
v0x600002ebe880_0 .net "do_clear", 0 0, L_0x6000037866f0;  1 drivers
v0x600002ebe910_0 .net "load_weight", 0 0, L_0x6000037865a0;  1 drivers
v0x600002ebe9a0_0 .net "weight_in", 7 0, L_0x600002d92c60;  1 drivers
L_0x600002d92da0 .concat [ 2 2 0 0], v0x600002ed6880_0, L_0x1380990a8;
L_0x600002d92bc0 .cmp/eq 4, L_0x600002d92da0, L_0x1380990f0;
L_0x600002d92a80 .cmp/eq 3, v0x600002eacab0_0, L_0x138099138;
L_0x600002d92b20 .cmp/eq 3, v0x600002eacab0_0, L_0x138099180;
L_0x600002d92940 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x1380991c8;
L_0x600002d929e0 .cmp/eq 32, L_0x600002d92940, L_0x138099210;
S_0x1346911c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134696cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000328a680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000328a6c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002ebd4d0_0 .net *"_ivl_11", 0 0, L_0x600002d921c0;  1 drivers
v0x600002ebd560_0 .net *"_ivl_12", 15 0, L_0x600002d91fe0;  1 drivers
v0x600002ebd5f0_0 .net/s *"_ivl_4", 15 0, L_0x600002d92620;  1 drivers
v0x600002ebd680_0 .net/s *"_ivl_6", 15 0, L_0x600002d926c0;  1 drivers
v0x600002ebd710_0 .net/s "a_signed", 7 0, v0x600002ebd8c0_0;  1 drivers
v0x600002ebd7a0_0 .net "act_in", 7 0, v0x600002ebc2d0_0;  alias, 1 drivers
v0x600002ebd830_0 .var "act_out", 7 0;
v0x600002ebd8c0_0 .var "act_reg", 7 0;
v0x600002ebd950_0 .net "clear_acc", 0 0, L_0x6000037866f0;  alias, 1 drivers
v0x600002ebd9e0_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002ebda70_0 .net "enable", 0 0, L_0x600003783100;  alias, 1 drivers
v0x600002ebdb00_0 .net "load_weight", 0 0, L_0x6000037865a0;  alias, 1 drivers
v0x600002ebdb90_0 .net/s "product", 15 0, L_0x600002d92120;  1 drivers
v0x600002ebdc20_0 .net/s "product_ext", 31 0, L_0x600002d92080;  1 drivers
v0x600002ebdcb0_0 .net "psum_in", 31 0, v0x600002eb8750_0;  alias, 1 drivers
v0x600002ebdd40_0 .var "psum_out", 31 0;
v0x600002ebddd0_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002ebde60_0 .net/s "w_signed", 7 0, v0x600002ebdf80_0;  1 drivers
v0x600002ebdef0_0 .net "weight_in", 7 0, L_0x600002d92c60;  alias, 1 drivers
v0x600002ebdf80_0 .var "weight_reg", 7 0;
L_0x600002d92620 .extend/s 16, v0x600002ebd8c0_0;
L_0x600002d926c0 .extend/s 16, v0x600002ebdf80_0;
L_0x600002d92120 .arith/mult 16, L_0x600002d92620, L_0x600002d926c0;
L_0x600002d921c0 .part L_0x600002d92120, 15, 1;
LS_0x600002d91fe0_0_0 .concat [ 1 1 1 1], L_0x600002d921c0, L_0x600002d921c0, L_0x600002d921c0, L_0x600002d921c0;
LS_0x600002d91fe0_0_4 .concat [ 1 1 1 1], L_0x600002d921c0, L_0x600002d921c0, L_0x600002d921c0, L_0x600002d921c0;
LS_0x600002d91fe0_0_8 .concat [ 1 1 1 1], L_0x600002d921c0, L_0x600002d921c0, L_0x600002d921c0, L_0x600002d921c0;
LS_0x600002d91fe0_0_12 .concat [ 1 1 1 1], L_0x600002d921c0, L_0x600002d921c0, L_0x600002d921c0, L_0x600002d921c0;
L_0x600002d91fe0 .concat [ 4 4 4 4], LS_0x600002d91fe0_0_0, LS_0x600002d91fe0_0_4, LS_0x600002d91fe0_0_8, LS_0x600002d91fe0_0_12;
L_0x600002d92080 .concat [ 16 16 0 0], L_0x600002d92120, L_0x600002d91fe0;
S_0x134691330 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x134604b10;
 .timescale 0 0;
P_0x6000009bcb00 .param/l "col" 1 7 214, +C4<011>;
L_0x600003786840 .functor AND 1, v0x600002ed6910_0, L_0x600002d91f40, C4<1>, C4<1>;
L_0x6000037868b0 .functor AND 1, L_0x600002d91c20, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x600003786920 .functor OR 1, L_0x600002d91e00, L_0x6000037868b0, C4<0>, C4<0>;
L_0x600003786990 .functor AND 1, L_0x13809a4a0, L_0x600003786920, C4<1>, C4<1>;
L_0x600003786a00 .functor AND 1, L_0x600003786990, L_0x600002d91ae0, C4<1>, C4<1>;
v0x600002ebf570_0 .net *"_ivl_0", 3 0, L_0x600002d91ea0;  1 drivers
L_0x1380992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ebf600_0 .net/2u *"_ivl_11", 2 0, L_0x1380992e8;  1 drivers
v0x600002ebf690_0 .net *"_ivl_13", 0 0, L_0x600002d91e00;  1 drivers
L_0x138099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ebf720_0 .net/2u *"_ivl_15", 2 0, L_0x138099330;  1 drivers
v0x600002ebf7b0_0 .net *"_ivl_17", 0 0, L_0x600002d91c20;  1 drivers
v0x600002ebf840_0 .net *"_ivl_20", 0 0, L_0x6000037868b0;  1 drivers
v0x600002ebf8d0_0 .net *"_ivl_22", 0 0, L_0x600003786920;  1 drivers
v0x600002ebf960_0 .net *"_ivl_24", 0 0, L_0x600003786990;  1 drivers
v0x600002ebf9f0_0 .net *"_ivl_25", 31 0, L_0x600002d91cc0;  1 drivers
L_0x138099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ebfa80_0 .net *"_ivl_28", 15 0, L_0x138099378;  1 drivers
L_0x1380993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ebfb10_0 .net/2u *"_ivl_29", 31 0, L_0x1380993c0;  1 drivers
L_0x138099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002ebfba0_0 .net *"_ivl_3", 1 0, L_0x138099258;  1 drivers
v0x600002ebfc30_0 .net *"_ivl_31", 0 0, L_0x600002d91ae0;  1 drivers
L_0x1380992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002ebfcc0_0 .net/2u *"_ivl_4", 3 0, L_0x1380992a0;  1 drivers
v0x600002ebfd50_0 .net *"_ivl_6", 0 0, L_0x600002d91f40;  1 drivers
v0x600002ebfde0_0 .net "do_clear", 0 0, L_0x600003786a00;  1 drivers
v0x600002ebfe70_0 .net "load_weight", 0 0, L_0x600003786840;  1 drivers
v0x600002ebff00_0 .net "weight_in", 7 0, L_0x600002d91d60;  1 drivers
L_0x600002d91ea0 .concat [ 2 2 0 0], v0x600002ed6880_0, L_0x138099258;
L_0x600002d91f40 .cmp/eq 4, L_0x600002d91ea0, L_0x1380992a0;
L_0x600002d91e00 .cmp/eq 3, v0x600002eacab0_0, L_0x1380992e8;
L_0x600002d91c20 .cmp/eq 3, v0x600002eacab0_0, L_0x138099330;
L_0x600002d91cc0 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x138099378;
L_0x600002d91ae0 .cmp/eq 32, L_0x600002d91cc0, L_0x1380993c0;
S_0x13468eb70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134691330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000328a380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000328a3c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002ebea30_0 .net *"_ivl_11", 0 0, L_0x600002d91860;  1 drivers
v0x600002ebeac0_0 .net *"_ivl_12", 15 0, L_0x600002d91900;  1 drivers
v0x600002ebeb50_0 .net/s *"_ivl_4", 15 0, L_0x600002d91b80;  1 drivers
v0x600002ebebe0_0 .net/s *"_ivl_6", 15 0, L_0x600002d919a0;  1 drivers
v0x600002ebec70_0 .net/s "a_signed", 7 0, v0x600002ebee20_0;  1 drivers
v0x600002ebed00_0 .net "act_in", 7 0, v0x600002ebd830_0;  alias, 1 drivers
v0x600002ebed90_0 .var "act_out", 7 0;
v0x600002ebee20_0 .var "act_reg", 7 0;
v0x600002ebeeb0_0 .net "clear_acc", 0 0, L_0x600003786a00;  alias, 1 drivers
v0x600002ebef40_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002ebefd0_0 .net "enable", 0 0, L_0x600003783100;  alias, 1 drivers
v0x600002ebf060_0 .net "load_weight", 0 0, L_0x600003786840;  alias, 1 drivers
v0x600002ebf0f0_0 .net/s "product", 15 0, L_0x600002d91a40;  1 drivers
v0x600002ebf180_0 .net/s "product_ext", 31 0, L_0x600002d91720;  1 drivers
v0x600002ebf210_0 .net "psum_in", 31 0, v0x600002eb9cb0_0;  alias, 1 drivers
v0x600002ebf2a0_0 .var "psum_out", 31 0;
v0x600002ebf330_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002ebf3c0_0 .net/s "w_signed", 7 0, v0x600002ebf4e0_0;  1 drivers
v0x600002ebf450_0 .net "weight_in", 7 0, L_0x600002d91d60;  alias, 1 drivers
v0x600002ebf4e0_0 .var "weight_reg", 7 0;
L_0x600002d91b80 .extend/s 16, v0x600002ebee20_0;
L_0x600002d919a0 .extend/s 16, v0x600002ebf4e0_0;
L_0x600002d91a40 .arith/mult 16, L_0x600002d91b80, L_0x600002d919a0;
L_0x600002d91860 .part L_0x600002d91a40, 15, 1;
LS_0x600002d91900_0_0 .concat [ 1 1 1 1], L_0x600002d91860, L_0x600002d91860, L_0x600002d91860, L_0x600002d91860;
LS_0x600002d91900_0_4 .concat [ 1 1 1 1], L_0x600002d91860, L_0x600002d91860, L_0x600002d91860, L_0x600002d91860;
LS_0x600002d91900_0_8 .concat [ 1 1 1 1], L_0x600002d91860, L_0x600002d91860, L_0x600002d91860, L_0x600002d91860;
LS_0x600002d91900_0_12 .concat [ 1 1 1 1], L_0x600002d91860, L_0x600002d91860, L_0x600002d91860, L_0x600002d91860;
L_0x600002d91900 .concat [ 4 4 4 4], LS_0x600002d91900_0_0, LS_0x600002d91900_0_4, LS_0x600002d91900_0_8, LS_0x600002d91900_0_12;
L_0x600002d91720 .concat [ 16 16 0 0], L_0x600002d91a40, L_0x600002d91900;
S_0x13468ece0 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009cc0c0 .param/l "row" 1 7 213, +C4<010>;
S_0x13468c520 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13468ece0;
 .timescale 0 0;
P_0x6000009cc140 .param/l "col" 1 7 214, +C4<00>;
L_0x600003786b50 .functor AND 1, v0x600002ed6910_0, L_0x600002d915e0, C4<1>, C4<1>;
L_0x600003786bc0 .functor AND 1, L_0x600002d91540, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x600003786c30 .functor OR 1, L_0x600002d914a0, L_0x600003786bc0, C4<0>, C4<0>;
L_0x600003786ca0 .functor AND 1, L_0x13809a4a0, L_0x600003786c30, C4<1>, C4<1>;
L_0x600003786d10 .functor AND 1, L_0x600003786ca0, L_0x600002d91400, C4<1>, C4<1>;
v0x600002ea0b40_0 .net *"_ivl_0", 2 0, L_0x600002d917c0;  1 drivers
L_0x138099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ea0bd0_0 .net/2u *"_ivl_11", 2 0, L_0x138099498;  1 drivers
v0x600002ea0c60_0 .net *"_ivl_13", 0 0, L_0x600002d914a0;  1 drivers
L_0x1380994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ea0cf0_0 .net/2u *"_ivl_15", 2 0, L_0x1380994e0;  1 drivers
v0x600002ea0d80_0 .net *"_ivl_17", 0 0, L_0x600002d91540;  1 drivers
v0x600002ea0e10_0 .net *"_ivl_20", 0 0, L_0x600003786bc0;  1 drivers
v0x600002ea0ea0_0 .net *"_ivl_22", 0 0, L_0x600003786c30;  1 drivers
v0x600002ea0f30_0 .net *"_ivl_24", 0 0, L_0x600003786ca0;  1 drivers
v0x600002ea0fc0_0 .net *"_ivl_25", 31 0, L_0x600002d91360;  1 drivers
L_0x138099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ea1050_0 .net *"_ivl_28", 15 0, L_0x138099528;  1 drivers
L_0x138099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ea10e0_0 .net/2u *"_ivl_29", 31 0, L_0x138099570;  1 drivers
L_0x138099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002ea1170_0 .net *"_ivl_3", 0 0, L_0x138099408;  1 drivers
v0x600002ea1200_0 .net *"_ivl_31", 0 0, L_0x600002d91400;  1 drivers
L_0x138099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ea1290_0 .net/2u *"_ivl_4", 2 0, L_0x138099450;  1 drivers
v0x600002ea1320_0 .net *"_ivl_6", 0 0, L_0x600002d915e0;  1 drivers
v0x600002ea13b0_0 .net "do_clear", 0 0, L_0x600003786d10;  1 drivers
v0x600002ea1440_0 .net "load_weight", 0 0, L_0x600003786b50;  1 drivers
v0x600002ea14d0_0 .net "weight_in", 7 0, L_0x600002d91680;  1 drivers
L_0x600002d917c0 .concat [ 2 1 0 0], v0x600002ed6880_0, L_0x138099408;
L_0x600002d915e0 .cmp/eq 3, L_0x600002d917c0, L_0x138099450;
L_0x600002d914a0 .cmp/eq 3, v0x600002eacab0_0, L_0x138099498;
L_0x600002d91540 .cmp/eq 3, v0x600002eacab0_0, L_0x1380994e0;
L_0x600002d91360 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x138099528;
L_0x600002d91400 .cmp/eq 32, L_0x600002d91360, L_0x138099570;
S_0x13468c690 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13468c520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000328a700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000328a740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002ea0000_0 .net *"_ivl_11", 0 0, L_0x600002d91180;  1 drivers
v0x600002ea0090_0 .net *"_ivl_12", 15 0, L_0x600002d90fa0;  1 drivers
v0x600002ea0120_0 .net/s *"_ivl_4", 15 0, L_0x600002d91220;  1 drivers
v0x600002ea01b0_0 .net/s *"_ivl_6", 15 0, L_0x600002d912c0;  1 drivers
v0x600002ea0240_0 .net/s "a_signed", 7 0, v0x600002ea03f0_0;  1 drivers
v0x600002ea02d0_0 .net "act_in", 7 0, L_0x6000037842a0;  alias, 1 drivers
v0x600002ea0360_0 .var "act_out", 7 0;
v0x600002ea03f0_0 .var "act_reg", 7 0;
v0x600002ea0480_0 .net "clear_acc", 0 0, L_0x600003786d10;  alias, 1 drivers
v0x600002ea0510_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002ea05a0_0 .net "enable", 0 0, L_0x600003783100;  alias, 1 drivers
v0x600002ea0630_0 .net "load_weight", 0 0, L_0x600003786b50;  alias, 1 drivers
v0x600002ea06c0_0 .net/s "product", 15 0, L_0x600002d910e0;  1 drivers
v0x600002ea0750_0 .net/s "product_ext", 31 0, L_0x600002d91040;  1 drivers
v0x600002ea07e0_0 .net "psum_in", 31 0, v0x600002ebb210_0;  alias, 1 drivers
v0x600002ea0870_0 .var "psum_out", 31 0;
v0x600002ea0900_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002ea0990_0 .net/s "w_signed", 7 0, v0x600002ea0ab0_0;  1 drivers
v0x600002ea0a20_0 .net "weight_in", 7 0, L_0x600002d91680;  alias, 1 drivers
v0x600002ea0ab0_0 .var "weight_reg", 7 0;
L_0x600002d91220 .extend/s 16, v0x600002ea03f0_0;
L_0x600002d912c0 .extend/s 16, v0x600002ea0ab0_0;
L_0x600002d910e0 .arith/mult 16, L_0x600002d91220, L_0x600002d912c0;
L_0x600002d91180 .part L_0x600002d910e0, 15, 1;
LS_0x600002d90fa0_0_0 .concat [ 1 1 1 1], L_0x600002d91180, L_0x600002d91180, L_0x600002d91180, L_0x600002d91180;
LS_0x600002d90fa0_0_4 .concat [ 1 1 1 1], L_0x600002d91180, L_0x600002d91180, L_0x600002d91180, L_0x600002d91180;
LS_0x600002d90fa0_0_8 .concat [ 1 1 1 1], L_0x600002d91180, L_0x600002d91180, L_0x600002d91180, L_0x600002d91180;
LS_0x600002d90fa0_0_12 .concat [ 1 1 1 1], L_0x600002d91180, L_0x600002d91180, L_0x600002d91180, L_0x600002d91180;
L_0x600002d90fa0 .concat [ 4 4 4 4], LS_0x600002d90fa0_0_0, LS_0x600002d90fa0_0_4, LS_0x600002d90fa0_0_8, LS_0x600002d90fa0_0_12;
L_0x600002d91040 .concat [ 16 16 0 0], L_0x600002d910e0, L_0x600002d90fa0;
S_0x134689ed0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13468ece0;
 .timescale 0 0;
P_0x6000009cc240 .param/l "col" 1 7 214, +C4<01>;
L_0x600003786e60 .functor AND 1, v0x600002ed6910_0, L_0x600002d90f00, C4<1>, C4<1>;
L_0x600003786ed0 .functor AND 1, L_0x600002d90be0, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x600003786f40 .functor OR 1, L_0x600002d90dc0, L_0x600003786ed0, C4<0>, C4<0>;
L_0x600003786fb0 .functor AND 1, L_0x13809a4a0, L_0x600003786f40, C4<1>, C4<1>;
L_0x600003787020 .functor AND 1, L_0x600003786fb0, L_0x600002d90aa0, C4<1>, C4<1>;
v0x600002ea20a0_0 .net *"_ivl_0", 2 0, L_0x600002d90e60;  1 drivers
L_0x138099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ea2130_0 .net/2u *"_ivl_11", 2 0, L_0x138099648;  1 drivers
v0x600002ea21c0_0 .net *"_ivl_13", 0 0, L_0x600002d90dc0;  1 drivers
L_0x138099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ea2250_0 .net/2u *"_ivl_15", 2 0, L_0x138099690;  1 drivers
v0x600002ea22e0_0 .net *"_ivl_17", 0 0, L_0x600002d90be0;  1 drivers
v0x600002ea2370_0 .net *"_ivl_20", 0 0, L_0x600003786ed0;  1 drivers
v0x600002ea2400_0 .net *"_ivl_22", 0 0, L_0x600003786f40;  1 drivers
v0x600002ea2490_0 .net *"_ivl_24", 0 0, L_0x600003786fb0;  1 drivers
v0x600002ea2520_0 .net *"_ivl_25", 31 0, L_0x600002d90c80;  1 drivers
L_0x1380996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ea25b0_0 .net *"_ivl_28", 15 0, L_0x1380996d8;  1 drivers
L_0x138099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ea2640_0 .net/2u *"_ivl_29", 31 0, L_0x138099720;  1 drivers
L_0x1380995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002ea26d0_0 .net *"_ivl_3", 0 0, L_0x1380995b8;  1 drivers
v0x600002ea2760_0 .net *"_ivl_31", 0 0, L_0x600002d90aa0;  1 drivers
L_0x138099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002ea27f0_0 .net/2u *"_ivl_4", 2 0, L_0x138099600;  1 drivers
v0x600002ea2880_0 .net *"_ivl_6", 0 0, L_0x600002d90f00;  1 drivers
v0x600002ea2910_0 .net "do_clear", 0 0, L_0x600003787020;  1 drivers
v0x600002ea29a0_0 .net "load_weight", 0 0, L_0x600003786e60;  1 drivers
v0x600002ea2a30_0 .net "weight_in", 7 0, L_0x600002d90d20;  1 drivers
L_0x600002d90e60 .concat [ 2 1 0 0], v0x600002ed6880_0, L_0x1380995b8;
L_0x600002d90f00 .cmp/eq 3, L_0x600002d90e60, L_0x138099600;
L_0x600002d90dc0 .cmp/eq 3, v0x600002eacab0_0, L_0x138099648;
L_0x600002d90be0 .cmp/eq 3, v0x600002eacab0_0, L_0x138099690;
L_0x600002d90c80 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x1380996d8;
L_0x600002d90aa0 .cmp/eq 32, L_0x600002d90c80, L_0x138099720;
S_0x13468a040 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134689ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000328a400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000328a440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002ea1560_0 .net *"_ivl_11", 0 0, L_0x600002d924e0;  1 drivers
v0x600002ea15f0_0 .net *"_ivl_12", 15 0, L_0x600002d92580;  1 drivers
v0x600002ea1680_0 .net/s *"_ivl_4", 15 0, L_0x600002d90b40;  1 drivers
v0x600002ea1710_0 .net/s *"_ivl_6", 15 0, L_0x600002d90960;  1 drivers
v0x600002ea17a0_0 .net/s "a_signed", 7 0, v0x600002ea1950_0;  1 drivers
v0x600002ea1830_0 .net "act_in", 7 0, v0x600002ea0360_0;  alias, 1 drivers
v0x600002ea18c0_0 .var "act_out", 7 0;
v0x600002ea1950_0 .var "act_reg", 7 0;
v0x600002ea19e0_0 .net "clear_acc", 0 0, L_0x600003787020;  alias, 1 drivers
v0x600002ea1a70_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002ea1b00_0 .net "enable", 0 0, L_0x600003783100;  alias, 1 drivers
v0x600002ea1b90_0 .net "load_weight", 0 0, L_0x600003786e60;  alias, 1 drivers
v0x600002ea1c20_0 .net/s "product", 15 0, L_0x600002d90a00;  1 drivers
v0x600002ea1cb0_0 .net/s "product_ext", 31 0, L_0x600002d923a0;  1 drivers
v0x600002ea1d40_0 .net "psum_in", 31 0, v0x600002ebc7e0_0;  alias, 1 drivers
v0x600002ea1dd0_0 .var "psum_out", 31 0;
v0x600002ea1e60_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002ea1ef0_0 .net/s "w_signed", 7 0, v0x600002ea2010_0;  1 drivers
v0x600002ea1f80_0 .net "weight_in", 7 0, L_0x600002d90d20;  alias, 1 drivers
v0x600002ea2010_0 .var "weight_reg", 7 0;
L_0x600002d90b40 .extend/s 16, v0x600002ea1950_0;
L_0x600002d90960 .extend/s 16, v0x600002ea2010_0;
L_0x600002d90a00 .arith/mult 16, L_0x600002d90b40, L_0x600002d90960;
L_0x600002d924e0 .part L_0x600002d90a00, 15, 1;
LS_0x600002d92580_0_0 .concat [ 1 1 1 1], L_0x600002d924e0, L_0x600002d924e0, L_0x600002d924e0, L_0x600002d924e0;
LS_0x600002d92580_0_4 .concat [ 1 1 1 1], L_0x600002d924e0, L_0x600002d924e0, L_0x600002d924e0, L_0x600002d924e0;
LS_0x600002d92580_0_8 .concat [ 1 1 1 1], L_0x600002d924e0, L_0x600002d924e0, L_0x600002d924e0, L_0x600002d924e0;
LS_0x600002d92580_0_12 .concat [ 1 1 1 1], L_0x600002d924e0, L_0x600002d924e0, L_0x600002d924e0, L_0x600002d924e0;
L_0x600002d92580 .concat [ 4 4 4 4], LS_0x600002d92580_0_0, LS_0x600002d92580_0_4, LS_0x600002d92580_0_8, LS_0x600002d92580_0_12;
L_0x600002d923a0 .concat [ 16 16 0 0], L_0x600002d90a00, L_0x600002d92580;
S_0x134687880 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13468ece0;
 .timescale 0 0;
P_0x6000009cc340 .param/l "col" 1 7 214, +C4<010>;
L_0x600003787170 .functor AND 1, v0x600002ed6910_0, L_0x600002d92260, C4<1>, C4<1>;
L_0x6000037871e0 .functor AND 1, L_0x600002d90820, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x600003787250 .functor OR 1, L_0x600002d906e0, L_0x6000037871e0, C4<0>, C4<0>;
L_0x6000037872c0 .functor AND 1, L_0x13809a4a0, L_0x600003787250, C4<1>, C4<1>;
L_0x600003787330 .functor AND 1, L_0x6000037872c0, L_0x600002d938e0, C4<1>, C4<1>;
v0x600002ea3600_0 .net *"_ivl_0", 3 0, L_0x600002d92440;  1 drivers
L_0x1380997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ea3690_0 .net/2u *"_ivl_11", 2 0, L_0x1380997f8;  1 drivers
v0x600002ea3720_0 .net *"_ivl_13", 0 0, L_0x600002d906e0;  1 drivers
L_0x138099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ea37b0_0 .net/2u *"_ivl_15", 2 0, L_0x138099840;  1 drivers
v0x600002ea3840_0 .net *"_ivl_17", 0 0, L_0x600002d90820;  1 drivers
v0x600002ea38d0_0 .net *"_ivl_20", 0 0, L_0x6000037871e0;  1 drivers
v0x600002ea3960_0 .net *"_ivl_22", 0 0, L_0x600003787250;  1 drivers
v0x600002ea39f0_0 .net *"_ivl_24", 0 0, L_0x6000037872c0;  1 drivers
v0x600002ea3a80_0 .net *"_ivl_25", 31 0, L_0x600002d908c0;  1 drivers
L_0x138099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ea3b10_0 .net *"_ivl_28", 15 0, L_0x138099888;  1 drivers
L_0x1380998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ea3ba0_0 .net/2u *"_ivl_29", 31 0, L_0x1380998d0;  1 drivers
L_0x138099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002ea3c30_0 .net *"_ivl_3", 1 0, L_0x138099768;  1 drivers
v0x600002ea3cc0_0 .net *"_ivl_31", 0 0, L_0x600002d938e0;  1 drivers
L_0x1380997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002ea3d50_0 .net/2u *"_ivl_4", 3 0, L_0x1380997b0;  1 drivers
v0x600002ea3de0_0 .net *"_ivl_6", 0 0, L_0x600002d92260;  1 drivers
v0x600002ea3e70_0 .net "do_clear", 0 0, L_0x600003787330;  1 drivers
v0x600002ea3f00_0 .net "load_weight", 0 0, L_0x600003787170;  1 drivers
v0x600002ea4000_0 .net "weight_in", 7 0, L_0x600002d92300;  1 drivers
L_0x600002d92440 .concat [ 2 2 0 0], v0x600002ed6880_0, L_0x138099768;
L_0x600002d92260 .cmp/eq 4, L_0x600002d92440, L_0x1380997b0;
L_0x600002d906e0 .cmp/eq 3, v0x600002eacab0_0, L_0x1380997f8;
L_0x600002d90820 .cmp/eq 3, v0x600002eacab0_0, L_0x138099840;
L_0x600002d908c0 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x138099888;
L_0x600002d938e0 .cmp/eq 32, L_0x600002d908c0, L_0x1380998d0;
S_0x1346879f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134687880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000328a600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000328a640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002ea2ac0_0 .net *"_ivl_11", 0 0, L_0x600002d981e0;  1 drivers
v0x600002ea2b50_0 .net *"_ivl_12", 15 0, L_0x600002d98280;  1 drivers
v0x600002ea2be0_0 .net/s *"_ivl_4", 15 0, L_0x600002d98000;  1 drivers
v0x600002ea2c70_0 .net/s *"_ivl_6", 15 0, L_0x600002d980a0;  1 drivers
v0x600002ea2d00_0 .net/s "a_signed", 7 0, v0x600002ea2eb0_0;  1 drivers
v0x600002ea2d90_0 .net "act_in", 7 0, v0x600002ea18c0_0;  alias, 1 drivers
v0x600002ea2e20_0 .var "act_out", 7 0;
v0x600002ea2eb0_0 .var "act_reg", 7 0;
v0x600002ea2f40_0 .net "clear_acc", 0 0, L_0x600003787330;  alias, 1 drivers
v0x600002ea2fd0_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002ea3060_0 .net "enable", 0 0, L_0x600003783100;  alias, 1 drivers
v0x600002ea30f0_0 .net "load_weight", 0 0, L_0x600003787170;  alias, 1 drivers
v0x600002ea3180_0 .net/s "product", 15 0, L_0x600002d98140;  1 drivers
v0x600002ea3210_0 .net/s "product_ext", 31 0, L_0x600002d98320;  1 drivers
v0x600002ea32a0_0 .net "psum_in", 31 0, v0x600002ebdd40_0;  alias, 1 drivers
v0x600002ea3330_0 .var "psum_out", 31 0;
v0x600002ea33c0_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002ea3450_0 .net/s "w_signed", 7 0, v0x600002ea3570_0;  1 drivers
v0x600002ea34e0_0 .net "weight_in", 7 0, L_0x600002d92300;  alias, 1 drivers
v0x600002ea3570_0 .var "weight_reg", 7 0;
L_0x600002d98000 .extend/s 16, v0x600002ea2eb0_0;
L_0x600002d980a0 .extend/s 16, v0x600002ea3570_0;
L_0x600002d98140 .arith/mult 16, L_0x600002d98000, L_0x600002d980a0;
L_0x600002d981e0 .part L_0x600002d98140, 15, 1;
LS_0x600002d98280_0_0 .concat [ 1 1 1 1], L_0x600002d981e0, L_0x600002d981e0, L_0x600002d981e0, L_0x600002d981e0;
LS_0x600002d98280_0_4 .concat [ 1 1 1 1], L_0x600002d981e0, L_0x600002d981e0, L_0x600002d981e0, L_0x600002d981e0;
LS_0x600002d98280_0_8 .concat [ 1 1 1 1], L_0x600002d981e0, L_0x600002d981e0, L_0x600002d981e0, L_0x600002d981e0;
LS_0x600002d98280_0_12 .concat [ 1 1 1 1], L_0x600002d981e0, L_0x600002d981e0, L_0x600002d981e0, L_0x600002d981e0;
L_0x600002d98280 .concat [ 4 4 4 4], LS_0x600002d98280_0_0, LS_0x600002d98280_0_4, LS_0x600002d98280_0_8, LS_0x600002d98280_0_12;
L_0x600002d98320 .concat [ 16 16 0 0], L_0x600002d98140, L_0x600002d98280;
S_0x134685230 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13468ece0;
 .timescale 0 0;
P_0x6000009cc440 .param/l "col" 1 7 214, +C4<011>;
L_0x600003787480 .functor AND 1, v0x600002ed6910_0, L_0x600002d98460, C4<1>, C4<1>;
L_0x6000037874f0 .functor AND 1, L_0x600002d98640, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x600003787560 .functor OR 1, L_0x600002d985a0, L_0x6000037874f0, C4<0>, C4<0>;
L_0x6000037875d0 .functor AND 1, L_0x13809a4a0, L_0x600003787560, C4<1>, C4<1>;
L_0x600003787640 .functor AND 1, L_0x6000037875d0, L_0x600002d98780, C4<1>, C4<1>;
v0x600002ea4bd0_0 .net *"_ivl_0", 3 0, L_0x600002d983c0;  1 drivers
L_0x1380999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ea4c60_0 .net/2u *"_ivl_11", 2 0, L_0x1380999a8;  1 drivers
v0x600002ea4cf0_0 .net *"_ivl_13", 0 0, L_0x600002d985a0;  1 drivers
L_0x1380999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ea4d80_0 .net/2u *"_ivl_15", 2 0, L_0x1380999f0;  1 drivers
v0x600002ea4e10_0 .net *"_ivl_17", 0 0, L_0x600002d98640;  1 drivers
v0x600002ea4ea0_0 .net *"_ivl_20", 0 0, L_0x6000037874f0;  1 drivers
v0x600002ea4f30_0 .net *"_ivl_22", 0 0, L_0x600003787560;  1 drivers
v0x600002ea4fc0_0 .net *"_ivl_24", 0 0, L_0x6000037875d0;  1 drivers
v0x600002ea5050_0 .net *"_ivl_25", 31 0, L_0x600002d986e0;  1 drivers
L_0x138099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ea50e0_0 .net *"_ivl_28", 15 0, L_0x138099a38;  1 drivers
L_0x138099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ea5170_0 .net/2u *"_ivl_29", 31 0, L_0x138099a80;  1 drivers
L_0x138099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002ea5200_0 .net *"_ivl_3", 1 0, L_0x138099918;  1 drivers
v0x600002ea5290_0 .net *"_ivl_31", 0 0, L_0x600002d98780;  1 drivers
L_0x138099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002ea5320_0 .net/2u *"_ivl_4", 3 0, L_0x138099960;  1 drivers
v0x600002ea53b0_0 .net *"_ivl_6", 0 0, L_0x600002d98460;  1 drivers
v0x600002ea5440_0 .net "do_clear", 0 0, L_0x600003787640;  1 drivers
v0x600002ea54d0_0 .net "load_weight", 0 0, L_0x600003787480;  1 drivers
v0x600002ea5560_0 .net "weight_in", 7 0, L_0x600002d98500;  1 drivers
L_0x600002d983c0 .concat [ 2 2 0 0], v0x600002ed6880_0, L_0x138099918;
L_0x600002d98460 .cmp/eq 4, L_0x600002d983c0, L_0x138099960;
L_0x600002d985a0 .cmp/eq 3, v0x600002eacab0_0, L_0x1380999a8;
L_0x600002d98640 .cmp/eq 3, v0x600002eacab0_0, L_0x1380999f0;
L_0x600002d986e0 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x138099a38;
L_0x600002d98780 .cmp/eq 32, L_0x600002d986e0, L_0x138099a80;
S_0x1346853a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134685230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000328a780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000328a7c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002ea4090_0 .net *"_ivl_11", 0 0, L_0x600002d98a00;  1 drivers
v0x600002ea4120_0 .net *"_ivl_12", 15 0, L_0x600002d98aa0;  1 drivers
v0x600002ea41b0_0 .net/s *"_ivl_4", 15 0, L_0x600002d98820;  1 drivers
v0x600002ea4240_0 .net/s *"_ivl_6", 15 0, L_0x600002d988c0;  1 drivers
v0x600002ea42d0_0 .net/s "a_signed", 7 0, v0x600002ea4480_0;  1 drivers
v0x600002ea4360_0 .net "act_in", 7 0, v0x600002ea2e20_0;  alias, 1 drivers
v0x600002ea43f0_0 .var "act_out", 7 0;
v0x600002ea4480_0 .var "act_reg", 7 0;
v0x600002ea4510_0 .net "clear_acc", 0 0, L_0x600003787640;  alias, 1 drivers
v0x600002ea45a0_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002ea4630_0 .net "enable", 0 0, L_0x600003783100;  alias, 1 drivers
v0x600002ea46c0_0 .net "load_weight", 0 0, L_0x600003787480;  alias, 1 drivers
v0x600002ea4750_0 .net/s "product", 15 0, L_0x600002d98960;  1 drivers
v0x600002ea47e0_0 .net/s "product_ext", 31 0, L_0x600002d98b40;  1 drivers
v0x600002ea4870_0 .net "psum_in", 31 0, v0x600002ebf2a0_0;  alias, 1 drivers
v0x600002ea4900_0 .var "psum_out", 31 0;
v0x600002ea4990_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002ea4a20_0 .net/s "w_signed", 7 0, v0x600002ea4b40_0;  1 drivers
v0x600002ea4ab0_0 .net "weight_in", 7 0, L_0x600002d98500;  alias, 1 drivers
v0x600002ea4b40_0 .var "weight_reg", 7 0;
L_0x600002d98820 .extend/s 16, v0x600002ea4480_0;
L_0x600002d988c0 .extend/s 16, v0x600002ea4b40_0;
L_0x600002d98960 .arith/mult 16, L_0x600002d98820, L_0x600002d988c0;
L_0x600002d98a00 .part L_0x600002d98960, 15, 1;
LS_0x600002d98aa0_0_0 .concat [ 1 1 1 1], L_0x600002d98a00, L_0x600002d98a00, L_0x600002d98a00, L_0x600002d98a00;
LS_0x600002d98aa0_0_4 .concat [ 1 1 1 1], L_0x600002d98a00, L_0x600002d98a00, L_0x600002d98a00, L_0x600002d98a00;
LS_0x600002d98aa0_0_8 .concat [ 1 1 1 1], L_0x600002d98a00, L_0x600002d98a00, L_0x600002d98a00, L_0x600002d98a00;
LS_0x600002d98aa0_0_12 .concat [ 1 1 1 1], L_0x600002d98a00, L_0x600002d98a00, L_0x600002d98a00, L_0x600002d98a00;
L_0x600002d98aa0 .concat [ 4 4 4 4], LS_0x600002d98aa0_0_0, LS_0x600002d98aa0_0_4, LS_0x600002d98aa0_0_8, LS_0x600002d98aa0_0_12;
L_0x600002d98b40 .concat [ 16 16 0 0], L_0x600002d98960, L_0x600002d98aa0;
S_0x134682be0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009cc540 .param/l "row" 1 7 213, +C4<011>;
S_0x134682d50 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x134682be0;
 .timescale 0 0;
P_0x6000009cc5c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600003787790 .functor AND 1, v0x600002ed6910_0, L_0x600002d98c80, C4<1>, C4<1>;
L_0x600003787800 .functor AND 1, L_0x600002d98e60, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x600003787870 .functor OR 1, L_0x600002d98dc0, L_0x600003787800, C4<0>, C4<0>;
L_0x6000037878e0 .functor AND 1, L_0x13809a4a0, L_0x600003787870, C4<1>, C4<1>;
L_0x600003787950 .functor AND 1, L_0x6000037878e0, L_0x600002d98fa0, C4<1>, C4<1>;
v0x600002ea6130_0 .net *"_ivl_0", 2 0, L_0x600002d98be0;  1 drivers
L_0x138099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ea61c0_0 .net/2u *"_ivl_11", 2 0, L_0x138099b58;  1 drivers
v0x600002ea6250_0 .net *"_ivl_13", 0 0, L_0x600002d98dc0;  1 drivers
L_0x138099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ea62e0_0 .net/2u *"_ivl_15", 2 0, L_0x138099ba0;  1 drivers
v0x600002ea6370_0 .net *"_ivl_17", 0 0, L_0x600002d98e60;  1 drivers
v0x600002ea6400_0 .net *"_ivl_20", 0 0, L_0x600003787800;  1 drivers
v0x600002ea6490_0 .net *"_ivl_22", 0 0, L_0x600003787870;  1 drivers
v0x600002ea6520_0 .net *"_ivl_24", 0 0, L_0x6000037878e0;  1 drivers
v0x600002ea65b0_0 .net *"_ivl_25", 31 0, L_0x600002d98f00;  1 drivers
L_0x138099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ea6640_0 .net *"_ivl_28", 15 0, L_0x138099be8;  1 drivers
L_0x138099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ea66d0_0 .net/2u *"_ivl_29", 31 0, L_0x138099c30;  1 drivers
L_0x138099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002ea6760_0 .net *"_ivl_3", 0 0, L_0x138099ac8;  1 drivers
v0x600002ea67f0_0 .net *"_ivl_31", 0 0, L_0x600002d98fa0;  1 drivers
L_0x138099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ea6880_0 .net/2u *"_ivl_4", 2 0, L_0x138099b10;  1 drivers
v0x600002ea6910_0 .net *"_ivl_6", 0 0, L_0x600002d98c80;  1 drivers
v0x600002ea69a0_0 .net "do_clear", 0 0, L_0x600003787950;  1 drivers
v0x600002ea6a30_0 .net "load_weight", 0 0, L_0x600003787790;  1 drivers
v0x600002ea6ac0_0 .net "weight_in", 7 0, L_0x600002d98d20;  1 drivers
L_0x600002d98be0 .concat [ 2 1 0 0], v0x600002ed6880_0, L_0x138099ac8;
L_0x600002d98c80 .cmp/eq 3, L_0x600002d98be0, L_0x138099b10;
L_0x600002d98dc0 .cmp/eq 3, v0x600002eacab0_0, L_0x138099b58;
L_0x600002d98e60 .cmp/eq 3, v0x600002eacab0_0, L_0x138099ba0;
L_0x600002d98f00 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x138099be8;
L_0x600002d98fa0 .cmp/eq 32, L_0x600002d98f00, L_0x138099c30;
S_0x134680590 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134682d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000328a800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000328a840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002ea55f0_0 .net *"_ivl_11", 0 0, L_0x600002d99220;  1 drivers
v0x600002ea5680_0 .net *"_ivl_12", 15 0, L_0x600002d992c0;  1 drivers
v0x600002ea5710_0 .net/s *"_ivl_4", 15 0, L_0x600002d99040;  1 drivers
v0x600002ea57a0_0 .net/s *"_ivl_6", 15 0, L_0x600002d990e0;  1 drivers
v0x600002ea5830_0 .net/s "a_signed", 7 0, v0x600002ea59e0_0;  1 drivers
v0x600002ea58c0_0 .net "act_in", 7 0, L_0x600003784150;  alias, 1 drivers
v0x600002ea5950_0 .var "act_out", 7 0;
v0x600002ea59e0_0 .var "act_reg", 7 0;
v0x600002ea5a70_0 .net "clear_acc", 0 0, L_0x600003787950;  alias, 1 drivers
v0x600002ea5b00_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002ea5b90_0 .net "enable", 0 0, L_0x600003783100;  alias, 1 drivers
v0x600002ea5c20_0 .net "load_weight", 0 0, L_0x600003787790;  alias, 1 drivers
v0x600002ea5cb0_0 .net/s "product", 15 0, L_0x600002d99180;  1 drivers
v0x600002ea5d40_0 .net/s "product_ext", 31 0, L_0x600002d99360;  1 drivers
v0x600002ea5dd0_0 .net "psum_in", 31 0, v0x600002ea0870_0;  alias, 1 drivers
v0x600002ea5e60_0 .var "psum_out", 31 0;
v0x600002ea5ef0_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002ea5f80_0 .net/s "w_signed", 7 0, v0x600002ea60a0_0;  1 drivers
v0x600002ea6010_0 .net "weight_in", 7 0, L_0x600002d98d20;  alias, 1 drivers
v0x600002ea60a0_0 .var "weight_reg", 7 0;
L_0x600002d99040 .extend/s 16, v0x600002ea59e0_0;
L_0x600002d990e0 .extend/s 16, v0x600002ea60a0_0;
L_0x600002d99180 .arith/mult 16, L_0x600002d99040, L_0x600002d990e0;
L_0x600002d99220 .part L_0x600002d99180, 15, 1;
LS_0x600002d992c0_0_0 .concat [ 1 1 1 1], L_0x600002d99220, L_0x600002d99220, L_0x600002d99220, L_0x600002d99220;
LS_0x600002d992c0_0_4 .concat [ 1 1 1 1], L_0x600002d99220, L_0x600002d99220, L_0x600002d99220, L_0x600002d99220;
LS_0x600002d992c0_0_8 .concat [ 1 1 1 1], L_0x600002d99220, L_0x600002d99220, L_0x600002d99220, L_0x600002d99220;
LS_0x600002d992c0_0_12 .concat [ 1 1 1 1], L_0x600002d99220, L_0x600002d99220, L_0x600002d99220, L_0x600002d99220;
L_0x600002d992c0 .concat [ 4 4 4 4], LS_0x600002d992c0_0_0, LS_0x600002d992c0_0_4, LS_0x600002d992c0_0_8, LS_0x600002d992c0_0_12;
L_0x600002d99360 .concat [ 16 16 0 0], L_0x600002d99180, L_0x600002d992c0;
S_0x134680700 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x134682be0;
 .timescale 0 0;
P_0x6000009cc6c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600003787aa0 .functor AND 1, v0x600002ed6910_0, L_0x600002d994a0, C4<1>, C4<1>;
L_0x600003787b10 .functor AND 1, L_0x600002d99680, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x600003787b80 .functor OR 1, L_0x600002d995e0, L_0x600003787b10, C4<0>, C4<0>;
L_0x600003787bf0 .functor AND 1, L_0x13809a4a0, L_0x600003787b80, C4<1>, C4<1>;
L_0x600003787c60 .functor AND 1, L_0x600003787bf0, L_0x600002d997c0, C4<1>, C4<1>;
v0x600002ea7690_0 .net *"_ivl_0", 2 0, L_0x600002d99400;  1 drivers
L_0x138099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ea7720_0 .net/2u *"_ivl_11", 2 0, L_0x138099d08;  1 drivers
v0x600002ea77b0_0 .net *"_ivl_13", 0 0, L_0x600002d995e0;  1 drivers
L_0x138099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ea7840_0 .net/2u *"_ivl_15", 2 0, L_0x138099d50;  1 drivers
v0x600002ea78d0_0 .net *"_ivl_17", 0 0, L_0x600002d99680;  1 drivers
v0x600002ea7960_0 .net *"_ivl_20", 0 0, L_0x600003787b10;  1 drivers
v0x600002ea79f0_0 .net *"_ivl_22", 0 0, L_0x600003787b80;  1 drivers
v0x600002ea7a80_0 .net *"_ivl_24", 0 0, L_0x600003787bf0;  1 drivers
v0x600002ea7b10_0 .net *"_ivl_25", 31 0, L_0x600002d99720;  1 drivers
L_0x138099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ea7ba0_0 .net *"_ivl_28", 15 0, L_0x138099d98;  1 drivers
L_0x138099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ea7c30_0 .net/2u *"_ivl_29", 31 0, L_0x138099de0;  1 drivers
L_0x138099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002ea7cc0_0 .net *"_ivl_3", 0 0, L_0x138099c78;  1 drivers
v0x600002ea7d50_0 .net *"_ivl_31", 0 0, L_0x600002d997c0;  1 drivers
L_0x138099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002ea7de0_0 .net/2u *"_ivl_4", 2 0, L_0x138099cc0;  1 drivers
v0x600002ea7e70_0 .net *"_ivl_6", 0 0, L_0x600002d994a0;  1 drivers
v0x600002ea7f00_0 .net "do_clear", 0 0, L_0x600003787c60;  1 drivers
v0x600002ea8000_0 .net "load_weight", 0 0, L_0x600003787aa0;  1 drivers
v0x600002ea8090_0 .net "weight_in", 7 0, L_0x600002d99540;  1 drivers
L_0x600002d99400 .concat [ 2 1 0 0], v0x600002ed6880_0, L_0x138099c78;
L_0x600002d994a0 .cmp/eq 3, L_0x600002d99400, L_0x138099cc0;
L_0x600002d995e0 .cmp/eq 3, v0x600002eacab0_0, L_0x138099d08;
L_0x600002d99680 .cmp/eq 3, v0x600002eacab0_0, L_0x138099d50;
L_0x600002d99720 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x138099d98;
L_0x600002d997c0 .cmp/eq 32, L_0x600002d99720, L_0x138099de0;
S_0x13467df40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134680700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000328a880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000328a8c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002ea6b50_0 .net *"_ivl_11", 0 0, L_0x600002d99a40;  1 drivers
v0x600002ea6be0_0 .net *"_ivl_12", 15 0, L_0x600002d99ae0;  1 drivers
v0x600002ea6c70_0 .net/s *"_ivl_4", 15 0, L_0x600002d99860;  1 drivers
v0x600002ea6d00_0 .net/s *"_ivl_6", 15 0, L_0x600002d99900;  1 drivers
v0x600002ea6d90_0 .net/s "a_signed", 7 0, v0x600002ea6f40_0;  1 drivers
v0x600002ea6e20_0 .net "act_in", 7 0, v0x600002ea5950_0;  alias, 1 drivers
v0x600002ea6eb0_0 .var "act_out", 7 0;
v0x600002ea6f40_0 .var "act_reg", 7 0;
v0x600002ea6fd0_0 .net "clear_acc", 0 0, L_0x600003787c60;  alias, 1 drivers
v0x600002ea7060_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002ea70f0_0 .net "enable", 0 0, L_0x600003783100;  alias, 1 drivers
v0x600002ea7180_0 .net "load_weight", 0 0, L_0x600003787aa0;  alias, 1 drivers
v0x600002ea7210_0 .net/s "product", 15 0, L_0x600002d999a0;  1 drivers
v0x600002ea72a0_0 .net/s "product_ext", 31 0, L_0x600002d99b80;  1 drivers
v0x600002ea7330_0 .net "psum_in", 31 0, v0x600002ea1dd0_0;  alias, 1 drivers
v0x600002ea73c0_0 .var "psum_out", 31 0;
v0x600002ea7450_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002ea74e0_0 .net/s "w_signed", 7 0, v0x600002ea7600_0;  1 drivers
v0x600002ea7570_0 .net "weight_in", 7 0, L_0x600002d99540;  alias, 1 drivers
v0x600002ea7600_0 .var "weight_reg", 7 0;
L_0x600002d99860 .extend/s 16, v0x600002ea6f40_0;
L_0x600002d99900 .extend/s 16, v0x600002ea7600_0;
L_0x600002d999a0 .arith/mult 16, L_0x600002d99860, L_0x600002d99900;
L_0x600002d99a40 .part L_0x600002d999a0, 15, 1;
LS_0x600002d99ae0_0_0 .concat [ 1 1 1 1], L_0x600002d99a40, L_0x600002d99a40, L_0x600002d99a40, L_0x600002d99a40;
LS_0x600002d99ae0_0_4 .concat [ 1 1 1 1], L_0x600002d99a40, L_0x600002d99a40, L_0x600002d99a40, L_0x600002d99a40;
LS_0x600002d99ae0_0_8 .concat [ 1 1 1 1], L_0x600002d99a40, L_0x600002d99a40, L_0x600002d99a40, L_0x600002d99a40;
LS_0x600002d99ae0_0_12 .concat [ 1 1 1 1], L_0x600002d99a40, L_0x600002d99a40, L_0x600002d99a40, L_0x600002d99a40;
L_0x600002d99ae0 .concat [ 4 4 4 4], LS_0x600002d99ae0_0_0, LS_0x600002d99ae0_0_4, LS_0x600002d99ae0_0_8, LS_0x600002d99ae0_0_12;
L_0x600002d99b80 .concat [ 16 16 0 0], L_0x600002d999a0, L_0x600002d99ae0;
S_0x13467e0b0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x134682be0;
 .timescale 0 0;
P_0x6000009cc7c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600003787db0 .functor AND 1, v0x600002ed6910_0, L_0x600002d99cc0, C4<1>, C4<1>;
L_0x600003787e20 .functor AND 1, L_0x600002d99ea0, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x600003787e90 .functor OR 1, L_0x600002d99e00, L_0x600003787e20, C4<0>, C4<0>;
L_0x600003787f00 .functor AND 1, L_0x13809a4a0, L_0x600003787e90, C4<1>, C4<1>;
L_0x600003787f70 .functor AND 1, L_0x600003787f00, L_0x600002d99fe0, C4<1>, C4<1>;
v0x600002ea8c60_0 .net *"_ivl_0", 3 0, L_0x600002d99c20;  1 drivers
L_0x138099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ea8cf0_0 .net/2u *"_ivl_11", 2 0, L_0x138099eb8;  1 drivers
v0x600002ea8d80_0 .net *"_ivl_13", 0 0, L_0x600002d99e00;  1 drivers
L_0x138099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ea8e10_0 .net/2u *"_ivl_15", 2 0, L_0x138099f00;  1 drivers
v0x600002ea8ea0_0 .net *"_ivl_17", 0 0, L_0x600002d99ea0;  1 drivers
v0x600002ea8f30_0 .net *"_ivl_20", 0 0, L_0x600003787e20;  1 drivers
v0x600002ea8fc0_0 .net *"_ivl_22", 0 0, L_0x600003787e90;  1 drivers
v0x600002ea9050_0 .net *"_ivl_24", 0 0, L_0x600003787f00;  1 drivers
v0x600002ea90e0_0 .net *"_ivl_25", 31 0, L_0x600002d99f40;  1 drivers
L_0x138099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ea9170_0 .net *"_ivl_28", 15 0, L_0x138099f48;  1 drivers
L_0x138099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ea9200_0 .net/2u *"_ivl_29", 31 0, L_0x138099f90;  1 drivers
L_0x138099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002ea9290_0 .net *"_ivl_3", 1 0, L_0x138099e28;  1 drivers
v0x600002ea9320_0 .net *"_ivl_31", 0 0, L_0x600002d99fe0;  1 drivers
L_0x138099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002ea93b0_0 .net/2u *"_ivl_4", 3 0, L_0x138099e70;  1 drivers
v0x600002ea9440_0 .net *"_ivl_6", 0 0, L_0x600002d99cc0;  1 drivers
v0x600002ea94d0_0 .net "do_clear", 0 0, L_0x600003787f70;  1 drivers
v0x600002ea9560_0 .net "load_weight", 0 0, L_0x600003787db0;  1 drivers
v0x600002ea95f0_0 .net "weight_in", 7 0, L_0x600002d99d60;  1 drivers
L_0x600002d99c20 .concat [ 2 2 0 0], v0x600002ed6880_0, L_0x138099e28;
L_0x600002d99cc0 .cmp/eq 4, L_0x600002d99c20, L_0x138099e70;
L_0x600002d99e00 .cmp/eq 3, v0x600002eacab0_0, L_0x138099eb8;
L_0x600002d99ea0 .cmp/eq 3, v0x600002eacab0_0, L_0x138099f00;
L_0x600002d99f40 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x138099f48;
L_0x600002d99fe0 .cmp/eq 32, L_0x600002d99f40, L_0x138099f90;
S_0x13467b8f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13467e0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000328a900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000328a940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002ea8120_0 .net *"_ivl_11", 0 0, L_0x600002d9a260;  1 drivers
v0x600002ea81b0_0 .net *"_ivl_12", 15 0, L_0x600002d9a300;  1 drivers
v0x600002ea8240_0 .net/s *"_ivl_4", 15 0, L_0x600002d9a080;  1 drivers
v0x600002ea82d0_0 .net/s *"_ivl_6", 15 0, L_0x600002d9a120;  1 drivers
v0x600002ea8360_0 .net/s "a_signed", 7 0, v0x600002ea8510_0;  1 drivers
v0x600002ea83f0_0 .net "act_in", 7 0, v0x600002ea6eb0_0;  alias, 1 drivers
v0x600002ea8480_0 .var "act_out", 7 0;
v0x600002ea8510_0 .var "act_reg", 7 0;
v0x600002ea85a0_0 .net "clear_acc", 0 0, L_0x600003787f70;  alias, 1 drivers
v0x600002ea8630_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002ea86c0_0 .net "enable", 0 0, L_0x600003783100;  alias, 1 drivers
v0x600002ea8750_0 .net "load_weight", 0 0, L_0x600003787db0;  alias, 1 drivers
v0x600002ea87e0_0 .net/s "product", 15 0, L_0x600002d9a1c0;  1 drivers
v0x600002ea8870_0 .net/s "product_ext", 31 0, L_0x600002d9a3a0;  1 drivers
v0x600002ea8900_0 .net "psum_in", 31 0, v0x600002ea3330_0;  alias, 1 drivers
v0x600002ea8990_0 .var "psum_out", 31 0;
v0x600002ea8a20_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002ea8ab0_0 .net/s "w_signed", 7 0, v0x600002ea8bd0_0;  1 drivers
v0x600002ea8b40_0 .net "weight_in", 7 0, L_0x600002d99d60;  alias, 1 drivers
v0x600002ea8bd0_0 .var "weight_reg", 7 0;
L_0x600002d9a080 .extend/s 16, v0x600002ea8510_0;
L_0x600002d9a120 .extend/s 16, v0x600002ea8bd0_0;
L_0x600002d9a1c0 .arith/mult 16, L_0x600002d9a080, L_0x600002d9a120;
L_0x600002d9a260 .part L_0x600002d9a1c0, 15, 1;
LS_0x600002d9a300_0_0 .concat [ 1 1 1 1], L_0x600002d9a260, L_0x600002d9a260, L_0x600002d9a260, L_0x600002d9a260;
LS_0x600002d9a300_0_4 .concat [ 1 1 1 1], L_0x600002d9a260, L_0x600002d9a260, L_0x600002d9a260, L_0x600002d9a260;
LS_0x600002d9a300_0_8 .concat [ 1 1 1 1], L_0x600002d9a260, L_0x600002d9a260, L_0x600002d9a260, L_0x600002d9a260;
LS_0x600002d9a300_0_12 .concat [ 1 1 1 1], L_0x600002d9a260, L_0x600002d9a260, L_0x600002d9a260, L_0x600002d9a260;
L_0x600002d9a300 .concat [ 4 4 4 4], LS_0x600002d9a300_0_0, LS_0x600002d9a300_0_4, LS_0x600002d9a300_0_8, LS_0x600002d9a300_0_12;
L_0x600002d9a3a0 .concat [ 16 16 0 0], L_0x600002d9a1c0, L_0x600002d9a300;
S_0x13467ba60 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x134682be0;
 .timescale 0 0;
P_0x6000009cc8c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600003783f00 .functor AND 1, v0x600002ed6910_0, L_0x600002d9a4e0, C4<1>, C4<1>;
L_0x600003783db0 .functor AND 1, L_0x600002d9a6c0, v0x600002ed53b0_0, C4<1>, C4<1>;
L_0x600003783e20 .functor OR 1, L_0x600002d9a620, L_0x600003783db0, C4<0>, C4<0>;
L_0x600003783cd0 .functor AND 1, L_0x13809a4a0, L_0x600003783e20, C4<1>, C4<1>;
L_0x600003783d40 .functor AND 1, L_0x600003783cd0, L_0x600002d9a800, C4<1>, C4<1>;
v0x600002eaa1c0_0 .net *"_ivl_0", 3 0, L_0x600002d9a440;  1 drivers
L_0x13809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002eaa250_0 .net/2u *"_ivl_11", 2 0, L_0x13809a068;  1 drivers
v0x600002eaa2e0_0 .net *"_ivl_13", 0 0, L_0x600002d9a620;  1 drivers
L_0x13809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002eaa370_0 .net/2u *"_ivl_15", 2 0, L_0x13809a0b0;  1 drivers
v0x600002eaa400_0 .net *"_ivl_17", 0 0, L_0x600002d9a6c0;  1 drivers
v0x600002eaa490_0 .net *"_ivl_20", 0 0, L_0x600003783db0;  1 drivers
v0x600002eaa520_0 .net *"_ivl_22", 0 0, L_0x600003783e20;  1 drivers
v0x600002eaa5b0_0 .net *"_ivl_24", 0 0, L_0x600003783cd0;  1 drivers
v0x600002eaa640_0 .net *"_ivl_25", 31 0, L_0x600002d9a760;  1 drivers
L_0x13809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eaa6d0_0 .net *"_ivl_28", 15 0, L_0x13809a0f8;  1 drivers
L_0x13809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eaa760_0 .net/2u *"_ivl_29", 31 0, L_0x13809a140;  1 drivers
L_0x138099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002eaa7f0_0 .net *"_ivl_3", 1 0, L_0x138099fd8;  1 drivers
v0x600002eaa880_0 .net *"_ivl_31", 0 0, L_0x600002d9a800;  1 drivers
L_0x13809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002eaa910_0 .net/2u *"_ivl_4", 3 0, L_0x13809a020;  1 drivers
v0x600002eaa9a0_0 .net *"_ivl_6", 0 0, L_0x600002d9a4e0;  1 drivers
v0x600002eaaa30_0 .net "do_clear", 0 0, L_0x600003783d40;  1 drivers
v0x600002eaaac0_0 .net "load_weight", 0 0, L_0x600003783f00;  1 drivers
v0x600002eaab50_0 .net "weight_in", 7 0, L_0x600002d9a580;  1 drivers
L_0x600002d9a440 .concat [ 2 2 0 0], v0x600002ed6880_0, L_0x138099fd8;
L_0x600002d9a4e0 .cmp/eq 4, L_0x600002d9a440, L_0x13809a020;
L_0x600002d9a620 .cmp/eq 3, v0x600002eacab0_0, L_0x13809a068;
L_0x600002d9a6c0 .cmp/eq 3, v0x600002eacab0_0, L_0x13809a0b0;
L_0x600002d9a760 .concat [ 16 16 0 0], v0x600002eac1b0_0, L_0x13809a0f8;
L_0x600002d9a800 .cmp/eq 32, L_0x600002d9a760, L_0x13809a140;
S_0x134674600 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13467ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000328a980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000328a9c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002ea9680_0 .net *"_ivl_11", 0 0, L_0x600002d9aa80;  1 drivers
v0x600002ea9710_0 .net *"_ivl_12", 15 0, L_0x600002d9ab20;  1 drivers
v0x600002ea97a0_0 .net/s *"_ivl_4", 15 0, L_0x600002d9a8a0;  1 drivers
v0x600002ea9830_0 .net/s *"_ivl_6", 15 0, L_0x600002d9a940;  1 drivers
v0x600002ea98c0_0 .net/s "a_signed", 7 0, v0x600002ea9a70_0;  1 drivers
v0x600002ea9950_0 .net "act_in", 7 0, v0x600002ea8480_0;  alias, 1 drivers
v0x600002ea99e0_0 .var "act_out", 7 0;
v0x600002ea9a70_0 .var "act_reg", 7 0;
v0x600002ea9b00_0 .net "clear_acc", 0 0, L_0x600003783d40;  alias, 1 drivers
v0x600002ea9b90_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002ea9c20_0 .net "enable", 0 0, L_0x600003783100;  alias, 1 drivers
v0x600002ea9cb0_0 .net "load_weight", 0 0, L_0x600003783f00;  alias, 1 drivers
v0x600002ea9d40_0 .net/s "product", 15 0, L_0x600002d9a9e0;  1 drivers
v0x600002ea9dd0_0 .net/s "product_ext", 31 0, L_0x600002d9abc0;  1 drivers
v0x600002ea9e60_0 .net "psum_in", 31 0, v0x600002ea4900_0;  alias, 1 drivers
v0x600002ea9ef0_0 .var "psum_out", 31 0;
v0x600002ea9f80_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002eaa010_0 .net/s "w_signed", 7 0, v0x600002eaa130_0;  1 drivers
v0x600002eaa0a0_0 .net "weight_in", 7 0, L_0x600002d9a580;  alias, 1 drivers
v0x600002eaa130_0 .var "weight_reg", 7 0;
L_0x600002d9a8a0 .extend/s 16, v0x600002ea9a70_0;
L_0x600002d9a940 .extend/s 16, v0x600002eaa130_0;
L_0x600002d9a9e0 .arith/mult 16, L_0x600002d9a8a0, L_0x600002d9a940;
L_0x600002d9aa80 .part L_0x600002d9a9e0, 15, 1;
LS_0x600002d9ab20_0_0 .concat [ 1 1 1 1], L_0x600002d9aa80, L_0x600002d9aa80, L_0x600002d9aa80, L_0x600002d9aa80;
LS_0x600002d9ab20_0_4 .concat [ 1 1 1 1], L_0x600002d9aa80, L_0x600002d9aa80, L_0x600002d9aa80, L_0x600002d9aa80;
LS_0x600002d9ab20_0_8 .concat [ 1 1 1 1], L_0x600002d9aa80, L_0x600002d9aa80, L_0x600002d9aa80, L_0x600002d9aa80;
LS_0x600002d9ab20_0_12 .concat [ 1 1 1 1], L_0x600002d9aa80, L_0x600002d9aa80, L_0x600002d9aa80, L_0x600002d9aa80;
L_0x600002d9ab20 .concat [ 4 4 4 4], LS_0x600002d9ab20_0_0, LS_0x600002d9ab20_0_4, LS_0x600002d9ab20_0_8, LS_0x600002d9ab20_0_12;
L_0x600002d9abc0 .concat [ 16 16 0 0], L_0x600002d9a9e0, L_0x600002d9ab20;
S_0x134674770 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009cc9c0 .param/l "row" 1 7 198, +C4<00>;
L_0x600003784380 .functor BUFZ 8, v0x600002eb4990_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x134671fb0 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009cca40 .param/l "row" 1 7 198, +C4<01>;
L_0x600003784230 .functor BUFZ 8, v0x600002eb4c60_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x134672120 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009ccac0 .param/l "row" 1 7 198, +C4<010>;
L_0x6000037842a0 .functor BUFZ 8, v0x600002eb4f30_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13466f960 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009ccb40 .param/l "row" 1 7 198, +C4<011>;
L_0x600003784150 .functor BUFZ 8, v0x600002eb5200_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13466fad0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009ccbc0 .param/l "col" 1 7 279, +C4<00>;
L_0x6000037811f0 .functor BUFZ 32, v0x600002eb4630_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002eaabe0_0 .net *"_ivl_2", 31 0, L_0x6000037811f0;  1 drivers
S_0x13466d310 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009ccc40 .param/l "col" 1 7 279, +C4<01>;
L_0x600003780d90 .functor BUFZ 32, v0x600002eb4750_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002eaac70_0 .net *"_ivl_2", 31 0, L_0x600003780d90;  1 drivers
S_0x13466d480 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009cccc0 .param/l "col" 1 7 279, +C4<010>;
L_0x600003780930 .functor BUFZ 32, v0x600002eb4870_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002eaad00_0 .net *"_ivl_2", 31 0, L_0x600003780930;  1 drivers
S_0x1346a62c0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009ccd40 .param/l "col" 1 7 279, +C4<011>;
L_0x6000037804d0 .functor BUFZ 32, L_0x600003781650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002eaad90_0 .net *"_ivl_2", 31 0, L_0x6000037804d0;  1 drivers
S_0x1346a6430 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009ccdc0 .param/l "col" 1 7 206, +C4<00>;
S_0x134699290 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009cce40 .param/l "col" 1 7 206, +C4<01>;
S_0x134699400 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009ccec0 .param/l "col" 1 7 206, +C4<010>;
S_0x134699570 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x1346900c0;
 .timescale 0 0;
P_0x6000009ccf40 .param/l "col" 1 7 206, +C4<011>;
S_0x1346689f0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x13466aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x134668b60 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x134668ba0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x134668be0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x134668c20 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x134668c60 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x134668ca0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000037888c0 .functor BUFZ 256, v0x600002eaf4e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003788930 .functor BUFZ 256, v0x600002ed0090_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000037889a0 .functor BUFZ 256, v0x600002eaee20_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002eae400_0 .var/i "b", 31 0;
v0x600002eae490 .array "bank_addr", 3 0, 7 0;
v0x600002eae520_0 .net "bank_dma", 1 0, L_0x600002d9e8a0;  1 drivers
v0x600002eae5b0_0 .var "bank_dma_d", 1 0;
v0x600002eae640_0 .net "bank_mxu_a", 1 0, L_0x600002d9e6c0;  1 drivers
v0x600002eae6d0_0 .var "bank_mxu_a_d", 1 0;
v0x600002eae760_0 .net "bank_mxu_o", 1 0, L_0x600002d9e760;  1 drivers
v0x600002eae7f0_0 .net "bank_mxu_w", 1 0, L_0x600002d9e620;  1 drivers
v0x600002eae880_0 .var "bank_mxu_w_d", 1 0;
v0x600002eae910 .array "bank_rdata", 3 0;
v0x600002eae910_0 .net v0x600002eae910 0, 255 0, v0x600002ead050_0; 1 drivers
v0x600002eae910_1 .net v0x600002eae910 1, 255 0, v0x600002ead560_0; 1 drivers
v0x600002eae910_2 .net v0x600002eae910 2, 255 0, v0x600002eada70_0; 1 drivers
v0x600002eae910_3 .net v0x600002eae910 3, 255 0, v0x600002eadf80_0; 1 drivers
v0x600002eae9a0_0 .var "bank_re", 3 0;
v0x600002eaea30_0 .net "bank_vpu", 1 0, L_0x600002d9e800;  1 drivers
v0x600002eaeac0_0 .var "bank_vpu_d", 1 0;
v0x600002eaeb50 .array "bank_wdata", 3 0, 255 0;
v0x600002eaebe0_0 .var "bank_we", 3 0;
v0x600002eaec70_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002eaed00_0 .net "dma_addr", 19 0, v0x600002eb0ea0_0;  alias, 1 drivers
v0x600002eaed90_0 .net "dma_rdata", 255 0, L_0x6000037889a0;  alias, 1 drivers
v0x600002eaee20_0 .var "dma_rdata_reg", 255 0;
v0x600002eaeeb0_0 .net "dma_re", 0 0, L_0x600003788380;  alias, 1 drivers
v0x600002eaef40_0 .net "dma_ready", 0 0, L_0x600002d9eee0;  alias, 1 drivers
v0x600002eaefd0_0 .net "dma_wdata", 255 0, L_0x6000037882a0;  alias, 1 drivers
v0x600002eaf060_0 .net "dma_we", 0 0, L_0x600003788310;  alias, 1 drivers
v0x600002eaf0f0_0 .var "grant_dma", 3 0;
v0x600002eaf180_0 .var "grant_mxu_a", 3 0;
v0x600002eaf210_0 .var "grant_mxu_o", 3 0;
v0x600002eaf2a0_0 .var "grant_mxu_w", 3 0;
v0x600002eaf330_0 .var "grant_vpu", 3 0;
v0x600002eaf3c0_0 .net "mxu_a_addr", 19 0, L_0x600002d9b980;  alias, 1 drivers
v0x600002eaf450_0 .net "mxu_a_rdata", 255 0, L_0x6000037888c0;  alias, 1 drivers
v0x600002eaf4e0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600002eaf570_0 .net "mxu_a_re", 0 0, L_0x600002d9ba20;  alias, 1 drivers
v0x600002eaf600_0 .net "mxu_a_ready", 0 0, L_0x600002d9eda0;  alias, 1 drivers
v0x600002eaf690_0 .net "mxu_o_addr", 19 0, L_0x600002d9bc00;  alias, 1 drivers
v0x600002eaf720_0 .net "mxu_o_ready", 0 0, L_0x600002d9ee40;  alias, 1 drivers
v0x600002eaf7b0_0 .net "mxu_o_wdata", 255 0, L_0x600002d9bde0;  alias, 1 drivers
v0x600002eaf840_0 .net "mxu_o_we", 0 0, L_0x60000379ea70;  alias, 1 drivers
v0x600002eaf8d0_0 .net "mxu_w_addr", 19 0, L_0x600002d9b700;  alias, 1 drivers
v0x600002eaf960_0 .net "mxu_w_rdata", 255 0, v0x600002eaf9f0_0;  alias, 1 drivers
v0x600002eaf9f0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600002eafa80_0 .net "mxu_w_re", 0 0, L_0x600002d9b7a0;  alias, 1 drivers
v0x600002eafb10_0 .net "mxu_w_ready", 0 0, L_0x600002d9ec60;  alias, 1 drivers
v0x600002eafba0_0 .var "req_dma", 3 0;
v0x600002eafc30_0 .var "req_mxu_a", 3 0;
v0x600002eafcc0_0 .var "req_mxu_o", 3 0;
v0x600002eafd50_0 .var "req_mxu_w", 3 0;
v0x600002eafde0_0 .var "req_vpu", 3 0;
v0x600002eafe70_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002eaff00_0 .net "vpu_addr", 19 0, v0x600002ed1680_0;  alias, 1 drivers
v0x600002ed0000_0 .net "vpu_rdata", 255 0, L_0x600003788930;  alias, 1 drivers
v0x600002ed0090_0 .var "vpu_rdata_reg", 255 0;
v0x600002ed0120_0 .net "vpu_re", 0 0, L_0x600003788150;  alias, 1 drivers
v0x600002ed01b0_0 .net "vpu_ready", 0 0, L_0x600002d9ed00;  alias, 1 drivers
v0x600002ed0240_0 .net "vpu_wdata", 255 0, L_0x600003788070;  alias, 1 drivers
v0x600002ed02d0_0 .net "vpu_we", 0 0, L_0x6000037880e0;  alias, 1 drivers
v0x600002ed0360_0 .net "word_dma", 7 0, L_0x600002d9ebc0;  1 drivers
v0x600002ed03f0_0 .net "word_mxu_a", 7 0, L_0x600002d9e9e0;  1 drivers
v0x600002ed0480_0 .net "word_mxu_o", 7 0, L_0x600002d9ea80;  1 drivers
v0x600002ed0510_0 .net "word_mxu_w", 7 0, L_0x600002d9e940;  1 drivers
v0x600002ed05a0_0 .net "word_vpu", 7 0, L_0x600002d9eb20;  1 drivers
E_0x6000009cd740/0 .event anyedge, v0x600002eae880_0, v0x600002ead050_0, v0x600002ead560_0, v0x600002eada70_0;
E_0x6000009cd740/1 .event anyedge, v0x600002eadf80_0, v0x600002eae6d0_0, v0x600002eaeac0_0, v0x600002eae5b0_0;
E_0x6000009cd740 .event/or E_0x6000009cd740/0, E_0x6000009cd740/1;
E_0x6000009cd7c0/0 .event anyedge, v0x600002eafd50_0, v0x600002eafc30_0, v0x600002eafcc0_0, v0x600002eafde0_0;
E_0x6000009cd7c0/1 .event anyedge, v0x600002eafba0_0, v0x600002eaf2a0_0, v0x600002ed0510_0, v0x600002eaf180_0;
E_0x6000009cd7c0/2 .event anyedge, v0x600002ed03f0_0, v0x600002eaf210_0, v0x600002ed0480_0, v0x600002eaf7b0_0;
E_0x6000009cd7c0/3 .event anyedge, v0x600002eaf330_0, v0x600002ed05a0_0, v0x600002ed0240_0, v0x600002ed02d0_0;
E_0x6000009cd7c0/4 .event anyedge, v0x600002ed0120_0, v0x600002eaf0f0_0, v0x600002ed0360_0, v0x600002eb1170_0;
E_0x6000009cd7c0/5 .event anyedge, v0x600002eb1290_0, v0x600002eb0fc0_0;
E_0x6000009cd7c0 .event/or E_0x6000009cd7c0/0, E_0x6000009cd7c0/1, E_0x6000009cd7c0/2, E_0x6000009cd7c0/3, E_0x6000009cd7c0/4, E_0x6000009cd7c0/5;
E_0x6000009cd800/0 .event anyedge, v0x600002eafa80_0, v0x600002eae7f0_0, v0x600002eaf570_0, v0x600002eae640_0;
E_0x6000009cd800/1 .event anyedge, v0x600002eaf840_0, v0x600002eae760_0, v0x600002ed02d0_0, v0x600002ed0120_0;
E_0x6000009cd800/2 .event anyedge, v0x600002eaea30_0, v0x600002eb1290_0, v0x600002eb0fc0_0, v0x600002eae520_0;
E_0x6000009cd800 .event/or E_0x6000009cd800/0, E_0x6000009cd800/1, E_0x6000009cd800/2;
L_0x600002d9e120 .part v0x600002eaebe0_0, 0, 1;
L_0x600002d9e1c0 .part v0x600002eae9a0_0, 0, 1;
L_0x600002d9e260 .part v0x600002eaebe0_0, 1, 1;
L_0x600002d9e300 .part v0x600002eae9a0_0, 1, 1;
L_0x600002d9e3a0 .part v0x600002eaebe0_0, 2, 1;
L_0x600002d9e440 .part v0x600002eae9a0_0, 2, 1;
L_0x600002d9e4e0 .part v0x600002eaebe0_0, 3, 1;
L_0x600002d9e580 .part v0x600002eae9a0_0, 3, 1;
L_0x600002d9e620 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, L_0x600002d9b700 (v0x600002eae1c0_0) S_0x13469a350;
L_0x600002d9e6c0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, L_0x600002d9b980 (v0x600002eae1c0_0) S_0x13469a350;
L_0x600002d9e760 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, L_0x600002d9bc00 (v0x600002eae1c0_0) S_0x13469a350;
L_0x600002d9e800 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, v0x600002ed1680_0 (v0x600002eae1c0_0) S_0x13469a350;
L_0x600002d9e8a0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, v0x600002eb0ea0_0 (v0x600002eae1c0_0) S_0x13469a350;
L_0x600002d9e940 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, L_0x600002d9b700 (v0x600002eae2e0_0) S_0x13469a4c0;
L_0x600002d9e9e0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, L_0x600002d9b980 (v0x600002eae2e0_0) S_0x13469a4c0;
L_0x600002d9ea80 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, L_0x600002d9bc00 (v0x600002eae2e0_0) S_0x13469a4c0;
L_0x600002d9eb20 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, v0x600002ed1680_0 (v0x600002eae2e0_0) S_0x13469a4c0;
L_0x600002d9ebc0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, v0x600002eb0ea0_0 (v0x600002eae2e0_0) S_0x13469a4c0;
L_0x600002d9ec60 .part/v v0x600002eaf2a0_0, L_0x600002d9e620, 1;
L_0x600002d9eda0 .part/v v0x600002eaf180_0, L_0x600002d9e6c0, 1;
L_0x600002d9ee40 .part/v v0x600002eaf210_0, L_0x600002d9e760, 1;
L_0x600002d9ed00 .part/v v0x600002eaf330_0, L_0x600002d9e800, 1;
L_0x600002d9eee0 .part/v v0x600002eaf0f0_0, L_0x600002d9e8a0, 1;
S_0x134669b10 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x1346689f0;
 .timescale 0 0;
P_0x6000009cd840 .param/l "i" 1 9 184, +C4<00>;
S_0x134669c80 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x134669b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003289e80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003289ec0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002eae490_0 .array/port v0x600002eae490, 0;
v0x600002eace10_0 .net "addr", 7 0, v0x600002eae490_0;  1 drivers
v0x600002eacea0_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002eacf30_0 .var/i "i", 31 0;
v0x600002eacfc0 .array "mem", 255 0, 255 0;
v0x600002ead050_0 .var "rdata", 255 0;
v0x600002ead0e0_0 .net "re", 0 0, L_0x600002d9e1c0;  1 drivers
v0x600002eaeb50_0 .array/port v0x600002eaeb50, 0;
v0x600002ead170_0 .net "wdata", 255 0, v0x600002eaeb50_0;  1 drivers
v0x600002ead200_0 .net "we", 0 0, L_0x600002d9e120;  1 drivers
E_0x6000009cd940 .event posedge, v0x600002eb03f0_0;
S_0x13469fd00 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x1346689f0;
 .timescale 0 0;
P_0x6000009cd9c0 .param/l "i" 1 9 184, +C4<01>;
S_0x13469fe70 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13469fd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000328aa00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000328aa40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002eae490_1 .array/port v0x600002eae490, 1;
v0x600002ead320_0 .net "addr", 7 0, v0x600002eae490_1;  1 drivers
v0x600002ead3b0_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002ead440_0 .var/i "i", 31 0;
v0x600002ead4d0 .array "mem", 255 0, 255 0;
v0x600002ead560_0 .var "rdata", 255 0;
v0x600002ead5f0_0 .net "re", 0 0, L_0x600002d9e300;  1 drivers
v0x600002eaeb50_1 .array/port v0x600002eaeb50, 1;
v0x600002ead680_0 .net "wdata", 255 0, v0x600002eaeb50_1;  1 drivers
v0x600002ead710_0 .net "we", 0 0, L_0x600002d9e260;  1 drivers
S_0x13469ffe0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x1346689f0;
 .timescale 0 0;
P_0x6000009cdb00 .param/l "i" 1 9 184, +C4<010>;
S_0x134699f00 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13469ffe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000328aa80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000328aac0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002eae490_2 .array/port v0x600002eae490, 2;
v0x600002ead830_0 .net "addr", 7 0, v0x600002eae490_2;  1 drivers
v0x600002ead8c0_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002ead950_0 .var/i "i", 31 0;
v0x600002ead9e0 .array "mem", 255 0, 255 0;
v0x600002eada70_0 .var "rdata", 255 0;
v0x600002eadb00_0 .net "re", 0 0, L_0x600002d9e440;  1 drivers
v0x600002eaeb50_2 .array/port v0x600002eaeb50, 2;
v0x600002eadb90_0 .net "wdata", 255 0, v0x600002eaeb50_2;  1 drivers
v0x600002eadc20_0 .net "we", 0 0, L_0x600002d9e3a0;  1 drivers
S_0x13469a070 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x1346689f0;
 .timescale 0 0;
P_0x6000009cdc40 .param/l "i" 1 9 184, +C4<011>;
S_0x13469a1e0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13469a070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000328ab00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000328ab40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002eae490_3 .array/port v0x600002eae490, 3;
v0x600002eadd40_0 .net "addr", 7 0, v0x600002eae490_3;  1 drivers
v0x600002eaddd0_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002eade60_0 .var/i "i", 31 0;
v0x600002eadef0 .array "mem", 255 0, 255 0;
v0x600002eadf80_0 .var "rdata", 255 0;
v0x600002eae010_0 .net "re", 0 0, L_0x600002d9e580;  1 drivers
v0x600002eaeb50_3 .array/port v0x600002eaeb50, 3;
v0x600002eae0a0_0 .net "wdata", 255 0, v0x600002eaeb50_3;  1 drivers
v0x600002eae130_0 .net "we", 0 0, L_0x600002d9e4e0;  1 drivers
S_0x13469a350 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x1346689f0;
 .timescale 0 0;
v0x600002eae1c0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x13469a350
TD_tb_e2e_gemm_random.dut.sram_inst.get_bank ;
    %load/vec4 v0x600002eae1c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600002eae1c0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x13469a4c0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x1346689f0;
 .timescale 0 0;
v0x600002eae2e0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x13469a4c0
TD_tb_e2e_gemm_random.dut.sram_inst.get_word ;
    %load/vec4 v0x600002eae2e0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x13469a830 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x13466aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x134810000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x134810040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x134810080 .param/l "REDUCE_STAGES" 1 10 181, +C4<00000000000000000000000000000100>;
P_0x1348100c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x134810100 .param/l "S_DECODE" 1 10 92, C4<001>;
P_0x134810140 .param/l "S_DONE" 1 10 97, C4<110>;
P_0x134810180 .param/l "S_EXECUTE" 1 10 93, C4<010>;
P_0x1348101c0 .param/l "S_IDLE" 1 10 91, C4<000>;
P_0x134810200 .param/l "S_MEM_WAIT" 1 10 94, C4<011>;
P_0x134810240 .param/l "S_REDUCE" 1 10 95, C4<100>;
P_0x134810280 .param/l "S_WRITEBACK" 1 10 96, C4<101>;
P_0x1348102c0 .param/l "VOP_ADD" 1 10 59, C4<00000001>;
P_0x134810300 .param/l "VOP_BCAST" 1 10 73, C4<00110010>;
P_0x134810340 .param/l "VOP_GELU" 1 10 64, C4<00010001>;
P_0x134810380 .param/l "VOP_LOAD" 1 10 71, C4<00110000>;
P_0x1348103c0 .param/l "VOP_MADD" 1 10 62, C4<00000100>;
P_0x134810400 .param/l "VOP_MAX" 1 10 69, C4<00100001>;
P_0x134810440 .param/l "VOP_MIN" 1 10 70, C4<00100010>;
P_0x134810480 .param/l "VOP_MOV" 1 10 74, C4<00110011>;
P_0x1348104c0 .param/l "VOP_MUL" 1 10 61, C4<00000011>;
P_0x134810500 .param/l "VOP_RELU" 1 10 63, C4<00010000>;
P_0x134810540 .param/l "VOP_SIGMOID" 1 10 66, C4<00010011>;
P_0x134810580 .param/l "VOP_SILU" 1 10 65, C4<00010010>;
P_0x1348105c0 .param/l "VOP_STORE" 1 10 72, C4<00110001>;
P_0x134810600 .param/l "VOP_SUB" 1 10 60, C4<00000010>;
P_0x134810640 .param/l "VOP_SUM" 1 10 68, C4<00100000>;
P_0x134810680 .param/l "VOP_TANH" 1 10 67, C4<00010100>;
P_0x1348106c0 .param/l "VOP_ZERO" 1 10 75, C4<00110100>;
P_0x134810700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x60000379e920 .functor BUFZ 256, L_0x600002d9d7c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000379e840 .functor BUFZ 256, L_0x600002d9d900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000379e8b0 .functor BUFZ 1, v0x600002ed0f30_0, C4<0>, C4<0>, C4<0>;
L_0x600003788070 .functor BUFZ 256, v0x600002ed19e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000037880e0 .functor BUFZ 1, v0x600002ed1b00_0, C4<0>, C4<0>, C4<0>;
L_0x600003788150 .functor BUFZ 1, v0x600002ed1830_0, C4<0>, C4<0>, C4<0>;
v0x600002ed0630_0 .net *"_ivl_48", 255 0, L_0x600002d9d7c0;  1 drivers
v0x600002ed06c0_0 .net *"_ivl_50", 6 0, L_0x600002d9d860;  1 drivers
L_0x13809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002ed0750_0 .net *"_ivl_53", 1 0, L_0x13809a848;  1 drivers
v0x600002ed07e0_0 .net *"_ivl_56", 255 0, L_0x600002d9d900;  1 drivers
v0x600002ed0870_0 .net *"_ivl_58", 6 0, L_0x600002d9d9a0;  1 drivers
L_0x13809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002ed0900_0 .net *"_ivl_61", 1 0, L_0x13809a890;  1 drivers
L_0x13809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ed0990_0 .net/2u *"_ivl_64", 2 0, L_0x13809a8d8;  1 drivers
v0x600002ed0a20_0 .var "addr_reg", 19 0;
v0x600002ed0ab0_0 .var "alu_result", 255 0;
v0x600002ed0b40_0 .net "clk", 0 0, v0x600002ed7450_0;  alias, 1 drivers
v0x600002ed0bd0_0 .net "cmd", 127 0, v0x600002eb4360_0;  alias, 1 drivers
v0x600002ed0c60_0 .net "cmd_done", 0 0, L_0x60000379e8b0;  alias, 1 drivers
v0x600002ed0cf0_0 .net "cmd_ready", 0 0, L_0x600002d9da40;  alias, 1 drivers
v0x600002ed0d80_0 .var "cmd_reg", 127 0;
v0x600002ed0e10_0 .net "cmd_valid", 0 0, L_0x6000037848c0;  alias, 1 drivers
v0x600002ed0ea0_0 .net "count", 15 0, L_0x600002d9d720;  1 drivers
v0x600002ed0f30_0 .var "done_reg", 0 0;
v0x600002ed0fc0_0 .var "elem_count", 15 0;
v0x600002ed1050_0 .net "imm", 15 0, L_0x600002d9d5e0;  1 drivers
v0x600002ed10e0_0 .var/i "lane", 31 0;
v0x600002ed1170 .array "lane_a", 15 0;
v0x600002ed1170_0 .net v0x600002ed1170 0, 15 0, L_0x600002d9bf20; 1 drivers
v0x600002ed1170_1 .net v0x600002ed1170 1, 15 0, L_0x600002d9c000; 1 drivers
v0x600002ed1170_2 .net v0x600002ed1170 2, 15 0, L_0x600002d9c140; 1 drivers
v0x600002ed1170_3 .net v0x600002ed1170 3, 15 0, L_0x600002d9c280; 1 drivers
v0x600002ed1170_4 .net v0x600002ed1170 4, 15 0, L_0x600002d9c3c0; 1 drivers
v0x600002ed1170_5 .net v0x600002ed1170 5, 15 0, L_0x600002d9c500; 1 drivers
v0x600002ed1170_6 .net v0x600002ed1170 6, 15 0, L_0x600002d9c640; 1 drivers
v0x600002ed1170_7 .net v0x600002ed1170 7, 15 0, L_0x600002d9c780; 1 drivers
v0x600002ed1170_8 .net v0x600002ed1170 8, 15 0, L_0x600002d9c8c0; 1 drivers
v0x600002ed1170_9 .net v0x600002ed1170 9, 15 0, L_0x600002d9ca00; 1 drivers
v0x600002ed1170_10 .net v0x600002ed1170 10, 15 0, L_0x600002d9cbe0; 1 drivers
v0x600002ed1170_11 .net v0x600002ed1170 11, 15 0, L_0x600002d9cc80; 1 drivers
v0x600002ed1170_12 .net v0x600002ed1170 12, 15 0, L_0x600002d9cdc0; 1 drivers
v0x600002ed1170_13 .net v0x600002ed1170 13, 15 0, L_0x600002d9cf00; 1 drivers
v0x600002ed1170_14 .net v0x600002ed1170 14, 15 0, L_0x600002d9d040; 1 drivers
v0x600002ed1170_15 .net v0x600002ed1170 15, 15 0, L_0x600002d9d180; 1 drivers
v0x600002ed1200 .array "lane_b", 15 0;
v0x600002ed1200_0 .net v0x600002ed1200 0, 15 0, L_0x600002d90640; 1 drivers
v0x600002ed1200_1 .net v0x600002ed1200 1, 15 0, L_0x600002d9c0a0; 1 drivers
v0x600002ed1200_2 .net v0x600002ed1200 2, 15 0, L_0x600002d9c1e0; 1 drivers
v0x600002ed1200_3 .net v0x600002ed1200 3, 15 0, L_0x600002d9c320; 1 drivers
v0x600002ed1200_4 .net v0x600002ed1200 4, 15 0, L_0x600002d9c460; 1 drivers
v0x600002ed1200_5 .net v0x600002ed1200 5, 15 0, L_0x600002d9c5a0; 1 drivers
v0x600002ed1200_6 .net v0x600002ed1200 6, 15 0, L_0x600002d9c6e0; 1 drivers
v0x600002ed1200_7 .net v0x600002ed1200 7, 15 0, L_0x600002d9c820; 1 drivers
v0x600002ed1200_8 .net v0x600002ed1200 8, 15 0, L_0x600002d9c960; 1 drivers
v0x600002ed1200_9 .net v0x600002ed1200 9, 15 0, L_0x600002d9cb40; 1 drivers
v0x600002ed1200_10 .net v0x600002ed1200 10, 15 0, L_0x600002d9caa0; 1 drivers
v0x600002ed1200_11 .net v0x600002ed1200 11, 15 0, L_0x600002d9cd20; 1 drivers
v0x600002ed1200_12 .net v0x600002ed1200 12, 15 0, L_0x600002d9ce60; 1 drivers
v0x600002ed1200_13 .net v0x600002ed1200 13, 15 0, L_0x600002d9cfa0; 1 drivers
v0x600002ed1200_14 .net v0x600002ed1200 14, 15 0, L_0x600002d9d0e0; 1 drivers
v0x600002ed1200_15 .net v0x600002ed1200 15, 15 0, L_0x600002d9d220; 1 drivers
v0x600002ed1290 .array "lane_result", 15 0, 15 0;
v0x600002ed1320_0 .net "mem_addr", 19 0, L_0x600002d9d680;  1 drivers
v0x600002ed13b0_0 .net "opcode", 7 0, L_0x600002d9d2c0;  1 drivers
v0x600002ed1440_0 .var "reduce_result", 15 0;
v0x600002ed14d0 .array "reduce_tree", 79 0, 15 0;
v0x600002ed1560_0 .net "rst_n", 0 0, v0x600002ed7de0_0;  alias, 1 drivers
v0x600002ed15f0_0 .net "sram_addr", 19 0, v0x600002ed1680_0;  alias, 1 drivers
v0x600002ed1680_0 .var "sram_addr_reg", 19 0;
v0x600002ed1710_0 .net "sram_rdata", 255 0, L_0x600003788930;  alias, 1 drivers
v0x600002ed17a0_0 .net "sram_re", 0 0, L_0x600003788150;  alias, 1 drivers
v0x600002ed1830_0 .var "sram_re_reg", 0 0;
v0x600002ed18c0_0 .net "sram_ready", 0 0, L_0x600002d9ed00;  alias, 1 drivers
v0x600002ed1950_0 .net "sram_wdata", 255 0, L_0x600003788070;  alias, 1 drivers
v0x600002ed19e0_0 .var "sram_wdata_reg", 255 0;
v0x600002ed1a70_0 .net "sram_we", 0 0, L_0x6000037880e0;  alias, 1 drivers
v0x600002ed1b00_0 .var "sram_we_reg", 0 0;
v0x600002ed1b90_0 .var/i "stage", 31 0;
v0x600002ed1c20_0 .var "state", 2 0;
v0x600002ed1cb0_0 .net "subop", 7 0, L_0x600002d9d360;  1 drivers
v0x600002ed1d40_0 .net "vd", 4 0, L_0x600002d9d400;  1 drivers
v0x600002ed1dd0 .array "vrf", 31 0, 255 0;
v0x600002ed1e60_0 .net "vs1", 4 0, L_0x600002d9d4a0;  1 drivers
v0x600002ed1ef0_0 .net "vs1_data", 255 0, L_0x60000379e920;  1 drivers
v0x600002ed1f80_0 .net "vs2", 4 0, L_0x600002d9d540;  1 drivers
v0x600002ed2010_0 .net "vs2_data", 255 0, L_0x60000379e840;  1 drivers
E_0x6000009ce540/0 .event anyedge, v0x600002ed1170_0, v0x600002ed1170_1, v0x600002ed1170_2, v0x600002ed1170_3;
E_0x6000009ce540/1 .event anyedge, v0x600002ed1170_4, v0x600002ed1170_5, v0x600002ed1170_6, v0x600002ed1170_7;
E_0x6000009ce540/2 .event anyedge, v0x600002ed1170_8, v0x600002ed1170_9, v0x600002ed1170_10, v0x600002ed1170_11;
E_0x6000009ce540/3 .event anyedge, v0x600002ed1170_12, v0x600002ed1170_13, v0x600002ed1170_14, v0x600002ed1170_15;
v0x600002ed14d0_0 .array/port v0x600002ed14d0, 0;
v0x600002ed14d0_1 .array/port v0x600002ed14d0, 1;
v0x600002ed14d0_2 .array/port v0x600002ed14d0, 2;
E_0x6000009ce540/4 .event anyedge, v0x600002ed1cb0_0, v0x600002ed14d0_0, v0x600002ed14d0_1, v0x600002ed14d0_2;
v0x600002ed14d0_3 .array/port v0x600002ed14d0, 3;
v0x600002ed14d0_4 .array/port v0x600002ed14d0, 4;
v0x600002ed14d0_5 .array/port v0x600002ed14d0, 5;
v0x600002ed14d0_6 .array/port v0x600002ed14d0, 6;
E_0x6000009ce540/5 .event anyedge, v0x600002ed14d0_3, v0x600002ed14d0_4, v0x600002ed14d0_5, v0x600002ed14d0_6;
v0x600002ed14d0_7 .array/port v0x600002ed14d0, 7;
v0x600002ed14d0_8 .array/port v0x600002ed14d0, 8;
v0x600002ed14d0_9 .array/port v0x600002ed14d0, 9;
v0x600002ed14d0_10 .array/port v0x600002ed14d0, 10;
E_0x6000009ce540/6 .event anyedge, v0x600002ed14d0_7, v0x600002ed14d0_8, v0x600002ed14d0_9, v0x600002ed14d0_10;
v0x600002ed14d0_11 .array/port v0x600002ed14d0, 11;
v0x600002ed14d0_12 .array/port v0x600002ed14d0, 12;
v0x600002ed14d0_13 .array/port v0x600002ed14d0, 13;
v0x600002ed14d0_14 .array/port v0x600002ed14d0, 14;
E_0x6000009ce540/7 .event anyedge, v0x600002ed14d0_11, v0x600002ed14d0_12, v0x600002ed14d0_13, v0x600002ed14d0_14;
v0x600002ed14d0_15 .array/port v0x600002ed14d0, 15;
v0x600002ed14d0_16 .array/port v0x600002ed14d0, 16;
v0x600002ed14d0_17 .array/port v0x600002ed14d0, 17;
v0x600002ed14d0_18 .array/port v0x600002ed14d0, 18;
E_0x6000009ce540/8 .event anyedge, v0x600002ed14d0_15, v0x600002ed14d0_16, v0x600002ed14d0_17, v0x600002ed14d0_18;
v0x600002ed14d0_19 .array/port v0x600002ed14d0, 19;
v0x600002ed14d0_20 .array/port v0x600002ed14d0, 20;
v0x600002ed14d0_21 .array/port v0x600002ed14d0, 21;
v0x600002ed14d0_22 .array/port v0x600002ed14d0, 22;
E_0x6000009ce540/9 .event anyedge, v0x600002ed14d0_19, v0x600002ed14d0_20, v0x600002ed14d0_21, v0x600002ed14d0_22;
v0x600002ed14d0_23 .array/port v0x600002ed14d0, 23;
v0x600002ed14d0_24 .array/port v0x600002ed14d0, 24;
v0x600002ed14d0_25 .array/port v0x600002ed14d0, 25;
v0x600002ed14d0_26 .array/port v0x600002ed14d0, 26;
E_0x6000009ce540/10 .event anyedge, v0x600002ed14d0_23, v0x600002ed14d0_24, v0x600002ed14d0_25, v0x600002ed14d0_26;
v0x600002ed14d0_27 .array/port v0x600002ed14d0, 27;
v0x600002ed14d0_28 .array/port v0x600002ed14d0, 28;
v0x600002ed14d0_29 .array/port v0x600002ed14d0, 29;
v0x600002ed14d0_30 .array/port v0x600002ed14d0, 30;
E_0x6000009ce540/11 .event anyedge, v0x600002ed14d0_27, v0x600002ed14d0_28, v0x600002ed14d0_29, v0x600002ed14d0_30;
v0x600002ed14d0_31 .array/port v0x600002ed14d0, 31;
v0x600002ed14d0_32 .array/port v0x600002ed14d0, 32;
v0x600002ed14d0_33 .array/port v0x600002ed14d0, 33;
v0x600002ed14d0_34 .array/port v0x600002ed14d0, 34;
E_0x6000009ce540/12 .event anyedge, v0x600002ed14d0_31, v0x600002ed14d0_32, v0x600002ed14d0_33, v0x600002ed14d0_34;
v0x600002ed14d0_35 .array/port v0x600002ed14d0, 35;
v0x600002ed14d0_36 .array/port v0x600002ed14d0, 36;
v0x600002ed14d0_37 .array/port v0x600002ed14d0, 37;
v0x600002ed14d0_38 .array/port v0x600002ed14d0, 38;
E_0x6000009ce540/13 .event anyedge, v0x600002ed14d0_35, v0x600002ed14d0_36, v0x600002ed14d0_37, v0x600002ed14d0_38;
v0x600002ed14d0_39 .array/port v0x600002ed14d0, 39;
v0x600002ed14d0_40 .array/port v0x600002ed14d0, 40;
v0x600002ed14d0_41 .array/port v0x600002ed14d0, 41;
v0x600002ed14d0_42 .array/port v0x600002ed14d0, 42;
E_0x6000009ce540/14 .event anyedge, v0x600002ed14d0_39, v0x600002ed14d0_40, v0x600002ed14d0_41, v0x600002ed14d0_42;
v0x600002ed14d0_43 .array/port v0x600002ed14d0, 43;
v0x600002ed14d0_44 .array/port v0x600002ed14d0, 44;
v0x600002ed14d0_45 .array/port v0x600002ed14d0, 45;
v0x600002ed14d0_46 .array/port v0x600002ed14d0, 46;
E_0x6000009ce540/15 .event anyedge, v0x600002ed14d0_43, v0x600002ed14d0_44, v0x600002ed14d0_45, v0x600002ed14d0_46;
v0x600002ed14d0_47 .array/port v0x600002ed14d0, 47;
v0x600002ed14d0_48 .array/port v0x600002ed14d0, 48;
v0x600002ed14d0_49 .array/port v0x600002ed14d0, 49;
v0x600002ed14d0_50 .array/port v0x600002ed14d0, 50;
E_0x6000009ce540/16 .event anyedge, v0x600002ed14d0_47, v0x600002ed14d0_48, v0x600002ed14d0_49, v0x600002ed14d0_50;
v0x600002ed14d0_51 .array/port v0x600002ed14d0, 51;
v0x600002ed14d0_52 .array/port v0x600002ed14d0, 52;
v0x600002ed14d0_53 .array/port v0x600002ed14d0, 53;
v0x600002ed14d0_54 .array/port v0x600002ed14d0, 54;
E_0x6000009ce540/17 .event anyedge, v0x600002ed14d0_51, v0x600002ed14d0_52, v0x600002ed14d0_53, v0x600002ed14d0_54;
v0x600002ed14d0_55 .array/port v0x600002ed14d0, 55;
v0x600002ed14d0_56 .array/port v0x600002ed14d0, 56;
v0x600002ed14d0_57 .array/port v0x600002ed14d0, 57;
v0x600002ed14d0_58 .array/port v0x600002ed14d0, 58;
E_0x6000009ce540/18 .event anyedge, v0x600002ed14d0_55, v0x600002ed14d0_56, v0x600002ed14d0_57, v0x600002ed14d0_58;
v0x600002ed14d0_59 .array/port v0x600002ed14d0, 59;
v0x600002ed14d0_60 .array/port v0x600002ed14d0, 60;
v0x600002ed14d0_61 .array/port v0x600002ed14d0, 61;
v0x600002ed14d0_62 .array/port v0x600002ed14d0, 62;
E_0x6000009ce540/19 .event anyedge, v0x600002ed14d0_59, v0x600002ed14d0_60, v0x600002ed14d0_61, v0x600002ed14d0_62;
v0x600002ed14d0_63 .array/port v0x600002ed14d0, 63;
v0x600002ed14d0_64 .array/port v0x600002ed14d0, 64;
v0x600002ed14d0_65 .array/port v0x600002ed14d0, 65;
v0x600002ed14d0_66 .array/port v0x600002ed14d0, 66;
E_0x6000009ce540/20 .event anyedge, v0x600002ed14d0_63, v0x600002ed14d0_64, v0x600002ed14d0_65, v0x600002ed14d0_66;
v0x600002ed14d0_67 .array/port v0x600002ed14d0, 67;
v0x600002ed14d0_68 .array/port v0x600002ed14d0, 68;
v0x600002ed14d0_69 .array/port v0x600002ed14d0, 69;
v0x600002ed14d0_70 .array/port v0x600002ed14d0, 70;
E_0x6000009ce540/21 .event anyedge, v0x600002ed14d0_67, v0x600002ed14d0_68, v0x600002ed14d0_69, v0x600002ed14d0_70;
v0x600002ed14d0_71 .array/port v0x600002ed14d0, 71;
v0x600002ed14d0_72 .array/port v0x600002ed14d0, 72;
v0x600002ed14d0_73 .array/port v0x600002ed14d0, 73;
v0x600002ed14d0_74 .array/port v0x600002ed14d0, 74;
E_0x6000009ce540/22 .event anyedge, v0x600002ed14d0_71, v0x600002ed14d0_72, v0x600002ed14d0_73, v0x600002ed14d0_74;
v0x600002ed14d0_75 .array/port v0x600002ed14d0, 75;
v0x600002ed14d0_76 .array/port v0x600002ed14d0, 76;
v0x600002ed14d0_77 .array/port v0x600002ed14d0, 77;
v0x600002ed14d0_78 .array/port v0x600002ed14d0, 78;
E_0x6000009ce540/23 .event anyedge, v0x600002ed14d0_75, v0x600002ed14d0_76, v0x600002ed14d0_77, v0x600002ed14d0_78;
v0x600002ed14d0_79 .array/port v0x600002ed14d0, 79;
E_0x6000009ce540/24 .event anyedge, v0x600002ed14d0_79;
E_0x6000009ce540 .event/or E_0x6000009ce540/0, E_0x6000009ce540/1, E_0x6000009ce540/2, E_0x6000009ce540/3, E_0x6000009ce540/4, E_0x6000009ce540/5, E_0x6000009ce540/6, E_0x6000009ce540/7, E_0x6000009ce540/8, E_0x6000009ce540/9, E_0x6000009ce540/10, E_0x6000009ce540/11, E_0x6000009ce540/12, E_0x6000009ce540/13, E_0x6000009ce540/14, E_0x6000009ce540/15, E_0x6000009ce540/16, E_0x6000009ce540/17, E_0x6000009ce540/18, E_0x6000009ce540/19, E_0x6000009ce540/20, E_0x6000009ce540/21, E_0x6000009ce540/22, E_0x6000009ce540/23, E_0x6000009ce540/24;
L_0x600002d9bf20 .part L_0x60000379e920, 0, 16;
L_0x600002d90640 .part L_0x60000379e840, 0, 16;
L_0x600002d9c000 .part L_0x60000379e920, 16, 16;
L_0x600002d9c0a0 .part L_0x60000379e840, 16, 16;
L_0x600002d9c140 .part L_0x60000379e920, 32, 16;
L_0x600002d9c1e0 .part L_0x60000379e840, 32, 16;
L_0x600002d9c280 .part L_0x60000379e920, 48, 16;
L_0x600002d9c320 .part L_0x60000379e840, 48, 16;
L_0x600002d9c3c0 .part L_0x60000379e920, 64, 16;
L_0x600002d9c460 .part L_0x60000379e840, 64, 16;
L_0x600002d9c500 .part L_0x60000379e920, 80, 16;
L_0x600002d9c5a0 .part L_0x60000379e840, 80, 16;
L_0x600002d9c640 .part L_0x60000379e920, 96, 16;
L_0x600002d9c6e0 .part L_0x60000379e840, 96, 16;
L_0x600002d9c780 .part L_0x60000379e920, 112, 16;
L_0x600002d9c820 .part L_0x60000379e840, 112, 16;
L_0x600002d9c8c0 .part L_0x60000379e920, 128, 16;
L_0x600002d9c960 .part L_0x60000379e840, 128, 16;
L_0x600002d9ca00 .part L_0x60000379e920, 144, 16;
L_0x600002d9cb40 .part L_0x60000379e840, 144, 16;
L_0x600002d9cbe0 .part L_0x60000379e920, 160, 16;
L_0x600002d9caa0 .part L_0x60000379e840, 160, 16;
L_0x600002d9cc80 .part L_0x60000379e920, 176, 16;
L_0x600002d9cd20 .part L_0x60000379e840, 176, 16;
L_0x600002d9cdc0 .part L_0x60000379e920, 192, 16;
L_0x600002d9ce60 .part L_0x60000379e840, 192, 16;
L_0x600002d9cf00 .part L_0x60000379e920, 208, 16;
L_0x600002d9cfa0 .part L_0x60000379e840, 208, 16;
L_0x600002d9d040 .part L_0x60000379e920, 224, 16;
L_0x600002d9d0e0 .part L_0x60000379e840, 224, 16;
L_0x600002d9d180 .part L_0x60000379e920, 240, 16;
L_0x600002d9d220 .part L_0x60000379e840, 240, 16;
L_0x600002d9d2c0 .part v0x600002eb4360_0, 120, 8;
L_0x600002d9d360 .part v0x600002eb4360_0, 112, 8;
L_0x600002d9d400 .part v0x600002eb4360_0, 112, 5;
L_0x600002d9d4a0 .part v0x600002eb4360_0, 107, 5;
L_0x600002d9d540 .part v0x600002eb4360_0, 102, 5;
L_0x600002d9d5e0 .part v0x600002eb4360_0, 32, 16;
L_0x600002d9d680 .part v0x600002eb4360_0, 76, 20;
L_0x600002d9d720 .part v0x600002eb4360_0, 48, 16;
L_0x600002d9d7c0 .array/port v0x600002ed1dd0, L_0x600002d9d860;
L_0x600002d9d860 .concat [ 5 2 0 0], L_0x600002d9d4a0, L_0x13809a848;
L_0x600002d9d900 .array/port v0x600002ed1dd0, L_0x600002d9d9a0;
L_0x600002d9d9a0 .concat [ 5 2 0 0], L_0x600002d9d540, L_0x13809a890;
L_0x600002d9da40 .cmp/eq 3, v0x600002ed1c20_0, L_0x13809a8d8;
S_0x13469acb0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 117, 10 117 0, S_0x13469a830;
 .timescale 0 0;
P_0x6000009ce580 .param/l "i" 1 10 117, +C4<00>;
v0x600002ed1290_0 .array/port v0x600002ed1290, 0;
v0x600002ed1290_1 .array/port v0x600002ed1290, 1;
v0x600002ed1290_2 .array/port v0x600002ed1290, 2;
v0x600002ed1290_3 .array/port v0x600002ed1290, 3;
E_0x6000009ce600/0 .event anyedge, v0x600002ed1290_0, v0x600002ed1290_1, v0x600002ed1290_2, v0x600002ed1290_3;
v0x600002ed1290_4 .array/port v0x600002ed1290, 4;
v0x600002ed1290_5 .array/port v0x600002ed1290, 5;
v0x600002ed1290_6 .array/port v0x600002ed1290, 6;
v0x600002ed1290_7 .array/port v0x600002ed1290, 7;
E_0x6000009ce600/1 .event anyedge, v0x600002ed1290_4, v0x600002ed1290_5, v0x600002ed1290_6, v0x600002ed1290_7;
v0x600002ed1290_8 .array/port v0x600002ed1290, 8;
v0x600002ed1290_9 .array/port v0x600002ed1290, 9;
v0x600002ed1290_10 .array/port v0x600002ed1290, 10;
v0x600002ed1290_11 .array/port v0x600002ed1290, 11;
E_0x6000009ce600/2 .event anyedge, v0x600002ed1290_8, v0x600002ed1290_9, v0x600002ed1290_10, v0x600002ed1290_11;
v0x600002ed1290_12 .array/port v0x600002ed1290, 12;
v0x600002ed1290_13 .array/port v0x600002ed1290, 13;
v0x600002ed1290_14 .array/port v0x600002ed1290, 14;
v0x600002ed1290_15 .array/port v0x600002ed1290, 15;
E_0x6000009ce600/3 .event anyedge, v0x600002ed1290_12, v0x600002ed1290_13, v0x600002ed1290_14, v0x600002ed1290_15;
E_0x6000009ce600 .event/or E_0x6000009ce600/0, E_0x6000009ce600/1, E_0x6000009ce600/2, E_0x6000009ce600/3;
E_0x6000009ce640/0 .event anyedge, v0x600002ed1cb0_0, v0x600002ed1170_0, v0x600002ed1170_1, v0x600002ed1170_2;
E_0x6000009ce640/1 .event anyedge, v0x600002ed1170_3, v0x600002ed1170_4, v0x600002ed1170_5, v0x600002ed1170_6;
E_0x6000009ce640/2 .event anyedge, v0x600002ed1170_7, v0x600002ed1170_8, v0x600002ed1170_9, v0x600002ed1170_10;
E_0x6000009ce640/3 .event anyedge, v0x600002ed1170_11, v0x600002ed1170_12, v0x600002ed1170_13, v0x600002ed1170_14;
E_0x6000009ce640/4 .event anyedge, v0x600002ed1170_15, v0x600002ed1200_0, v0x600002ed1200_1, v0x600002ed1200_2;
E_0x6000009ce640/5 .event anyedge, v0x600002ed1200_3, v0x600002ed1200_4, v0x600002ed1200_5, v0x600002ed1200_6;
E_0x6000009ce640/6 .event anyedge, v0x600002ed1200_7, v0x600002ed1200_8, v0x600002ed1200_9, v0x600002ed1200_10;
E_0x6000009ce640/7 .event anyedge, v0x600002ed1200_11, v0x600002ed1200_12, v0x600002ed1200_13, v0x600002ed1200_14;
E_0x6000009ce640/8 .event anyedge, v0x600002ed1200_15, v0x600002ed1050_0;
E_0x6000009ce640 .event/or E_0x6000009ce640/0, E_0x6000009ce640/1, E_0x6000009ce640/2, E_0x6000009ce640/3, E_0x6000009ce640/4, E_0x6000009ce640/5, E_0x6000009ce640/6, E_0x6000009ce640/7, E_0x6000009ce640/8;
S_0x13469ae20 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 117, 10 117 0, S_0x13469a830;
 .timescale 0 0;
P_0x6000009ce680 .param/l "i" 1 10 117, +C4<01>;
S_0x13469af90 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 117, 10 117 0, S_0x13469a830;
 .timescale 0 0;
P_0x6000009ce700 .param/l "i" 1 10 117, +C4<010>;
S_0x13469b100 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 117, 10 117 0, S_0x13469a830;
 .timescale 0 0;
P_0x6000009ce780 .param/l "i" 1 10 117, +C4<011>;
S_0x13469b270 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 117, 10 117 0, S_0x13469a830;
 .timescale 0 0;
P_0x6000009ce840 .param/l "i" 1 10 117, +C4<0100>;
S_0x13469b3e0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 117, 10 117 0, S_0x13469a830;
 .timescale 0 0;
P_0x6000009ce8c0 .param/l "i" 1 10 117, +C4<0101>;
S_0x13469b550 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 117, 10 117 0, S_0x13469a830;
 .timescale 0 0;
P_0x6000009ce940 .param/l "i" 1 10 117, +C4<0110>;
S_0x13469b6c0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 117, 10 117 0, S_0x13469a830;
 .timescale 0 0;
P_0x6000009ce9c0 .param/l "i" 1 10 117, +C4<0111>;
S_0x13469b830 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 117, 10 117 0, S_0x13469a830;
 .timescale 0 0;
P_0x6000009ce800 .param/l "i" 1 10 117, +C4<01000>;
S_0x13469b9a0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 117, 10 117 0, S_0x13469a830;
 .timescale 0 0;
P_0x6000009cea80 .param/l "i" 1 10 117, +C4<01001>;
S_0x13469bb10 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 117, 10 117 0, S_0x13469a830;
 .timescale 0 0;
P_0x6000009ceb00 .param/l "i" 1 10 117, +C4<01010>;
S_0x13469bc80 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 117, 10 117 0, S_0x13469a830;
 .timescale 0 0;
P_0x6000009ceb80 .param/l "i" 1 10 117, +C4<01011>;
S_0x13469bdf0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 117, 10 117 0, S_0x13469a830;
 .timescale 0 0;
P_0x6000009cec00 .param/l "i" 1 10 117, +C4<01100>;
S_0x13469bf60 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 117, 10 117 0, S_0x13469a830;
 .timescale 0 0;
P_0x6000009cec80 .param/l "i" 1 10 117, +C4<01101>;
S_0x13469c0d0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 117, 10 117 0, S_0x13469a830;
 .timescale 0 0;
P_0x6000009ced00 .param/l "i" 1 10 117, +C4<01110>;
S_0x13469c240 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 117, 10 117 0, S_0x13469a830;
 .timescale 0 0;
P_0x6000009ced80 .param/l "i" 1 10 117, +C4<01111>;
    .scope S_0x13466a670;
T_2 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002eb3cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb3ba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb3c30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb3b10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600002eb37b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002eb3ba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600002eb3ba0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002eb3ba0_0, 0;
T_2.2 ;
    %load/vec4 v0x600002eb43f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002eb3c30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600002eb3c30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002eb3c30_0, 0;
T_2.5 ;
    %load/vec4 v0x600002eb2ac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002eb3b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600002eb3b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002eb3b10_0, 0;
T_2.8 ;
    %load/vec4 v0x600002eb3960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600002eb3840_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600002eb3ba0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002eb3ba0_0, 0;
T_2.11 ;
    %load/vec4 v0x600002eb45a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600002eb4480_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600002eb3c30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002eb3c30_0, 0;
T_2.14 ;
    %load/vec4 v0x600002eb2c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600002eb2b50_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600002eb3b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002eb3b10_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13466a670;
T_3 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002eb3cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002eb3330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002eb34e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002eb3060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb3210_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002eb3720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb3960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002eb4360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb45a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002eb2a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb2c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb2d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb2eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb41b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb27f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb2880_0, 0;
    %fork t_1, S_0x13466a230;
    %jmp t_0;
    .scope S_0x13466a230;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eb1560_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600002eb1560_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002eb1560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb3570, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002eb1560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb3450, 0, 4;
    %load/vec4 v0x600002eb1560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eb1560_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x13466a670;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600002eb3960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600002eb3840_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb3960_0, 0;
T_3.4 ;
    %load/vec4 v0x600002eb45a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600002eb4480_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb45a0_0, 0;
T_3.7 ;
    %load/vec4 v0x600002eb2c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600002eb2b50_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb2c70_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb2d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb3210_0, 0;
    %load/vec4 v0x600002eb3e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600002eb3d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600002eb3de0_0;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002eb34e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb2eb0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600002eb3a80_0;
    %assign/vec4 v0x600002eb3060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002eb3210_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600002eb32a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600002eb30f0_0;
    %assign/vec4 v0x600002eb3330_0, 0;
    %load/vec4 v0x600002eb30f0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600002eb27f0_0, 0;
    %load/vec4 v0x600002eb30f0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600002eb2880_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600002eb27f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002eb2eb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600002eb3a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600002eb34e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600002eb3a80_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002eb34e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb3570, 0, 4;
    %load/vec4 v0x600002eb3330_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002eb34e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb3450, 0, 4;
    %load/vec4 v0x600002eb34e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002eb34e0_0, 0;
    %load/vec4 v0x600002eb3a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002eb2eb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600002eb34e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600002eb34e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002eb3450, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600002eb34e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002eb3450, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002eb34e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb3450, 0, 4;
    %load/vec4 v0x600002eb34e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002eb3570, 4;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600002eb34e0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002eb34e0_0, 0;
    %load/vec4 v0x600002eb3a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002eb3a80_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002eb2eb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002eb41b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600002eb2640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002eb2d90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600002eb2640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600002eb27f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600002eb3a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600002eb3330_0;
    %assign/vec4 v0x600002eb3720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002eb3960_0, 0;
    %load/vec4 v0x600002eb3840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600002eb3a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600002eb3330_0;
    %assign/vec4 v0x600002eb4360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002eb45a0_0, 0;
    %load/vec4 v0x600002eb4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600002eb3a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600002eb3330_0;
    %assign/vec4 v0x600002eb2a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002eb2c70_0, 0;
    %load/vec4 v0x600002eb2b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600002eb3a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600002eb2880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600002eb3a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600002eb3600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600002eb3a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600002eb4240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600002eb3a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600002eb2910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600002eb3a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600002eb2640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600002eb3a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600002eb4000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb41b0_0, 0;
    %load/vec4 v0x600002eb3a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600002eb3d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600002eb3de0_0;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002eb34e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb2d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600002eb3d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb2eb0_0, 0;
    %load/vec4 v0x600002eb3de0_0;
    %assign/vec4 v0x600002eb3a80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002eb34e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb3e70_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x134673500;
T_4 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002eac7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb4990_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002eac870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002eac900, 4;
    %assign/vec4 v0x600002eb4990_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13466e860;
T_5 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002eac7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eb4bd0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600002eb4bd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002eb4bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb4b40, 0, 4;
    %load/vec4 v0x600002eb4bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eb4bd0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb4c60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002eac870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002eac900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb4b40, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002eb4bd0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600002eb4bd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600002eb4bd0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002eb4b40, 4;
    %ix/getv/s 3, v0x600002eb4bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb4b40, 0, 4;
    %load/vec4 v0x600002eb4bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eb4bd0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002eb4b40, 4;
    %assign/vec4 v0x600002eb4c60_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13461cf60;
T_6 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002eac7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eb4ea0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600002eb4ea0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002eb4ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb4e10, 0, 4;
    %load/vec4 v0x600002eb4ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eb4ea0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb4f30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002eac870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002eac900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb4e10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002eb4ea0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600002eb4ea0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600002eb4ea0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002eb4e10, 4;
    %ix/getv/s 3, v0x600002eb4ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb4e10, 0, 4;
    %load/vec4 v0x600002eb4ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eb4ea0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002eb4e10, 4;
    %assign/vec4 v0x600002eb4f30_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x134620960;
T_7 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002eac7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eb5170_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600002eb5170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002eb5170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb50e0, 0, 4;
    %load/vec4 v0x600002eb5170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eb5170_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb5200_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002eac870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002eac900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb50e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002eb5170_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600002eb5170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600002eb5170_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002eb50e0, 4;
    %ix/getv/s 3, v0x600002eb5170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb50e0, 0, 4;
    %load/vec4 v0x600002eb5170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eb5170_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002eb50e0, 4;
    %assign/vec4 v0x600002eb5200_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13460bc10;
T_8 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002eb5cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb5e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb57a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb5710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002eb5c20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600002eb59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600002eb5dd0_0;
    %assign/vec4 v0x600002eb5e60_0, 0;
T_8.2 ;
    %load/vec4 v0x600002eb5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600002eb5680_0;
    %assign/vec4 v0x600002eb57a0_0, 0;
    %load/vec4 v0x600002eb57a0_0;
    %assign/vec4 v0x600002eb5710_0, 0;
    %load/vec4 v0x600002eb5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600002eb5b00_0;
    %assign/vec4 v0x600002eb5c20_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600002eb5b90_0;
    %load/vec4 v0x600002eb5b00_0;
    %add;
    %assign/vec4 v0x600002eb5c20_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x134619fb0;
T_9 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002eb7210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb73c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb6d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb6c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002eb7180_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600002eb6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600002eb7330_0;
    %assign/vec4 v0x600002eb73c0_0, 0;
T_9.2 ;
    %load/vec4 v0x600002eb6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600002eb6be0_0;
    %assign/vec4 v0x600002eb6d00_0, 0;
    %load/vec4 v0x600002eb6d00_0;
    %assign/vec4 v0x600002eb6c70_0, 0;
    %load/vec4 v0x600002eb6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600002eb7060_0;
    %assign/vec4 v0x600002eb7180_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600002eb70f0_0;
    %load/vec4 v0x600002eb7060_0;
    %add;
    %assign/vec4 v0x600002eb7180_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13461c410;
T_10 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002eb87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb8990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb82d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb8240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002eb8750_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600002eb8510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600002eb8900_0;
    %assign/vec4 v0x600002eb8990_0, 0;
T_10.2 ;
    %load/vec4 v0x600002eb8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600002eb81b0_0;
    %assign/vec4 v0x600002eb82d0_0, 0;
    %load/vec4 v0x600002eb82d0_0;
    %assign/vec4 v0x600002eb8240_0, 0;
    %load/vec4 v0x600002eb8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600002eb8630_0;
    %assign/vec4 v0x600002eb8750_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600002eb86c0_0;
    %load/vec4 v0x600002eb8630_0;
    %add;
    %assign/vec4 v0x600002eb8750_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1346100b0;
T_11 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002eb9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb9ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb9830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb97a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002eb9cb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002eb9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600002eb9e60_0;
    %assign/vec4 v0x600002eb9ef0_0, 0;
T_11.2 ;
    %load/vec4 v0x600002eb99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600002eb9710_0;
    %assign/vec4 v0x600002eb9830_0, 0;
    %load/vec4 v0x600002eb9830_0;
    %assign/vec4 v0x600002eb97a0_0, 0;
    %load/vec4 v0x600002eb98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600002eb9b90_0;
    %assign/vec4 v0x600002eb9cb0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600002eb9c20_0;
    %load/vec4 v0x600002eb9b90_0;
    %add;
    %assign/vec4 v0x600002eb9cb0_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x134615d20;
T_12 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002ebb2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ebb450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ebad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ebad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002ebb210_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600002ebafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600002ebb3c0_0;
    %assign/vec4 v0x600002ebb450_0, 0;
T_12.2 ;
    %load/vec4 v0x600002ebaf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600002ebac70_0;
    %assign/vec4 v0x600002ebad90_0, 0;
    %load/vec4 v0x600002ebad90_0;
    %assign/vec4 v0x600002ebad00_0, 0;
    %load/vec4 v0x600002ebae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600002ebb0f0_0;
    %assign/vec4 v0x600002ebb210_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600002ebb180_0;
    %load/vec4 v0x600002ebb0f0_0;
    %add;
    %assign/vec4 v0x600002ebb210_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x134696b80;
T_13 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002ebc870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ebca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ebc360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ebc2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002ebc7e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600002ebc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600002ebc990_0;
    %assign/vec4 v0x600002ebca20_0, 0;
T_13.2 ;
    %load/vec4 v0x600002ebc510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600002ebc240_0;
    %assign/vec4 v0x600002ebc360_0, 0;
    %load/vec4 v0x600002ebc360_0;
    %assign/vec4 v0x600002ebc2d0_0, 0;
    %load/vec4 v0x600002ebc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600002ebc6c0_0;
    %assign/vec4 v0x600002ebc7e0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600002ebc750_0;
    %load/vec4 v0x600002ebc6c0_0;
    %add;
    %assign/vec4 v0x600002ebc7e0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1346911c0;
T_14 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002ebddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ebdf80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ebd8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ebd830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002ebdd40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002ebdb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600002ebdef0_0;
    %assign/vec4 v0x600002ebdf80_0, 0;
T_14.2 ;
    %load/vec4 v0x600002ebda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600002ebd7a0_0;
    %assign/vec4 v0x600002ebd8c0_0, 0;
    %load/vec4 v0x600002ebd8c0_0;
    %assign/vec4 v0x600002ebd830_0, 0;
    %load/vec4 v0x600002ebd950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600002ebdc20_0;
    %assign/vec4 v0x600002ebdd40_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600002ebdcb0_0;
    %load/vec4 v0x600002ebdc20_0;
    %add;
    %assign/vec4 v0x600002ebdd40_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13468eb70;
T_15 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002ebf330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ebf4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ebee20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ebed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002ebf2a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002ebf060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600002ebf450_0;
    %assign/vec4 v0x600002ebf4e0_0, 0;
T_15.2 ;
    %load/vec4 v0x600002ebefd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600002ebed00_0;
    %assign/vec4 v0x600002ebee20_0, 0;
    %load/vec4 v0x600002ebee20_0;
    %assign/vec4 v0x600002ebed90_0, 0;
    %load/vec4 v0x600002ebeeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600002ebf180_0;
    %assign/vec4 v0x600002ebf2a0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600002ebf210_0;
    %load/vec4 v0x600002ebf180_0;
    %add;
    %assign/vec4 v0x600002ebf2a0_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13468c690;
T_16 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002ea0900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea0ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea03f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea0360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002ea0870_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002ea0630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002ea0a20_0;
    %assign/vec4 v0x600002ea0ab0_0, 0;
T_16.2 ;
    %load/vec4 v0x600002ea05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600002ea02d0_0;
    %assign/vec4 v0x600002ea03f0_0, 0;
    %load/vec4 v0x600002ea03f0_0;
    %assign/vec4 v0x600002ea0360_0, 0;
    %load/vec4 v0x600002ea0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002ea0750_0;
    %assign/vec4 v0x600002ea0870_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600002ea07e0_0;
    %load/vec4 v0x600002ea0750_0;
    %add;
    %assign/vec4 v0x600002ea0870_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13468a040;
T_17 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002ea1e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea2010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea1950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea18c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002ea1dd0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002ea1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600002ea1f80_0;
    %assign/vec4 v0x600002ea2010_0, 0;
T_17.2 ;
    %load/vec4 v0x600002ea1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600002ea1830_0;
    %assign/vec4 v0x600002ea1950_0, 0;
    %load/vec4 v0x600002ea1950_0;
    %assign/vec4 v0x600002ea18c0_0, 0;
    %load/vec4 v0x600002ea19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600002ea1cb0_0;
    %assign/vec4 v0x600002ea1dd0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600002ea1d40_0;
    %load/vec4 v0x600002ea1cb0_0;
    %add;
    %assign/vec4 v0x600002ea1dd0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1346879f0;
T_18 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002ea33c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea3570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea2eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea2e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002ea3330_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600002ea30f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600002ea34e0_0;
    %assign/vec4 v0x600002ea3570_0, 0;
T_18.2 ;
    %load/vec4 v0x600002ea3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600002ea2d90_0;
    %assign/vec4 v0x600002ea2eb0_0, 0;
    %load/vec4 v0x600002ea2eb0_0;
    %assign/vec4 v0x600002ea2e20_0, 0;
    %load/vec4 v0x600002ea2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600002ea3210_0;
    %assign/vec4 v0x600002ea3330_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600002ea32a0_0;
    %load/vec4 v0x600002ea3210_0;
    %add;
    %assign/vec4 v0x600002ea3330_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1346853a0;
T_19 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002ea4990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea4b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea4480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea43f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002ea4900_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600002ea46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600002ea4ab0_0;
    %assign/vec4 v0x600002ea4b40_0, 0;
T_19.2 ;
    %load/vec4 v0x600002ea4630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600002ea4360_0;
    %assign/vec4 v0x600002ea4480_0, 0;
    %load/vec4 v0x600002ea4480_0;
    %assign/vec4 v0x600002ea43f0_0, 0;
    %load/vec4 v0x600002ea4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600002ea47e0_0;
    %assign/vec4 v0x600002ea4900_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600002ea4870_0;
    %load/vec4 v0x600002ea47e0_0;
    %add;
    %assign/vec4 v0x600002ea4900_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x134680590;
T_20 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002ea5ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea60a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea59e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea5950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002ea5e60_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600002ea5c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600002ea6010_0;
    %assign/vec4 v0x600002ea60a0_0, 0;
T_20.2 ;
    %load/vec4 v0x600002ea5b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600002ea58c0_0;
    %assign/vec4 v0x600002ea59e0_0, 0;
    %load/vec4 v0x600002ea59e0_0;
    %assign/vec4 v0x600002ea5950_0, 0;
    %load/vec4 v0x600002ea5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600002ea5d40_0;
    %assign/vec4 v0x600002ea5e60_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600002ea5dd0_0;
    %load/vec4 v0x600002ea5d40_0;
    %add;
    %assign/vec4 v0x600002ea5e60_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13467df40;
T_21 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002ea7450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea7600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea6f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea6eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002ea73c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600002ea7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600002ea7570_0;
    %assign/vec4 v0x600002ea7600_0, 0;
T_21.2 ;
    %load/vec4 v0x600002ea70f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600002ea6e20_0;
    %assign/vec4 v0x600002ea6f40_0, 0;
    %load/vec4 v0x600002ea6f40_0;
    %assign/vec4 v0x600002ea6eb0_0, 0;
    %load/vec4 v0x600002ea6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600002ea72a0_0;
    %assign/vec4 v0x600002ea73c0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600002ea7330_0;
    %load/vec4 v0x600002ea72a0_0;
    %add;
    %assign/vec4 v0x600002ea73c0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13467b8f0;
T_22 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002ea8a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea8bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea8510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea8480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002ea8990_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002ea8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600002ea8b40_0;
    %assign/vec4 v0x600002ea8bd0_0, 0;
T_22.2 ;
    %load/vec4 v0x600002ea86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600002ea83f0_0;
    %assign/vec4 v0x600002ea8510_0, 0;
    %load/vec4 v0x600002ea8510_0;
    %assign/vec4 v0x600002ea8480_0, 0;
    %load/vec4 v0x600002ea85a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600002ea8870_0;
    %assign/vec4 v0x600002ea8990_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600002ea8900_0;
    %load/vec4 v0x600002ea8870_0;
    %add;
    %assign/vec4 v0x600002ea8990_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x134674600;
T_23 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002ea9f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eaa130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea9a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea99e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002ea9ef0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002ea9cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002eaa0a0_0;
    %assign/vec4 v0x600002eaa130_0, 0;
T_23.2 ;
    %load/vec4 v0x600002ea9c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600002ea9950_0;
    %assign/vec4 v0x600002ea9a70_0, 0;
    %load/vec4 v0x600002ea9a70_0;
    %assign/vec4 v0x600002ea99e0_0, 0;
    %load/vec4 v0x600002ea9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600002ea9dd0_0;
    %assign/vec4 v0x600002ea9ef0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600002ea9e60_0;
    %load/vec4 v0x600002ea9dd0_0;
    %add;
    %assign/vec4 v0x600002ea9ef0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x134686780;
T_24 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002eac7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eb46c0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600002eb46c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002eb46c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb4630, 0, 4;
    %load/vec4 v0x600002eb46c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eb46c0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002eac480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002eac510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb4630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002eb46c0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600002eb46c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600002eb46c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002eb4630, 4;
    %ix/getv/s 3, v0x600002eb46c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb4630, 0, 4;
    %load/vec4 v0x600002eb46c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eb46c0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x134681ae0;
T_25 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002eac7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eb47e0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600002eb47e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002eb47e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb4750, 0, 4;
    %load/vec4 v0x600002eb47e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eb47e0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002eac480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002eac510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb4750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002eb47e0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600002eb47e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600002eb47e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002eb4750, 4;
    %ix/getv/s 3, v0x600002eb47e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb4750, 0, 4;
    %load/vec4 v0x600002eb47e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eb47e0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x13467ce40;
T_26 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002eac7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eb4900_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600002eb4900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002eb4900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb4870, 0, 4;
    %load/vec4 v0x600002eb4900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eb4900_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002eac480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002eac510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb4870, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002eb4900_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600002eb4900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600002eb4900_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002eb4870, 4;
    %ix/getv/s 3, v0x600002eb4900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eb4870, 0, 4;
    %load/vec4 v0x600002eb4900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eb4900_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1346900c0;
T_27 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002eac7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002eacab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002eac1b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002eacb40_0;
    %assign/vec4 v0x600002eacab0_0, 0;
    %load/vec4 v0x600002eac240_0;
    %assign/vec4 v0x600002eac1b0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1346900c0;
T_28 ;
    %wait E_0x6000009cb440;
    %load/vec4 v0x600002eacab0_0;
    %store/vec4 v0x600002eacb40_0, 0, 3;
    %load/vec4 v0x600002eac1b0_0;
    %store/vec4 v0x600002eac240_0, 0, 16;
    %load/vec4 v0x600002eacab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600002eaca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600002eaccf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600002eacb40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002eac240_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600002eaccf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002eacb40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002eac240_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600002eac1b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002eac240_0, 0, 16;
    %load/vec4 v0x600002eac000_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002eac1b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002eacb40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002eac240_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600002eac1b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002eac240_0, 0, 16;
    %load/vec4 v0x600002eac3f0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002eac1b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002eacb40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002eac240_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002eacb40_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x13469acb0;
T_29 ;
    %wait E_0x6000009ce640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600002ed1050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x13469acb0;
T_30 ;
    %wait E_0x6000009ce600;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ed0ab0_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x13469ae20;
T_31 ;
    %wait E_0x6000009ce640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600002ed1050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x13469ae20;
T_32 ;
    %wait E_0x6000009ce600;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ed0ab0_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x13469af90;
T_33 ;
    %wait E_0x6000009ce640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600002ed1050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x13469af90;
T_34 ;
    %wait E_0x6000009ce600;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ed0ab0_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x13469b100;
T_35 ;
    %wait E_0x6000009ce640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600002ed1050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x13469b100;
T_36 ;
    %wait E_0x6000009ce600;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ed0ab0_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x13469b270;
T_37 ;
    %wait E_0x6000009ce640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600002ed1050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x13469b270;
T_38 ;
    %wait E_0x6000009ce600;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ed0ab0_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x13469b3e0;
T_39 ;
    %wait E_0x6000009ce640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600002ed1050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x13469b3e0;
T_40 ;
    %wait E_0x6000009ce600;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ed0ab0_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x13469b550;
T_41 ;
    %wait E_0x6000009ce640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600002ed1050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x13469b550;
T_42 ;
    %wait E_0x6000009ce600;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ed0ab0_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x13469b6c0;
T_43 ;
    %wait E_0x6000009ce640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600002ed1050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x13469b6c0;
T_44 ;
    %wait E_0x6000009ce600;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ed0ab0_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x13469b830;
T_45 ;
    %wait E_0x6000009ce640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600002ed1050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x13469b830;
T_46 ;
    %wait E_0x6000009ce600;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ed0ab0_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x13469b9a0;
T_47 ;
    %wait E_0x6000009ce640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600002ed1050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x13469b9a0;
T_48 ;
    %wait E_0x6000009ce600;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ed0ab0_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x13469bb10;
T_49 ;
    %wait E_0x6000009ce640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600002ed1050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x13469bb10;
T_50 ;
    %wait E_0x6000009ce600;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ed0ab0_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x13469bc80;
T_51 ;
    %wait E_0x6000009ce640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600002ed1050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x13469bc80;
T_52 ;
    %wait E_0x6000009ce600;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ed0ab0_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x13469bdf0;
T_53 ;
    %wait E_0x6000009ce640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600002ed1050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x13469bdf0;
T_54 ;
    %wait E_0x6000009ce600;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ed0ab0_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x13469bf60;
T_55 ;
    %wait E_0x6000009ce640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600002ed1050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x13469bf60;
T_56 ;
    %wait E_0x6000009ce600;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ed0ab0_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x13469c0d0;
T_57 ;
    %wait E_0x6000009ce640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600002ed1050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x13469c0d0;
T_58 ;
    %wait E_0x6000009ce600;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ed0ab0_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x13469c240;
T_59 ;
    %wait E_0x6000009ce640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600002ed1050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed1290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x13469c240;
T_60 ;
    %wait E_0x6000009ce600;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed1290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ed0ab0_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x13469a830;
T_61 ;
    %wait E_0x6000009ce540;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ed10e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600002ed10e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600002ed10e0_0;
    %load/vec4a v0x600002ed1170, 4;
    %ix/getv/s 4, v0x600002ed10e0_0;
    %store/vec4a v0x600002ed14d0, 4, 0;
    %load/vec4 v0x600002ed10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ed10e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002ed1b90_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600002ed1b90_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ed10e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600002ed10e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002ed1b90_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600002ed1b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ed10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ed14d0, 4;
    %load/vec4 v0x600002ed1b90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ed10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002ed14d0, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600002ed1b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ed10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ed14d0, 4;
    %load/vec4 v0x600002ed1b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ed10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ed14d0, 4;
    %add;
    %load/vec4 v0x600002ed1b90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ed10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002ed14d0, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600002ed1b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ed10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ed14d0, 4;
    %load/vec4 v0x600002ed1b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ed10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ed14d0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600002ed1b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ed10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ed14d0, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600002ed1b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ed10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ed14d0, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600002ed1b90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ed10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002ed14d0, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600002ed1b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ed10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ed14d0, 4;
    %load/vec4 v0x600002ed1b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ed10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ed14d0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600002ed1b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ed10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ed14d0, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600002ed1b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ed10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ed14d0, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600002ed1b90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ed10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002ed14d0, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600002ed10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ed10e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600002ed1b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ed1b90_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ed14d0, 4;
    %store/vec4 v0x600002ed1440_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x13469a830;
T_62 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002ed1560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002ed1c20_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002ed0d80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002ed0fc0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002ed0a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ed1b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ed1830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ed0f30_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ed1b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ed1830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ed0f30_0, 0;
    %load/vec4 v0x600002ed1c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002ed1c20_0, 0;
    %jmp T_62.9;
T_62.2 ;
    %load/vec4 v0x600002ed0e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %load/vec4 v0x600002ed0bd0_0;
    %assign/vec4 v0x600002ed0d80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002ed1c20_0, 0;
T_62.10 ;
    %jmp T_62.9;
T_62.3 ;
    %load/vec4 v0x600002ed0ea0_0;
    %assign/vec4 v0x600002ed0fc0_0, 0;
    %load/vec4 v0x600002ed1320_0;
    %assign/vec4 v0x600002ed0a20_0, 0;
    %load/vec4 v0x600002ed1cb0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002ed1c20_0, 0;
    %jmp T_62.18;
T_62.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ed1830_0, 0;
    %load/vec4 v0x600002ed1320_0;
    %assign/vec4 v0x600002ed1680_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002ed1c20_0, 0;
    %jmp T_62.18;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ed1b00_0, 0;
    %load/vec4 v0x600002ed1320_0;
    %assign/vec4 v0x600002ed1680_0, 0;
    %load/vec4 v0x600002ed1ef0_0;
    %assign/vec4 v0x600002ed19e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002ed1c20_0, 0;
    %jmp T_62.18;
T_62.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002ed1c20_0, 0;
    %jmp T_62.18;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002ed1c20_0, 0;
    %jmp T_62.18;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002ed1c20_0, 0;
    %jmp T_62.18;
T_62.18 ;
    %pop/vec4 1;
    %jmp T_62.9;
T_62.4 ;
    %load/vec4 v0x600002ed0ab0_0;
    %load/vec4 v0x600002ed1d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ed1dd0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002ed1c20_0, 0;
    %jmp T_62.9;
T_62.5 ;
    %load/vec4 v0x600002ed18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.19, 8;
    %load/vec4 v0x600002ed1cb0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.21, 4;
    %load/vec4 v0x600002ed1710_0;
    %load/vec4 v0x600002ed1d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ed1dd0, 0, 4;
T_62.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002ed1c20_0, 0;
T_62.19 ;
    %jmp T_62.9;
T_62.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600002ed1440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002ed1d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ed1dd0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002ed1c20_0, 0;
    %jmp T_62.9;
T_62.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ed0f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002ed1c20_0, 0;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x134694910;
T_63 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002eb0d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002eb0630_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002eb0cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002eb0750_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002eb0b40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002eb0c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb01b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb0240_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002eb0ea0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002eb1200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb1320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb1050_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002e8f690_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002e8f2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e8f7b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e8f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e8f960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e8f570_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002e8ff00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e88750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb0120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e8fd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb0990_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb1320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb1050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb0990_0, 0;
    %load/vec4 v0x600002eb1440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
    %jmp T_63.14;
T_63.2 ;
    %load/vec4 v0x600002eb06c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.15, 8;
    %load/vec4 v0x600002eb0480_0;
    %assign/vec4 v0x600002eb0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
T_63.15 ;
    %jmp T_63.14;
T_63.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002eb0cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002eb0750_0, 0;
    %load/vec4 v0x600002eb0ab0_0;
    %assign/vec4 v0x600002eb0b40_0, 0;
    %load/vec4 v0x600002eb0bd0_0;
    %assign/vec4 v0x600002eb0c60_0, 0;
    %load/vec4 v0x600002eb02d0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_63.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_63.18, 8;
T_63.17 ; End of true expr.
    %load/vec4 v0x600002eb02d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_63.18, 8;
 ; End of false expr.
    %blend;
T_63.18;
    %pad/u 8;
    %assign/vec4 v0x600002eb0240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb01b0_0, 0;
    %load/vec4 v0x600002eb14d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
    %jmp T_63.22;
T_63.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
    %jmp T_63.22;
T_63.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
    %jmp T_63.22;
T_63.22 ;
    %pop/vec4 1;
    %jmp T_63.14;
T_63.4 ;
    %load/vec4 v0x600002eb0b40_0;
    %assign/vec4 v0x600002e8f2a0_0, 0;
    %load/vec4 v0x600002eb0240_0;
    %assign/vec4 v0x600002e8f3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e8f570_0, 0;
    %load/vec4 v0x600002e8f450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.25, 9;
    %load/vec4 v0x600002e8f570_0;
    %and;
T_63.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e8f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e8fd50_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
T_63.23 ;
    %jmp T_63.14;
T_63.5 ;
    %load/vec4 v0x600002e8fde0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.28, 9;
    %load/vec4 v0x600002e8fd50_0;
    %and;
T_63.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.26, 8;
    %load/vec4 v0x600002e8fba0_0;
    %assign/vec4 v0x600002eb07e0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
T_63.26 ;
    %jmp T_63.14;
T_63.6 ;
    %load/vec4 v0x600002eb0c60_0;
    %assign/vec4 v0x600002eb0ea0_0, 0;
    %load/vec4 v0x600002eb07e0_0;
    %assign/vec4 v0x600002eb1200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002eb1320_0, 0;
    %load/vec4 v0x600002eb10e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.29, 8;
    %load/vec4 v0x600002eb0c60_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002eb0c60_0, 0;
    %load/vec4 v0x600002eb0750_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002eb0750_0, 0;
    %load/vec4 v0x600002eb01b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002eb01b0_0, 0;
    %load/vec4 v0x600002eb0240_0;
    %load/vec4 v0x600002eb01b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e8fd50_0, 0;
    %load/vec4 v0x600002eb02d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002eb0750_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
    %jmp T_63.34;
T_63.33 ;
    %load/vec4 v0x600002eb0b40_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002eb0b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002eb01b0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
T_63.34 ;
    %jmp T_63.32;
T_63.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
T_63.32 ;
T_63.29 ;
    %jmp T_63.14;
T_63.7 ;
    %load/vec4 v0x600002eb0c60_0;
    %assign/vec4 v0x600002eb0ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002eb1050_0, 0;
    %load/vec4 v0x600002eb10e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.35, 8;
    %load/vec4 v0x600002eb0f30_0;
    %assign/vec4 v0x600002eb07e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
T_63.35 ;
    %jmp T_63.14;
T_63.8 ;
    %load/vec4 v0x600002eb0b40_0;
    %assign/vec4 v0x600002e8f690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e8f7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e8f960_0, 0;
    %load/vec4 v0x600002e8f840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600002e8f960_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e8f960_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
T_63.37 ;
    %jmp T_63.14;
T_63.9 ;
    %load/vec4 v0x600002eb07e0_0;
    %assign/vec4 v0x600002e8ff00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e88750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002eb0120_0, 0;
    %load/vec4 v0x600002eb0000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.42, 9;
    %load/vec4 v0x600002eb0120_0;
    %and;
T_63.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002eb0120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e88750_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
T_63.40 ;
    %jmp T_63.14;
T_63.10 ;
    %load/vec4 v0x600002e8fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.43, 8;
    %load/vec4 v0x600002eb0b40_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002eb0b40_0, 0;
    %load/vec4 v0x600002eb0c60_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002eb0c60_0, 0;
    %load/vec4 v0x600002eb0750_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002eb0750_0, 0;
    %load/vec4 v0x600002eb02d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002eb0750_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
    %jmp T_63.46;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
T_63.46 ;
T_63.43 ;
    %jmp T_63.14;
T_63.11 ;
    %load/vec4 v0x600002eb0cf0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002eb0cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002eb0750_0, 0;
    %load/vec4 v0x600002eb0360_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002eb0cf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
    %jmp T_63.48;
T_63.47 ;
    %load/vec4 v0x600002eb0ab0_0;
    %load/vec4 v0x600002eb0cf0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600002eb13b0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600002eb0b40_0, 0;
    %load/vec4 v0x600002eb0bd0_0;
    %load/vec4 v0x600002eb0cf0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002eb0a20_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002eb0c60_0, 0;
    %load/vec4 v0x600002eb14d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
    %jmp T_63.52;
T_63.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
    %jmp T_63.52;
T_63.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
    %jmp T_63.52;
T_63.52 ;
    %pop/vec4 1;
T_63.48 ;
    %jmp T_63.14;
T_63.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002eb0990_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002eb1440_0, 0;
    %jmp T_63.14;
T_63.14 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x134669c80;
T_64 ;
    %wait E_0x6000009cd940;
    %load/vec4 v0x600002ead200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600002ead170_0;
    %load/vec4 v0x600002eace10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eacfc0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600002ead0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600002eace10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002eacfc0, 4;
    %assign/vec4 v0x600002ead050_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x134669c80;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eacf30_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600002eacf30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002eacf30_0;
    %store/vec4a v0x600002eacfc0, 4, 0;
    %load/vec4 v0x600002eacf30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eacf30_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x13469fe70;
T_66 ;
    %wait E_0x6000009cd940;
    %load/vec4 v0x600002ead710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600002ead680_0;
    %load/vec4 v0x600002ead320_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ead4d0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600002ead5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600002ead320_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002ead4d0, 4;
    %assign/vec4 v0x600002ead560_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x13469fe70;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ead440_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600002ead440_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002ead440_0;
    %store/vec4a v0x600002ead4d0, 4, 0;
    %load/vec4 v0x600002ead440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ead440_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x134699f00;
T_68 ;
    %wait E_0x6000009cd940;
    %load/vec4 v0x600002eadc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600002eadb90_0;
    %load/vec4 v0x600002ead830_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ead9e0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600002eadb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600002ead830_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002ead9e0, 4;
    %assign/vec4 v0x600002eada70_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x134699f00;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ead950_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600002ead950_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002ead950_0;
    %store/vec4a v0x600002ead9e0, 4, 0;
    %load/vec4 v0x600002ead950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ead950_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x13469a1e0;
T_70 ;
    %wait E_0x6000009cd940;
    %load/vec4 v0x600002eae130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600002eae0a0_0;
    %load/vec4 v0x600002eadd40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eadef0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600002eae010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600002eadd40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002eadef0, 4;
    %assign/vec4 v0x600002eadf80_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x13469a1e0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eade60_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600002eade60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002eade60_0;
    %store/vec4a v0x600002eadef0, 4, 0;
    %load/vec4 v0x600002eade60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eade60_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x1346689f0;
T_72 ;
    %wait E_0x6000009cd800;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eae400_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600002eae400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600002eafa80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600002eae7f0_0;
    %pad/u 32;
    %load/vec4 v0x600002eae400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eafd50_0, 4, 1;
    %load/vec4 v0x600002eaf570_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600002eae640_0;
    %pad/u 32;
    %load/vec4 v0x600002eae400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eafc30_0, 4, 1;
    %load/vec4 v0x600002eaf840_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600002eae760_0;
    %pad/u 32;
    %load/vec4 v0x600002eae400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eafcc0_0, 4, 1;
    %load/vec4 v0x600002ed02d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600002ed0120_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600002eaea30_0;
    %pad/u 32;
    %load/vec4 v0x600002eae400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eafde0_0, 4, 1;
    %load/vec4 v0x600002eaf060_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600002eaeeb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600002eae520_0;
    %pad/u 32;
    %load/vec4 v0x600002eae400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eafba0_0, 4, 1;
    %load/vec4 v0x600002eae400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eae400_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x1346689f0;
T_73 ;
    %wait E_0x6000009cd7c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eae400_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600002eae400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600002eafd50_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eaf2a0_0, 4, 1;
    %load/vec4 v0x600002eafc30_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600002eafd50_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eaf180_0, 4, 1;
    %load/vec4 v0x600002eafcc0_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600002eafd50_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600002eafc30_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eaf210_0, 4, 1;
    %load/vec4 v0x600002eafde0_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600002eafd50_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600002eafc30_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600002eafcc0_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eaf330_0, 4, 1;
    %load/vec4 v0x600002eafba0_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600002eafd50_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600002eafc30_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600002eafcc0_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600002eafde0_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eaf0f0_0, 4, 1;
    %load/vec4 v0x600002eaf2a0_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600002ed0510_0;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4a v0x600002eae490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4a v0x600002eaeb50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eaebe0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eae9a0_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600002eaf180_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600002ed03f0_0;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4a v0x600002eae490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4a v0x600002eaeb50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eaebe0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eae9a0_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600002eaf210_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600002ed0480_0;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4a v0x600002eae490, 4, 0;
    %load/vec4 v0x600002eaf7b0_0;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4a v0x600002eaeb50, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eaebe0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eae9a0_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600002eaf330_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600002ed05a0_0;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4a v0x600002eae490, 4, 0;
    %load/vec4 v0x600002ed0240_0;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4a v0x600002eaeb50, 4, 0;
    %load/vec4 v0x600002ed02d0_0;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eaebe0_0, 4, 1;
    %load/vec4 v0x600002ed0120_0;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eae9a0_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600002eaf0f0_0;
    %load/vec4 v0x600002eae400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600002ed0360_0;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4a v0x600002eae490, 4, 0;
    %load/vec4 v0x600002eaefd0_0;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4a v0x600002eaeb50, 4, 0;
    %load/vec4 v0x600002eaf060_0;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eaebe0_0, 4, 1;
    %load/vec4 v0x600002eaeeb0_0;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eae9a0_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4a v0x600002eae490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4a v0x600002eaeb50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eaebe0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002eae400_0;
    %store/vec4 v0x600002eae9a0_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600002eae400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eae400_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x1346689f0;
T_74 ;
    %wait E_0x6000009cd940;
    %load/vec4 v0x600002eae7f0_0;
    %assign/vec4 v0x600002eae880_0, 0;
    %load/vec4 v0x600002eae640_0;
    %assign/vec4 v0x600002eae6d0_0, 0;
    %load/vec4 v0x600002eaea30_0;
    %assign/vec4 v0x600002eaeac0_0, 0;
    %load/vec4 v0x600002eae520_0;
    %assign/vec4 v0x600002eae5b0_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x1346689f0;
T_75 ;
    %wait E_0x6000009cd740;
    %load/vec4 v0x600002eae880_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002eae910, 4;
    %store/vec4 v0x600002eaf9f0_0, 0, 256;
    %load/vec4 v0x600002eae6d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002eae910, 4;
    %store/vec4 v0x600002eaf4e0_0, 0, 256;
    %load/vec4 v0x600002eaeac0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002eae910, 4;
    %store/vec4 v0x600002ed0090_0, 0, 256;
    %load/vec4 v0x600002eae5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002eae910, 4;
    %store/vec4 v0x600002eaee20_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x13466aab0;
T_76 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002ed5d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002ed4090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ed4120_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600002ed43f0_0;
    %assign/vec4 v0x600002ed4120_0, 0;
    %load/vec4 v0x600002ed43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600002ed42d0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600002ed4000, 4;
    %assign/vec4 v0x600002ed4090_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x13466aab0;
T_77 ;
    %wait E_0x6000009cd940;
    %load/vec4 v0x600002ed5a70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600002ed59e0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600002ed5950_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600002ed58c0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600002ed5830_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ed4000, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x13466aab0;
T_78 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002ed5d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ed6910_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002ed6880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ed2e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ed2eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ed53b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002ed2d90_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600002ed5440_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002ed6910_0, 0;
    %load/vec4 v0x600002ed4b40_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600002ed6880_0, 0;
    %load/vec4 v0x600002ed5440_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002ed2e20_0, 0;
    %load/vec4 v0x600002ed2e20_0;
    %assign/vec4 v0x600002ed2eb0_0, 0;
    %load/vec4 v0x600002ed5320_0;
    %assign/vec4 v0x600002ed53b0_0, 0;
    %load/vec4 v0x600002ed47e0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600002ed2d90_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x13466aab0;
T_79 ;
    %wait E_0x6000009cab40;
    %load/vec4 v0x600002ed5d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002ed5440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002ed4bd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002ed50e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002ed4b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ed5320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ed5170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ed4c60_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ed5320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ed4c60_0, 0;
    %load/vec4 v0x600002ed60a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600002ed4f30_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600002ed5440_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600002ed5440_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600002ed50e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002ed50e0_0, 0;
T_79.2 ;
    %load/vec4 v0x600002ed5440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ed5170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002ed50e0_0, 0;
    %load/vec4 v0x600002ed45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ed5170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002ed4b40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002ed5440_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600002ed5710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600002ed4b40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002ed4b40_0, 0;
    %load/vec4 v0x600002ed4b40_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ed5320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002ed4bd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002ed5440_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600002ed4900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600002ed4bd0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002ed4bd0_0, 0;
T_79.19 ;
    %load/vec4 v0x600002ed5f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002ed5440_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600002ed50e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002ed5440_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ed4c60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002ed5440_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x134699b00;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ed7450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ed7de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ed81b0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002ed8240_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ed7570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ed7e70_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002ed7720_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002ed7690_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ed78d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ed77b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ed7a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ed6d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ed6ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ed7330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ed6f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ed7180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ed7060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002ed6eb0_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002ed6fd0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x134699b00;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600002ed7450_0;
    %inv;
    %store/vec4 v0x600002ed7450_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x134699b00;
T_82 ;
    %vpi_call/w 3 75 "$display", "\000" {0 0 0};
    %vpi_call/w 3 76 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 77 "$display", "\342\225\221         Random 4\303\2274 GEMM Test                               \342\225\221" {0 0 0};
    %vpi_call/w 3 78 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 79 "$display", "A = [[1,2,3,4], [5,6,7,8], [2,3,1,4], [1,1,2,2]]" {0 0 0};
    %vpi_call/w 3 80 "$display", "B = [[1,0,2,1], [0,1,1,2], [2,1,0,1], [1,2,1,0]]" {0 0 0};
    %pushi/vec4 16908289, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002eacfc0, 4, 0;
    %pushi/vec4 33620224, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ead4d0, 4, 0;
    %pushi/vec4 16777474, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ead9e0, 4, 0;
    %pushi/vec4 66049, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002eadef0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002eacfc0, 4, 0;
    %pushi/vec4 134678021, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ead4d0, 4, 0;
    %pushi/vec4 67175170, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ead9e0, 4, 0;
    %pushi/vec4 33685761, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002eadef0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed4000, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ed4000, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ed7de0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ed7de0_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x6000009ca240;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ed81b0_0, 0, 1;
    %wait E_0x6000009cd940;
    %wait E_0x6000009cd940;
    %wait E_0x6000009ca240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ed81b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ed7600_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600002ed7600_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x6000009cd940;
    %load/vec4 v0x600002ed8090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x600002ed7600_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600002ed7600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ed7600_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002eacfc0, 4;
    %store/vec4 v0x600002ed7ba0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ead4d0, 4;
    %store/vec4 v0x600002ed7c30_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ead9e0, 4;
    %store/vec4 v0x600002ed7cc0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002eadef0, 4;
    %store/vec4 v0x600002ed7d50_0, 0, 256;
    %vpi_call/w 3 116 "$display", "\000" {0 0 0};
    %vpi_call/w 3 117 "$display", "Results (C = A \303\227 B):" {0 0 0};
    %load/vec4 v0x600002ed7ba0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002ed7ba0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002ed7ba0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002ed7ba0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 118 "$display", "  Row 0: [%0d, %0d, %0d, %0d] expected [11, 13, 8, 8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002ed7c30_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002ed7c30_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002ed7c30_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002ed7c30_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 120 "$display", "  Row 1: [%0d, %0d, %0d, %0d] expected [27, 29, 24, 24]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002ed7cc0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002ed7cc0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002ed7cc0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002ed7cc0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 122 "$display", "  Row 2: [%0d, %0d, %0d, %0d] expected [8, 12, 11, 9]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002ed7d50_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002ed7d50_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002ed7d50_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002ed7d50_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 124 "$display", "  Row 3: [%0d, %0d, %0d, %0d] expected [7, 7, 5, 5]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ed74e0_0, 0, 32;
    %load/vec4 v0x600002ed7ba0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 11, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002ed7ba0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 13, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002ed7ba0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002ed7ba0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x600002ed74e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ed74e0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x600002ed7c30_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 27, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002ed7c30_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 29, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002ed7c30_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 24, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002ed7c30_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 24, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x600002ed74e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ed74e0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600002ed7cc0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 8, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002ed7cc0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 12, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002ed7cc0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 11, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002ed7cc0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 9, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x600002ed74e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ed74e0_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x600002ed7d50_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 7, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002ed7d50_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002ed7d50_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002ed7d50_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x600002ed74e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ed74e0_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 133 "$display", "\000" {0 0 0};
    %load/vec4 v0x600002ed74e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.24, 4;
    %vpi_call/w 3 134 "$display", ">>> RANDOM GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.25;
T_82.24 ;
    %vpi_call/w 3 135 "$display", ">>> RANDOM GEMM TEST FAILED (%0d row errors) <<<", v0x600002ed74e0_0 {0 0 0};
T_82.25 ;
    %vpi_call/w 3 136 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_gemm_random.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
