abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 2243204745
maxLevel = 4
n1087 is replaced by n1074 with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk/c5315_1_0_2443_47.5.blif
time = 27478632 us
--------------- round 2 ---------------
seed = 2115368547
maxLevel = 4
n1084 is replaced by n534 with inverter with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk/c5315_2_0_2432_47.5.blif
time = 53272280 us
--------------- round 3 ---------------
seed = 2059300612
maxLevel = 4
n755 is replaced by n485 with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit appNtk/c5315_3_0_2429_47.5.blif
time = 78849596 us
--------------- round 4 ---------------
seed = 18028511
maxLevel = 4
n728 is replaced by n727 with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk/c5315_4_0_2426_47.5.blif
time = 104901790 us
--------------- round 5 ---------------
seed = 1056193053
maxLevel = 4
n1266 is replaced by n825 with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk/c5315_5_0_2424_47.5.blif
time = 130613711 us
--------------- round 6 ---------------
seed = 3291324130
maxLevel = 4
n1260 is replaced by n812 with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk/c5315_6_0_2421_47.5.blif
time = 155907627 us
--------------- round 7 ---------------
seed = 314201251
maxLevel = 4
n1183 is replaced by n1182 with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit appNtk/c5315_7_0_2419_47.5.blif
time = 181484559 us
--------------- round 8 ---------------
seed = 139515920
maxLevel = 4
n1116 is replaced by n395 with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk/c5315_8_0_2417_47.5.blif
time = 207317806 us
--------------- round 9 ---------------
seed = 3153786229
maxLevel = 4
n463 is replaced by 210 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit appNtk/c5315_9_0_2415_47.5.blif
time = 231214966 us
--------------- round 10 ---------------
seed = 26856121
maxLevel = 4
n477 is replaced by 218 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit appNtk/c5315_10_0_2413_47.5.blif
time = 253548370 us
--------------- round 11 ---------------
seed = 2501816332
maxLevel = 4
n455 is replaced by 273 with estimated error 0
error = 0
area = 2411
delay = 47.5
#gates = 954
output circuit appNtk/c5315_11_0_2411_47.5.blif
time = 273619745 us
--------------- round 12 ---------------
seed = 750909418
maxLevel = 4
n470 is replaced by 234 with estimated error 0
error = 0
area = 2409
delay = 47.5
#gates = 953
output circuit appNtk/c5315_12_0_2409_47.5.blif
time = 292603274 us
--------------- round 13 ---------------
seed = 3535063617
maxLevel = 4
n448 is replaced by 265 with estimated error 0
error = 0
area = 2407
delay = 47.5
#gates = 952
output circuit appNtk/c5315_13_0_2407_47.5.blif
time = 310820339 us
--------------- round 14 ---------------
seed = 2069459145
maxLevel = 4
n799 is replaced by n534 with estimated error 0
error = 0
area = 2406
delay = 47.5
#gates = 951
output circuit appNtk/c5315_14_0_2406_47.5.blif
time = 327553114 us
--------------- round 15 ---------------
seed = 2757618544
maxLevel = 4
n441 is replaced by 281 with estimated error 0
error = 0
area = 2404
delay = 47.5
#gates = 950
output circuit appNtk/c5315_15_0_2404_47.5.blif
time = 340687268 us
--------------- round 16 ---------------
seed = 603335495
maxLevel = 4
n366 is replaced by 351 with estimated error 0
error = 0
area = 2402
delay = 47.5
#gates = 949
output circuit appNtk/c5315_16_0_2402_47.5.blif
time = 347611635 us
--------------- round 17 ---------------
seed = 3849668552
maxLevel = 4
n379 is replaced by 308 with estimated error 0
error = 0
area = 2400
delay = 47.5
#gates = 948
output circuit appNtk/c5315_17_0_2400_47.5.blif
time = 353954728 us
--------------- round 18 ---------------
seed = 1170144299
maxLevel = 4
n389 is replaced by 341 with estimated error 0
error = 0
area = 2398
delay = 47.5
#gates = 947
output circuit appNtk/c5315_18_0_2398_47.5.blif
time = 359302331 us
--------------- round 19 ---------------
seed = 2785594767
maxLevel = 4
n396 is replaced by 324 with estimated error 0
error = 0
area = 2396
delay = 47.5
#gates = 946
output circuit appNtk/c5315_19_0_2396_47.5.blif
time = 364471923 us
--------------- round 20 ---------------
seed = 1935129090
maxLevel = 4
n413 is replaced by 316 with estimated error 0
error = 0
area = 2394
delay = 47.5
#gates = 945
output circuit appNtk/c5315_20_0_2394_47.5.blif
time = 369827953 us
--------------- round 21 ---------------
seed = 2236569688
maxLevel = 4
n422 is replaced by 206 with estimated error 0
error = 0
area = 2392
delay = 47.5
#gates = 944
output circuit appNtk/c5315_21_0_2392_47.5.blif
time = 374796290 us
--------------- round 22 ---------------
seed = 432292389
maxLevel = 4
n426 is replaced by 257 with estimated error 0
error = 0
area = 2390
delay = 47.5
#gates = 943
output circuit appNtk/c5315_22_0_2390_47.5.blif
time = 379914240 us
--------------- round 23 ---------------
seed = 2756471218
maxLevel = 4
n434 is replaced by 226 with estimated error 0
error = 0
area = 2388
delay = 47.5
#gates = 942
output circuit appNtk/c5315_23_0_2388_47.5.blif
time = 385028555 us
--------------- round 24 ---------------
seed = 23219664
maxLevel = 4
n1039 is replaced by n368 with estimated error 0
error = 0
area = 2387
delay = 47.5
#gates = 941
output circuit appNtk/c5315_24_0_2387_47.5.blif
time = 390030047 us
--------------- round 25 ---------------
seed = 136988177
maxLevel = 4
n1054 is replaced by 583 with inverter with estimated error 0
error = 0
area = 2386
delay = 47.4
#gates = 941
output circuit appNtk/c5315_25_0_2386_47.4.blif
time = 395282758 us
--------------- round 26 ---------------
seed = 292756041
maxLevel = 4
n1109 is replaced by 351 with estimated error 0
error = 0
area = 2384
delay = 47.4
#gates = 940
output circuit appNtk/c5315_26_0_2384_47.4.blif
time = 400260589 us
--------------- round 27 ---------------
seed = 1048730927
maxLevel = 4
n1149 is replaced by 566 with inverter with estimated error 0
error = 0
area = 2383
delay = 47.4
#gates = 940
output circuit appNtk/c5315_27_0_2383_47.4.blif
time = 405287283 us
--------------- round 28 ---------------
seed = 3073613089
maxLevel = 4
n1200 is replaced by 218 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit appNtk/c5315_28_0_2381_47.4.blif
time = 410407673 us
--------------- round 29 ---------------
seed = 4229636074
maxLevel = 4
n784 is replaced by n520 with estimated error 0.0008
error = 0.0008
area = 2371
delay = 47.4
#gates = 935
output circuit appNtk/c5315_29_0.0008_2371_47.4.blif
time = 415346075 us
--------------- round 30 ---------------
seed = 1678798011
maxLevel = 4
n1036 is replaced by one with estimated error 0.00097
error = 0.04143
area = 2369
delay = 46.4
#gates = 934
output circuit appNtk/c5315_30_0.04143_2369_46.4.blif
time = 420553978 us
--------------- round 31 ---------------
seed = 3699565660
maxLevel = 4
exceed error bound
