============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar 10 11:53:45 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(78)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(129)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(177)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 9 trigger nets, 9 data nets.
KIT-1004 : Chipwatcher code = 1100110100011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=48) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=48) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=48)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=48)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1743/10 useful/useless nets, 1017/5 useful/useless insts
SYN-1016 : Merged 16 instances.
SYN-1032 : 1580/18 useful/useless nets, 1267/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 202 better
SYN-1014 : Optimize round 2
SYN-1032 : 1449/15 useful/useless nets, 1136/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1453/40 useful/useless nets, 1143/13 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2571 : Optimize after map_dsp, round 1, 55 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1761/4 useful/useless nets, 1451/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 126 (3.96), #lev = 5 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 148 (3.79), #lev = 4 (1.99)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 315 instances into 148 LUTs, name keeping = 79%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 199 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net pll_list/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (116 clock/control pins, 0 other pins).
SYN-4027 : Net fifo_list/fifo_list/ram_inst/clkb is clkc2 of pll pll_list/pll_inst.
SYN-4019 : Net clk_in_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_in_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo_list/fifo_list/ram_inst/clkb as clock net
SYN-4025 : Tag rtl::Net pll_list/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1041 instances
RUN-0007 : 428 luts, 430 seqs, 90 mslices, 60 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1362 nets
RUN-1001 : 833 nets have 2 pins
RUN-1001 : 396 nets have [3 - 5] pins
RUN-1001 : 96 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     243     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     179     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   8   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1039 instances, 428 luts, 430 seqs, 150 slices, 23 macros(150 instances: 90 mslices 60 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 339038
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1039.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 193131, overlap = 27
PHY-3002 : Step(2): len = 148435, overlap = 22.5
PHY-3002 : Step(3): len = 87578.8, overlap = 22.5
PHY-3002 : Step(4): len = 75256.1, overlap = 24.75
PHY-3002 : Step(5): len = 63722.2, overlap = 22.5
PHY-3002 : Step(6): len = 52771.4, overlap = 27
PHY-3002 : Step(7): len = 48079.4, overlap = 27
PHY-3002 : Step(8): len = 46425.4, overlap = 27
PHY-3002 : Step(9): len = 41422.5, overlap = 27
PHY-3002 : Step(10): len = 40191.4, overlap = 27
PHY-3002 : Step(11): len = 38835.5, overlap = 27.25
PHY-3002 : Step(12): len = 37238.2, overlap = 27.25
PHY-3002 : Step(13): len = 34539.5, overlap = 27
PHY-3002 : Step(14): len = 32965, overlap = 27.3125
PHY-3002 : Step(15): len = 31103.3, overlap = 27.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.45101e-05
PHY-3002 : Step(16): len = 35016.9, overlap = 27.875
PHY-3002 : Step(17): len = 35378.6, overlap = 27.875
PHY-3002 : Step(18): len = 36626.1, overlap = 27.875
PHY-3002 : Step(19): len = 36837.3, overlap = 27.8125
PHY-3002 : Step(20): len = 35659.1, overlap = 23.3125
PHY-3002 : Step(21): len = 35371.1, overlap = 23.3125
PHY-3002 : Step(22): len = 35125.3, overlap = 27.875
PHY-3002 : Step(23): len = 35091.8, overlap = 27.8125
PHY-3002 : Step(24): len = 35132, overlap = 27.8125
PHY-3002 : Step(25): len = 35157, overlap = 27.8125
PHY-3002 : Step(26): len = 34596.4, overlap = 27.8125
PHY-3002 : Step(27): len = 34329.3, overlap = 27.8125
PHY-3002 : Step(28): len = 34226.2, overlap = 23.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.90202e-05
PHY-3002 : Step(29): len = 35472.3, overlap = 23.3125
PHY-3002 : Step(30): len = 35554.7, overlap = 23.3125
PHY-3002 : Step(31): len = 35540.7, overlap = 23.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.80403e-05
PHY-3002 : Step(32): len = 36165.3, overlap = 23.3125
PHY-3002 : Step(33): len = 36322.5, overlap = 23.375
PHY-3002 : Step(34): len = 36432.4, overlap = 18.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011984s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(35): len = 46668.8, overlap = 5.28125
PHY-3002 : Step(36): len = 46635.7, overlap = 4.375
PHY-3002 : Step(37): len = 44404.2, overlap = 5.15625
PHY-3002 : Step(38): len = 44369.6, overlap = 3.0625
PHY-3002 : Step(39): len = 43384.3, overlap = 2.75
PHY-3002 : Step(40): len = 42037.7, overlap = 3.75
PHY-3002 : Step(41): len = 41817.6, overlap = 11.75
PHY-3002 : Step(42): len = 40096, overlap = 12.625
PHY-3002 : Step(43): len = 40079.5, overlap = 10.8125
PHY-3002 : Step(44): len = 38581.7, overlap = 11.1562
PHY-3002 : Step(45): len = 37789.7, overlap = 10.125
PHY-3002 : Step(46): len = 37879.7, overlap = 10.125
PHY-3002 : Step(47): len = 37020.8, overlap = 10.4375
PHY-3002 : Step(48): len = 37212.3, overlap = 11.3125
PHY-3002 : Step(49): len = 37261.5, overlap = 11.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000269041
PHY-3002 : Step(50): len = 37281.7, overlap = 9.6875
PHY-3002 : Step(51): len = 37401.6, overlap = 9.6875
PHY-3002 : Step(52): len = 37754.7, overlap = 9.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000538083
PHY-3002 : Step(53): len = 36844.3, overlap = 9.5
PHY-3002 : Step(54): len = 36848.6, overlap = 9.5
PHY-3002 : Step(55): len = 36848.6, overlap = 9.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.87146e-05
PHY-3002 : Step(56): len = 38139.2, overlap = 35.9375
PHY-3002 : Step(57): len = 38406.8, overlap = 35.4688
PHY-3002 : Step(58): len = 39115.2, overlap = 26.5
PHY-3002 : Step(59): len = 39058.1, overlap = 28.875
PHY-3002 : Step(60): len = 38634.8, overlap = 28.8125
PHY-3002 : Step(61): len = 38775.4, overlap = 28.375
PHY-3002 : Step(62): len = 38564.5, overlap = 26.125
PHY-3002 : Step(63): len = 38674.6, overlap = 29.8438
PHY-3002 : Step(64): len = 38629.7, overlap = 31.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.74292e-05
PHY-3002 : Step(65): len = 37772.5, overlap = 32.5625
PHY-3002 : Step(66): len = 37803.6, overlap = 30.7188
PHY-3002 : Step(67): len = 37745.2, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.48585e-05
PHY-3002 : Step(68): len = 37584.6, overlap = 29.9062
PHY-3002 : Step(69): len = 37584.6, overlap = 29.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000149717
PHY-3002 : Step(70): len = 37759.5, overlap = 29.125
PHY-3002 : Step(71): len = 37854, overlap = 26.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000299434
PHY-3002 : Step(72): len = 37724, overlap = 25.6562
PHY-3002 : Step(73): len = 37724, overlap = 25.6562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000598868
PHY-3002 : Step(74): len = 37991, overlap = 26.3125
PHY-3002 : Step(75): len = 38017.2, overlap = 26.5938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00119774
PHY-3002 : Step(76): len = 38047.9, overlap = 26.625
PHY-3002 : Step(77): len = 38110.2, overlap = 26.5938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00239547
PHY-3002 : Step(78): len = 38161.6, overlap = 25.875
PHY-3002 : Step(79): len = 38125.4, overlap = 26.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 72.56 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1362.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 43512, over cnt = 140(0%), over = 549, worst = 22
PHY-1001 : End global iterations;  0.088994s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (35.1%)

PHY-1001 : Congestion index: top1 = 32.35, top5 = 17.17, top10 = 10.68, top15 = 7.71.
PHY-1001 : End incremental global routing;  0.152127s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (41.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5186, tnet num: 1360, tinst num: 1039, tnode num: 6775, tedge num: 8647.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.168589s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.341225s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (73.3%)

OPT-1001 : Current memory(MB): used = 197, reserve = 162, peak = 197.
OPT-1001 : End physical optimization;  0.355261s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (70.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 428 LUT to BLE ...
SYN-4008 : Packed 428 LUT and 214 SEQ to BLE.
SYN-4003 : Packing 216 remaining SEQ's ...
SYN-4005 : Packed 108 SEQ with LUT/SLICE
SYN-4006 : 125 single LUT's are left
SYN-4006 : 108 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 536/853 primitive instances ...
PHY-3001 : End packing;  0.042522s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 489 instances
RUN-1001 : 228 mslices, 228 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1153 nets
RUN-1001 : 608 nets have 2 pins
RUN-1001 : 411 nets have [3 - 5] pins
RUN-1001 : 97 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 487 instances, 456 slices, 23 macros(150 instances: 90 mslices 60 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 38201.2, Over = 35.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.18185e-05
PHY-3002 : Step(80): len = 37644.5, overlap = 35
PHY-3002 : Step(81): len = 37723.2, overlap = 34.75
PHY-3002 : Step(82): len = 37536.6, overlap = 35
PHY-3002 : Step(83): len = 37194.2, overlap = 35.25
PHY-3002 : Step(84): len = 37007.7, overlap = 39
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.3637e-05
PHY-3002 : Step(85): len = 37023.5, overlap = 34.75
PHY-3002 : Step(86): len = 37116.4, overlap = 34.75
PHY-3002 : Step(87): len = 37318.4, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.7274e-05
PHY-3002 : Step(88): len = 37500.6, overlap = 29.75
PHY-3002 : Step(89): len = 37500.6, overlap = 29.75
PHY-3002 : Step(90): len = 37537, overlap = 28.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.176586s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (26.5%)

PHY-3001 : Trial Legalized: Len = 48435.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0020425
PHY-3002 : Step(91): len = 43936.6, overlap = 5
PHY-3002 : Step(92): len = 42357.8, overlap = 6.5
PHY-3002 : Step(93): len = 41198.9, overlap = 12.25
PHY-3002 : Step(94): len = 40086.2, overlap = 13
PHY-3002 : Step(95): len = 39678.9, overlap = 13.75
PHY-3002 : Step(96): len = 39371.5, overlap = 14.25
PHY-3002 : Step(97): len = 39227.8, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.004085
PHY-3002 : Step(98): len = 39219.3, overlap = 15.75
PHY-3002 : Step(99): len = 39045.5, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00817001
PHY-3002 : Step(100): len = 38906.7, overlap = 17.75
PHY-3002 : Step(101): len = 38798.3, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005383s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 44639.4, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.008232s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 1, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 44777.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 51/1153.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 52224, over cnt = 133(0%), over = 221, worst = 5
PHY-1002 : len = 53384, over cnt = 56(0%), over = 71, worst = 4
PHY-1002 : len = 54296, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 54376, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 54392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.177727s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.97, top5 = 18.45, top10 = 12.88, top15 = 9.58.
PHY-1001 : End incremental global routing;  0.242198s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (12.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4434, tnet num: 1151, tinst num: 487, tnode num: 5610, tedge num: 7746.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.191582s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (114.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.454921s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (58.4%)

OPT-1001 : Current memory(MB): used = 200, reserve = 165, peak = 200.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001581s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 971/1153.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 54392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006849s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.97, top5 = 18.45, top10 = 12.88, top15 = 9.58.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001875s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.534621s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (61.4%)

RUN-1003 : finish command "place" in  4.750788s wall, 1.250000s user + 0.453125s system = 1.703125s CPU (35.8%)

RUN-1004 : used memory is 183 MB, reserved memory is 148 MB, peak memory is 202 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 489 instances
RUN-1001 : 228 mslices, 228 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1153 nets
RUN-1001 : 608 nets have 2 pins
RUN-1001 : 411 nets have [3 - 5] pins
RUN-1001 : 97 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4434, tnet num: 1151, tinst num: 487, tnode num: 5610, tedge num: 7746.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 228 mslices, 228 lslices, 18 pads, 8 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1151 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 586 clock pins, and constraint 1176 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 51568, over cnt = 131(0%), over = 219, worst = 6
PHY-1002 : len = 52784, over cnt = 55(0%), over = 73, worst = 5
PHY-1002 : len = 53712, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 53744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.171953s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (36.3%)

PHY-1001 : Congestion index: top1 = 28.71, top5 = 18.44, top10 = 12.83, top15 = 9.50.
PHY-1001 : End global routing;  0.233290s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (33.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 229, reserve = 194, peak = 242.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 493, reserve = 462, peak = 493.
PHY-1001 : End build detailed router design. 3.986384s wall, 3.562500s user + 0.078125s system = 3.640625s CPU (91.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 18608, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.545610s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (95.0%)

PHY-1001 : Current memory(MB): used = 525, reserve = 495, peak = 525.
PHY-1001 : End phase 1; 1.557243s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (94.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 153352, over cnt = 39(0%), over = 39, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 525, reserve = 495, peak = 526.
PHY-1001 : End initial routed; 5.216115s wall, 4.593750s user + 0.031250s system = 4.625000s CPU (88.7%)

PHY-1001 : Current memory(MB): used = 525, reserve = 495, peak = 526.
PHY-1001 : End phase 2; 5.216175s wall, 4.593750s user + 0.031250s system = 4.625000s CPU (88.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 153080, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.032366s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 153160, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.025856s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 4 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.148980s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (125.9%)

PHY-1001 : Current memory(MB): used = 538, reserve = 508, peak = 538.
PHY-1001 : End phase 3; 0.334472s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (84.1%)

PHY-1003 : Routed, final wirelength = 153160
PHY-1001 : Current memory(MB): used = 538, reserve = 508, peak = 538.
PHY-1001 : End export database. 0.014383s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.6%)

PHY-1001 : End detail routing;  11.358222s wall, 10.203125s user + 0.109375s system = 10.312500s CPU (90.8%)

RUN-1003 : finish command "route" in  11.892253s wall, 10.531250s user + 0.125000s system = 10.656250s CPU (89.6%)

RUN-1004 : used memory is 471 MB, reserved memory is 442 MB, peak memory is 538 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      749   out of  19600    3.82%
#reg                      435   out of  19600    2.22%
#le                       857
  #lut only               422   out of    857   49.24%
  #reg only               108   out of    857   12.60%
  #lut&reg                327   out of    857   38.16%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                      Fanout
#1        fifo_list/fifo_list/ram_inst/clkb    GCLK               pll                pll_list/pll_inst.clkc2     214
#2        config_inst_syn_9                    GCLK               config             config_inst.jtck            71
#3        adc/clk_adc                          GCLK               lslice             adc/clk_adc_reg_syn_5.q0    8
#4        clk_in_dup_3                         GeneralRouting     io                 clk_in_syn_4.di             1
#5        pll_list/clk0_buf                    GCLK               pll                pll_list/pll_inst.clkc0     0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    clk_in        INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      IREG    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |857    |599     |150     |450     |8       |0       |
|  adc                               |adc_ctrl       |36     |30      |6       |18      |0       |0       |
|  anjian_list                       |anjian         |42     |34      |6       |24      |0       |0       |
|  fifo_list                         |fifo_ctrl      |149    |81      |41      |59      |4       |0       |
|    fifo_list                       |fifo           |107    |48      |32      |45      |4       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  pll_list                          |pll            |0      |0       |0       |0       |0       |0       |
|  rx                                |uart_rx        |56     |50      |6       |36      |0       |0       |
|  tx                                |uart_tx        |85     |66      |8       |36      |0       |0       |
|  type                              |type_choice    |112    |104     |8       |62      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |375    |232     |75      |199     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |375    |232     |75      |199     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |119    |61      |0       |109     |0       |0       |
|        reg_inst                    |register       |116    |58      |0       |106     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |256    |171     |75      |90      |0       |0       |
|        bus_inst                    |bus_top        |33     |23      |10      |11      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |32     |22      |10      |10      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |140    |107     |33      |52      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       588   
    #2         2       297   
    #3         3        73   
    #4         4        41   
    #5        5-10     101   
    #6       11-50      26   
    #7       51-100     2    
  Average     2.63           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 0a6d111314be3ca8af23add0377e8baeb83aa96264ba6287835d42facf507c7b -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 487
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1153, pip num: 10774
BIT-1002 : Init feedthrough completely, num: 4
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1369 valid insts, and 29468 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000001011100110100011011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.466860s wall, 13.843750s user + 0.140625s system = 13.984375s CPU (566.9%)

RUN-1004 : used memory is 473 MB, reserved memory is 441 MB, peak memory is 673 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230310_115345.log"
