-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- PROGRAM		"Quartus II 64-Bit"
-- VERSION		"Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
-- CREATED		"Tue Feb 09 12:28:52 2016"

LIBRARY ieee;
USE ieee.std_logic_1164.all; 

LIBRARY work;

ENTITY MDF IS 
	PORT
	(

	);
END MDF;

ARCHITECTURE bdf_type OF MDF IS 

COMPONENT mdfmux
	PORT(sel : IN STD_LOGIC;
		 data0x : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		 data1x : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		 result : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
	);
END COMPONENT;

COMPONENT reg32bit
	PORT(ld : IN STD_LOGIC;
		 rst_n : IN STD_LOGIC;
		 clk : IN STD_LOGIC;
		 d : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		 q : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
	);
END COMPONENT;

SIGNAL	mdf_clk :  STD_LOGIC;
SIGNAL	mdf_ld :  STD_LOGIC;
SIGNAL	mdf_q :  STD_LOGIC;
SIGNAL	mdf_rst_n :  STD_LOGIC;
SIGNAL	mdf_sel :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_0 :  STD_LOGIC_VECTOR(31 DOWNTO 0);


BEGIN 



b2v_inst : mdfmux
PORT MAP(sel => mdf_sel,
		 result => SYNTHESIZED_WIRE_0);


b2v_inst2 : reg32bit
PORT MAP(ld => mdf_ld,
		 rst_n => mdf_rst_n,
		 clk => mdf_clk,
		 d => SYNTHESIZED_WIRE_0);


END bdf_type;