<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Sep 23 11:00:47 2024" VIVADOVERSION="2024.1">

  <SYSTEMINFO ARCH="kintexuplus" BOARD="opalkelly.com:xem8320-au25p:part0:1.2" DEVICE="xcau25p" NAME="PcieBridge" PACKAGE="ffvb676" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="250000000" DIR="O" NAME="AxiBusClock" SIGIS="clk" SIGNAME="xdma_0_axi_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="McuAxiClock" SIGIS="clk" SIGNAME="External_Ports_McuAxiClock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_ACLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="PCIE_CLOCK_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_IBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="PCIE_CLOCK_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_IBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="aPCIE_rxn" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_pci_exp_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="pci_exp_rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="aPCIE_rxp" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_pci_exp_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="pci_exp_rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aPCIE_txn" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_pci_exp_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="pci_exp_txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aPCIE_txp" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_pci_exp_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="pci_exp_txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="mDebugMcu_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mdm_0_S_AXI_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mDebugMcu_AXI_arready" SIGIS="undef" SIGNAME="mdm_0_S_AXI_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="mDebugMcu_AXI_arvalid" SIGIS="undef" SIGNAME="mdm_0_S_AXI_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="mDebugMcu_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="mdm_0_S_AXI_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mDebugMcu_AXI_awready" SIGIS="undef" SIGNAME="mdm_0_S_AXI_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="mDebugMcu_AXI_awvalid" SIGIS="undef" SIGNAME="mdm_0_S_AXI_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="mDebugMcu_AXI_bready" SIGIS="undef" SIGNAME="mdm_0_S_AXI_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="mDebugMcu_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="mdm_0_S_AXI_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mDebugMcu_AXI_bvalid" SIGIS="undef" SIGNAME="mdm_0_S_AXI_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="mDebugMcu_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="mdm_0_S_AXI_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="mDebugMcu_AXI_rready" SIGIS="undef" SIGNAME="mdm_0_S_AXI_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="mDebugMcu_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="mdm_0_S_AXI_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mDebugMcu_AXI_rvalid" SIGIS="undef" SIGNAME="mdm_0_S_AXI_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="mDebugMcu_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="mdm_0_S_AXI_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mDebugMcu_AXI_wready" SIGIS="undef" SIGNAME="mdm_0_S_AXI_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="mDebugMcu_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="mdm_0_S_AXI_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="mDebugMcu_AXI_wvalid" SIGIS="undef" SIGNAME="mdm_0_S_AXI_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mDebugPort_capture" SIGIS="undef" SIGNAME="mdm_0_Dbg_Capture_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="Dbg_Capture_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mDebugPort_clk" SIGIS="clk" SIGNAME="mdm_0_Dbg_Clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="Dbg_Clk_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mDebugPort_disable" SIGIS="undef" SIGNAME="mdm_0_Dbg_Disable_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="Dbg_Disable_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="mDebugPort_reg_en" RIGHT="7" SIGIS="undef" SIGNAME="mdm_0_Dbg_Reg_En_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="Dbg_Reg_En_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mDebugPort_rst" SIGIS="rst" SIGNAME="mdm_0_Dbg_Rst_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="Dbg_Rst_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mDebugPort_shift" SIGIS="undef" SIGNAME="mdm_0_Dbg_Shift_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="Dbg_Shift_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mDebugPort_tdi" SIGIS="undef" SIGNAME="mdm_0_Dbg_TDI_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="Dbg_TDI_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="mDebugPort_tdo" SIGIS="undef" SIGNAME="mdm_0_Dbg_TDO_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="Dbg_TDO_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mDebugPort_update" SIGIS="undef" SIGNAME="mdm_0_Dbg_Update_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="Dbg_Update_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mDebugSysRst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="mdm_0_Debug_SYS_Rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="Debug_SYS_Rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="mMcuAxiReset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_mMcuAxiReset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mdm_0" PORT="S_AXI_ARESETN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="pPcieLinkUp" SIGIS="undef" SIGNAME="xdma_0_user_lnk_up">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="user_lnk_up"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pPcieSysRst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_pPcieSysRst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="sys_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="xAxiBusReset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xdma_0_axi_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="xPcieToDfx_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="xPcieToDfx_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="xPcieToDfx_AXI_arready" SIGIS="undef" SIGNAME="xdma_0_m_axil_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="xPcieToDfx_AXI_arvalid" SIGIS="undef" SIGNAME="xdma_0_m_axil_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="xPcieToDfx_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="xPcieToDfx_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="xPcieToDfx_AXI_awready" SIGIS="undef" SIGNAME="xdma_0_m_axil_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="xPcieToDfx_AXI_awvalid" SIGIS="undef" SIGNAME="xdma_0_m_axil_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="xPcieToDfx_AXI_bready" SIGIS="undef" SIGNAME="xdma_0_m_axil_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="xPcieToDfx_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="xPcieToDfx_AXI_bvalid" SIGIS="undef" SIGNAME="xdma_0_m_axil_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="xPcieToDfx_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="xPcieToDfx_AXI_rready" SIGIS="undef" SIGNAME="xdma_0_m_axil_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="xPcieToDfx_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="xPcieToDfx_AXI_rvalid" SIGIS="undef" SIGNAME="xdma_0_m_axil_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="xPcieToDfx_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="xPcieToDfx_AXI_wready" SIGIS="undef" SIGNAME="xdma_0_m_axil_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="xPcieToDfx_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="xPcieToDfx_AXI_wvalid" SIGIS="undef" SIGNAME="xdma_0_m_axil_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="m_axil_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="xPcieToICAP_AXI_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="m_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="xPcieToICAP_AXI_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="m_axis_tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="xPcieToICAP_AXI_tlast" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="m_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="xPcieToICAP_AXI_tready" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="m_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="xPcieToICAP_AXI_tvalid" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="m_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="xdma_0_pcie_mgt" NAME="aPCIE" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="rxn" PHYSICAL="aPCIE_rxn"/>
        <PORTMAP LOGICAL="rxp" PHYSICAL="aPCIE_rxp"/>
        <PORTMAP LOGICAL="txn" PHYSICAL="aPCIE_txn"/>
        <PORTMAP LOGICAL="txp" PHYSICAL="aPCIE_txp"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="xdma_0_M_AXI_LITE" DATAWIDTH="32" NAME="xPcieToDfx_AXI" TYPE="MASTER">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="PcieBridge_xdma_0_0_axi_aclk"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="xPcieToDfx_AXI_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="xPcieToDfx_AXI_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="xPcieToDfx_AXI_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="xPcieToDfx_AXI_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="xPcieToDfx_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="xPcieToDfx_AXI_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="xPcieToDfx_AXI_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="xPcieToDfx_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="xPcieToDfx_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="xPcieToDfx_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="xPcieToDfx_AXI_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="xPcieToDfx_AXI_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="xPcieToDfx_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="xPcieToDfx_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="xPcieToDfx_AXI_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="xPcieToDfx_AXI_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="xPcieToDfx_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="xPcieToDfx_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="xPcieToDfx_AXI_wvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axis_dwidth_converter_0_M_AXIS" NAME="xPcieToICAP_AXI" TYPE="MASTER">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="PcieBridge_xdma_0_0_axi_aclk"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="xPcieToICAP_AXI_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="xPcieToICAP_AXI_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="xPcieToICAP_AXI_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="xPcieToICAP_AXI_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="xPcieToICAP_AXI_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_mDebugMcu_AXI" DATAWIDTH="32" NAME="mDebugMcu_AXI" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="PcieBridge_McuAxiClock"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="mDebugMcu_AXI_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="mDebugMcu_AXI_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="mDebugMcu_AXI_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="mDebugMcu_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="mDebugMcu_AXI_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="mDebugMcu_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="mDebugMcu_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="mDebugMcu_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="mDebugMcu_AXI_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="mDebugMcu_AXI_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="mDebugMcu_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="mDebugMcu_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="mDebugMcu_AXI_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="mDebugMcu_AXI_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="mDebugMcu_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="mDebugMcu_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="mDebugMcu_AXI_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="mdm_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="mDebugMcu_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mdm_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="mdm_0_MBDEBUG_0" NAME="mDebugPort" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="CAPTURE" PHYSICAL="mDebugPort_capture"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="mDebugPort_clk"/>
        <PORTMAP LOGICAL="DISABLE" PHYSICAL="mDebugPort_disable"/>
        <PORTMAP LOGICAL="REG_EN" PHYSICAL="mDebugPort_reg_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="mDebugPort_rst"/>
        <PORTMAP LOGICAL="SHIFT" PHYSICAL="mDebugPort_shift"/>
        <PORTMAP LOGICAL="TDI" PHYSICAL="mDebugPort_tdi"/>
        <PORTMAP LOGICAL="TDO" PHYSICAL="mDebugPort_tdo"/>
        <PORTMAP LOGICAL="UPDATE" PHYSICAL="mDebugPort_update"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_PCIE_CLOCK" NAME="PCIE_CLOCK" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="PCIE_CLOCK_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="PCIE_CLOCK_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="30" FULLNAME="/axis_dwidth_converter_0" HWVERSION="1.1" INSTANCE="axis_dwidth_converter_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_dwidth_converter" VLNV="xilinx.com:ip:axis_dwidth_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_dwidth_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011011"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="PcieBridge_axis_dwidth_converter_0_0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_MI_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="xdma_0_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xdma_0_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToICAP_AXI_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToICAP_AXI_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToICAP_AXI_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToICAP_AXI_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToICAP_AXI_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axis_h2c_tdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axis_h2c_tkeep_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axis_h2c_tlast_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axis_h2c_tready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axis_h2c_tvalid_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="xdma_0_M_AXIS_H2C_0" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PcieBridge_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_dwidth_converter_0_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PcieBridge_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="26" FULLNAME="/mdm_0" HWVERSION="3.2" INSTANCE="mdm_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="DEBUG" MODTYPE="mdm" VLNV="xilinx.com:ip:mdm:3.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v3_2;d=pg115-mdm.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_AVOID_PRIMITIVES" VALUE="0"/>
        <PARAMETER NAME="C_BSCANID" VALUE="76547328"/>
        <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_DBG_MEM_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_DBG_REG_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_DEVICE" VALUE="xcau25p"/>
        <PARAMETER NAME="C_EXT_TRIG_RESET_VALUE" VALUE="0xF1234"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_JTAG_CHAIN" VALUE="2"/>
        <PARAMETER NAME="C_LMB_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_MB_DBG_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_ID_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REVISION"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TRACE_ASYNC_RESET" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_CLK_FREQ_HZ" VALUE="200000000"/>
        <PARAMETER NAME="C_TRACE_CLK_OUT_PHASE" VALUE="90"/>
        <PARAMETER NAME="C_TRACE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TRACE_ID" VALUE="110"/>
        <PARAMETER NAME="C_TRACE_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_PROTOCOL" VALUE="1"/>
        <PARAMETER NAME="C_USE_BSCAN" VALUE="0"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="C_USE_UART" VALUE="1"/>
        <PARAMETER NAME="C_BRK" VALUE="0"/>
        <PARAMETER NAME="C_TRIG_IN_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_TRIG_OUT_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_XMTC" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="PcieBridge_mdm_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="Dbg_Capture_0" SIGIS="undef" SIGNAME="mdm_0_Dbg_Capture_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugPort_capture"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Clk_0" SIGIS="clk" SIGNAME="mdm_0_Dbg_Clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugPort_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Disable_0" SIGIS="undef" SIGNAME="mdm_0_Dbg_Disable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugPort_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dbg_Reg_En_0" RIGHT="7" SIGIS="undef" SIGNAME="mdm_0_Dbg_Reg_En_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugPort_reg_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Rst_0" SIGIS="rst" SIGNAME="mdm_0_Dbg_Rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugPort_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Shift_0" SIGIS="undef" SIGNAME="mdm_0_Dbg_Shift_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugPort_shift"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_TDI_0" SIGIS="undef" SIGNAME="mdm_0_Dbg_TDI_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugPort_tdi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_TDO_0" SIGIS="undef" SIGNAME="mdm_0_Dbg_TDO_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugPort_tdo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Update_0" SIGIS="undef" SIGNAME="mdm_0_Dbg_Update_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugPort_update"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Debug_SYS_Rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="mdm_0_Debug_SYS_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mDebugSysRst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="External_Ports_McuAxiClock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="McuAxiClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="mdm_0_S_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_mMcuAxiReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mMcuAxiReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="mdm_0_S_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="mdm_0_S_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="mdm_0_S_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="mdm_0_S_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="mdm_0_S_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="mdm_0_S_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="mdm_0_S_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="mdm_0_S_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="mdm_0_S_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="mdm_0_S_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="mdm_0_S_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="mdm_0_S_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="mdm_0_S_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="mdm_0_S_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="mdm_0_S_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="mdm_0_S_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="mDebugMcu_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_mDebugMcu_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PcieBridge_McuAxiClock"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mdm_0_MBDEBUG_0" NAME="MBDEBUG_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:mbdebug:3.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="Dbg_Capture_0"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="Dbg_Clk_0"/>
            <PORTMAP LOGICAL="DISABLE" PHYSICAL="Dbg_Disable_0"/>
            <PORTMAP LOGICAL="REG_EN" PHYSICAL="Dbg_Reg_En_0"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="Dbg_Rst_0"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="Dbg_Shift_0"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="Dbg_TDI_0"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="Dbg_TDO_0"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="Dbg_Update_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="32" FULLNAME="/util_ds_buf" HWVERSION="2.2" INSTANCE="util_ds_buf" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="ibufdsgte4"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="Component_Name" VALUE="PcieBridge_util_ds_buf_0"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_IBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="PCIE_CLOCK_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="IBUF_DS_ODIV2" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_IBUF_DS_ODIV2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_IBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="PCIE_CLOCK_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="sys_clk_gt"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_PCIE_CLOCK" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="29" FULLNAME="/xdma_0" HWVERSION="4.1" INSTANCE="xdma_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xdma" VLNV="xilinx.com:ip:xdma:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xdma;v=v4_1;d=pg195-pcie-dma.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="ACS_EXT_CAP_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="AXILITE_MASTER_APERTURE_SIZE" VALUE="0x0D"/>
        <PARAMETER NAME="AXILITE_MASTER_CONTROL" VALUE="0x4"/>
        <PARAMETER NAME="AXISTEN_IF_ENABLE_MSG_ROUTE" VALUE="0x00000"/>
        <PARAMETER NAME="AXIST_BYPASS_APERTURE_SIZE" VALUE="0x0D"/>
        <PARAMETER NAME="AXIST_BYPASS_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="AXIS_PIPE_LINE_STAGE" VALUE="0"/>
        <PARAMETER NAME="AXI_ACLK_LOOPBACK" VALUE="FALSE"/>
        <PARAMETER NAME="AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AXI_VIP_IN_EXDES" VALUE="FALSE"/>
        <PARAMETER NAME="AXSIZE_BYTE_ACCESS_EN" VALUE="FALSE"/>
        <PARAMETER NAME="BARLITE1" VALUE="1"/>
        <PARAMETER NAME="BARLITE2" VALUE="7"/>
        <PARAMETER NAME="BARLITE_EXT_PF0" VALUE="0x01"/>
        <PARAMETER NAME="BARLITE_EXT_PF1" VALUE="0x00"/>
        <PARAMETER NAME="BARLITE_EXT_PF2" VALUE="0x00"/>
        <PARAMETER NAME="BARLITE_EXT_PF3" VALUE="0x00"/>
        <PARAMETER NAME="BARLITE_INT_PF0" VALUE="0x02"/>
        <PARAMETER NAME="BARLITE_INT_PF1" VALUE="0x00"/>
        <PARAMETER NAME="BARLITE_INT_PF2" VALUE="0x00"/>
        <PARAMETER NAME="BARLITE_INT_PF3" VALUE="0x00"/>
        <PARAMETER NAME="BRIDGE_BURST" VALUE="FALSE"/>
        <PARAMETER NAME="C2H_XDMA_CHNL" VALUE="0x0F"/>
        <PARAMETER NAME="CCIX_DVSEC" VALUE="FALSE"/>
        <PARAMETER NAME="CCIX_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="CFG_EXT_IF" VALUE="FALSE"/>
        <PARAMETER NAME="CFG_MGMT_IF" VALUE="TRUE"/>
        <PARAMETER NAME="CFG_SPACE_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="COMPONENT_NAME" VALUE="xdma_0"/>
        <PARAMETER NAME="CORE_CLK_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_ATS_CAP_NEXTPTR" VALUE="0x000"/>
        <PARAMETER NAME="C_ATS_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="C_ATS_SWITCH_UNIQUE_BDF" VALUE="1"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_NUM" VALUE="1"/>
        <PARAMETER NAME="C_C2H_NUM_CHNL" VALUE="1"/>
        <PARAMETER NAME="C_COMP_TIMEOUT" VALUE="1"/>
        <PARAMETER NAME="C_ECC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_RESOURCE_REDUCTION" VALUE="FALSE"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_H2C_NUM_CHNL" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_BAROFFSET_REG" VALUE="1"/>
        <PARAMETER NAME="C_INTX_RX_PIN_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAST_CORE_CAP_ADDR" VALUE="0x100"/>
        <PARAMETER NAME="C_METERING_ON" VALUE="1"/>
        <PARAMETER NAME="C_MSIX_INT_TABLE_EN" VALUE="0"/>
        <PARAMETER NAME="C_MSIX_RX_PIN_EN" VALUE="1"/>
        <PARAMETER NAME="C_MSI_RX_PIN_EN" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_ARUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_AWUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_M_AXI_NUM_READ" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_NUM_READQ" VALUE="2"/>
        <PARAMETER NAME="C_M_AXI_NUM_WRITE" VALUE="4"/>
        <PARAMETER NAME="C_M_AXI_NUM_WRITE_SCALE" VALUE="1"/>
        <PARAMETER NAME="C_NUM_OF_SC" VALUE="1"/>
        <PARAMETER NAME="C_OLD_BRIDGE_TIMEOUT" VALUE="0"/>
        <PARAMETER NAME="C_PARITY_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_PARITY_GEN" VALUE="0"/>
        <PARAMETER NAME="C_PARITY_PROP" VALUE="0"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_6" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIE_PFS_SUPPORTED" VALUE="0"/>
        <PARAMETER NAME="C_PRI_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="C_PR_CAP_NEXTPTR" VALUE="0x000"/>
        <PARAMETER NAME="C_SLAVE_READ_64OS_EN" VALUE="0"/>
        <PARAMETER NAME="C_SMMU_EN" VALUE="0"/>
        <PARAMETER NAME="C_SRIOV_EN" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_NUM_READ" VALUE="8"/>
        <PARAMETER NAME="C_S_AXI_NUM_WRITE" VALUE="8"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_TIMEOUT0_SEL" VALUE="0xE"/>
        <PARAMETER NAME="C_TIMEOUT1_SEL" VALUE="0xF"/>
        <PARAMETER NAME="C_TIMEOUT_MULT" VALUE="0x3"/>
        <PARAMETER NAME="C_VSEC_CAP_ADDR" VALUE="0x128"/>
        <PARAMETER NAME="DEDICATE_PERST" VALUE="true"/>
        <PARAMETER NAME="DEV_PORT_TYPE" VALUE="0"/>
        <PARAMETER NAME="DISABLE_BRAM_PIPELINE" VALUE="FALSE"/>
        <PARAMETER NAME="DISABLE_EQ_SYNCHRONIZER" VALUE="FALSE"/>
        <PARAMETER NAME="DMA_2RP" VALUE="FALSE"/>
        <PARAMETER NAME="DMA_EN" VALUE="1"/>
        <PARAMETER NAME="DMA_MM" VALUE="0"/>
        <PARAMETER NAME="DMA_RESET_SOURCE_SEL" VALUE="0"/>
        <PARAMETER NAME="DMA_ST" VALUE="1"/>
        <PARAMETER NAME="DRP_CLK_SEL" VALUE="0"/>
        <PARAMETER NAME="DSC_BYPASS_RD" VALUE="0"/>
        <PARAMETER NAME="DSC_BYPASS_WR" VALUE="0"/>
        <PARAMETER NAME="EGW_IS_PARENT_IP" VALUE="1"/>
        <PARAMETER NAME="ENABLE_ATS_SWITCH" VALUE="FALSE"/>
        <PARAMETER NAME="ENABLE_ERROR_INJECTION" VALUE="FALSE"/>
        <PARAMETER NAME="ENABLE_IBERT" VALUE="FALSE"/>
        <PARAMETER NAME="ENABLE_JTAG_DBG" VALUE="FALSE"/>
        <PARAMETER NAME="ENABLE_LTSSM_DBG" VALUE="FALSE"/>
        <PARAMETER NAME="ENABLE_MORE" VALUE="FALSE"/>
        <PARAMETER NAME="EN_AXI_MASTER_IF" VALUE="TRUE"/>
        <PARAMETER NAME="EN_AXI_SLAVE_IF" VALUE="TRUE"/>
        <PARAMETER NAME="EN_DEBUG_PORTS" VALUE="FALSE"/>
        <PARAMETER NAME="EN_GT_SELECTION" VALUE="FALSE"/>
        <PARAMETER NAME="EN_PCIE_DEBUG_PORTS" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_0" VALUE="TRUE"/>
        <PARAMETER NAME="EN_RCHNL_1" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_2" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_3" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_4" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_5" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_6" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_7" VALUE="FALSE"/>
        <PARAMETER NAME="EN_TRANSCEIVER_STATUS_PORTS" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_0" VALUE="TRUE"/>
        <PARAMETER NAME="EN_WCHNL_1" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_2" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_3" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_4" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_5" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_6" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_7" VALUE="FALSE"/>
        <PARAMETER NAME="ERRC_DEC_EN" VALUE="FALSE"/>
        <PARAMETER NAME="EXT_CH_GT_DRP" VALUE="false"/>
        <PARAMETER NAME="EXT_STARTUP_PRIMITIVE" VALUE="false"/>
        <PARAMETER NAME="EXT_SYS_CLK_BUFG" VALUE="FALSE"/>
        <PARAMETER NAME="EXT_XVC_VSEC_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="FIRSTVF_OFFSET_PF0" VALUE="0"/>
        <PARAMETER NAME="FIRSTVF_OFFSET_PF1" VALUE="0"/>
        <PARAMETER NAME="FIRSTVF_OFFSET_PF2" VALUE="0"/>
        <PARAMETER NAME="FIRSTVF_OFFSET_PF3" VALUE="0"/>
        <PARAMETER NAME="FLR_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="FREE_RUN_FREQ" VALUE="0"/>
        <PARAMETER NAME="FUNC_MODE" VALUE="1"/>
        <PARAMETER NAME="GEN4_EIEOS_0S7" VALUE="TRUE"/>
        <PARAMETER NAME="GTCOM_IN_CORE" VALUE="2"/>
        <PARAMETER NAME="GTWIZ_IN_CORE" VALUE="1"/>
        <PARAMETER NAME="H2C_XDMA_CHNL" VALUE="0x0F"/>
        <PARAMETER NAME="INS_LOSS_PROFILE" VALUE="Add-in_Card"/>
        <PARAMETER NAME="INTERRUPT_OUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IS_BOARD_PROJECT" VALUE="1"/>
        <PARAMETER NAME="LEGACY_CFG_EXT_IF" VALUE="FALSE"/>
        <PARAMETER NAME="MCAP_ENABLEMENT" VALUE="NONE"/>
        <PARAMETER NAME="MM_SLAVE_EN" VALUE="0"/>
        <PARAMETER NAME="MSIX_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="MSIX_IMPL_EXT" VALUE="FALSE"/>
        <PARAMETER NAME="MSIX_PCIE_INTERNAL" VALUE="0"/>
        <PARAMETER NAME="MSIX_RX_DECODE_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MSI_ENABLED" VALUE="TRUE"/>
        <PARAMETER NAME="MULTQ_EN" VALUE="0"/>
        <PARAMETER NAME="MULT_PF_DES" VALUE="FALSE"/>
        <PARAMETER NAME="NUM_VFS_PF0" VALUE="0"/>
        <PARAMETER NAME="NUM_VFS_PF1" VALUE="0"/>
        <PARAMETER NAME="NUM_VFS_PF2" VALUE="0"/>
        <PARAMETER NAME="NUM_VFS_PF3" VALUE="0"/>
        <PARAMETER NAME="PCIE3_DRP" VALUE="false"/>
        <PARAMETER NAME="PCIEBAR_NUM" VALUE="6"/>
        <PARAMETER NAME="PCIE_BLK_LOCN" VALUE="0"/>
        <PARAMETER NAME="PCIE_BLK_TYPE" VALUE="0"/>
        <PARAMETER NAME="PCIE_ID_IF" VALUE="FALSE"/>
        <PARAMETER NAME="PF0_BAR0_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF0_BAR0_CONTROL" VALUE="0x4"/>
        <PARAMETER NAME="PF0_BAR1_APERTURE_SIZE" VALUE="0x05"/>
        <PARAMETER NAME="PF0_BAR1_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_BAR2_APERTURE_SIZE" VALUE="0x05"/>
        <PARAMETER NAME="PF0_BAR2_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_BAR3_APERTURE_SIZE" VALUE="0x05"/>
        <PARAMETER NAME="PF0_BAR3_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_BAR4_APERTURE_SIZE" VALUE="0x05"/>
        <PARAMETER NAME="PF0_BAR4_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_BAR5_APERTURE_SIZE" VALUE="0x05"/>
        <PARAMETER NAME="PF0_BAR5_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_CLASS_CODE" VALUE="0x070001"/>
        <PARAMETER NAME="PF0_DEVICE_ID" VALUE="0x9031"/>
        <PARAMETER NAME="PF0_EXPANSION_ROM_APERTURE_SIZE" VALUE="0x000"/>
        <PARAMETER NAME="PF0_EXPANSION_ROM_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="PF0_INTERRUPT_PIN" VALUE="0x1"/>
        <PARAMETER NAME="PF0_MSIX_TAR_ID" VALUE="0x08"/>
        <PARAMETER NAME="PF0_MSI_CAP_MULTIMSGCAP" VALUE="0"/>
        <PARAMETER NAME="PF0_REVISION_ID" VALUE="0x00"/>
        <PARAMETER NAME="PF0_SUBSYSTEM_ID" VALUE="0x0007"/>
        <PARAMETER NAME="PF0_SUBSYSTEM_VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="PF0_VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="PF1_BAR0_APERTURE_SIZE" VALUE="0x12"/>
        <PARAMETER NAME="PF1_BAR0_CONTROL" VALUE="0x4"/>
        <PARAMETER NAME="PF1_BAR1_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF1_BAR1_CONTROL" VALUE="0x4"/>
        <PARAMETER NAME="PF1_BAR2_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF1_BAR2_CONTROL" VALUE="0x6"/>
        <PARAMETER NAME="PF1_BAR3_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF1_BAR3_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF1_BAR4_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF1_BAR4_CONTROL" VALUE="0x6"/>
        <PARAMETER NAME="PF1_BAR5_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF1_BAR5_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF1_CLASS_CODE" VALUE="0x070001"/>
        <PARAMETER NAME="PF1_DEVICE_ID" VALUE="0x1041"/>
        <PARAMETER NAME="PF1_ENABLED" VALUE="0"/>
        <PARAMETER NAME="PF1_EXPANSION_ROM_APERTURE_SIZE" VALUE="0x000"/>
        <PARAMETER NAME="PF1_EXPANSION_ROM_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="PF1_MSIX_TAR_ID" VALUE="0x09"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_6" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_REVISION_ID" VALUE="0x00"/>
        <PARAMETER NAME="PF1_SUBSYSTEM_ID" VALUE="0x0007"/>
        <PARAMETER NAME="PF1_SUBSYSTEM_VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="PF1_VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="PF2_DEVICE_ID" VALUE="0x1040"/>
        <PARAMETER NAME="PF2_REVISION_ID" VALUE="0x00"/>
        <PARAMETER NAME="PF2_SUBSYSTEM_ID" VALUE="0x0007"/>
        <PARAMETER NAME="PF3_DEVICE_ID" VALUE="0x1039"/>
        <PARAMETER NAME="PF3_REVISION_ID" VALUE="0x00"/>
        <PARAMETER NAME="PF3_SUBSYSTEM_ID" VALUE="0x0007"/>
        <PARAMETER NAME="PF_SWAP" VALUE="FALSE"/>
        <PARAMETER NAME="PIPE_DEBUG_EN" VALUE="FALSE"/>
        <PARAMETER NAME="PIPE_LINE_STAGE" VALUE="2"/>
        <PARAMETER NAME="PIPE_SIM" VALUE="FALSE"/>
        <PARAMETER NAME="PLL_TYPE" VALUE="2"/>
        <PARAMETER NAME="PL_LINK_CAP_MAX_LINK_SPEED" VALUE="4"/>
        <PARAMETER NAME="PL_LINK_CAP_MAX_LINK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="PL_UPSTREAM_FACING" VALUE="true"/>
        <PARAMETER NAME="RBAR_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="RD_CH0_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="RD_CH1_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="RD_CH2_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="RD_CH3_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="0"/>
        <PARAMETER NAME="RQ_SEQ_NUM_IGNORE" VALUE="0"/>
        <PARAMETER NAME="RUNBIT_FIX" VALUE="TRUE"/>
        <PARAMETER NAME="RX_DETECT" VALUE="0"/>
        <PARAMETER NAME="SELECT_QUAD" VALUE="GTY_Quad_225"/>
        <PARAMETER NAME="SHARED_LOGIC" VALUE="1"/>
        <PARAMETER NAME="SHARED_LOGIC_BOTH" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_BOTH_7XG2" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_CLK" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_CLK_7XG2" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_GTC" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_GTC_7XG2" VALUE="false"/>
        <PARAMETER NAME="SHELL_BRIDGE" VALUE="0"/>
        <PARAMETER NAME="SILICON_REV" VALUE="Pre-Production"/>
        <PARAMETER NAME="SOFT_RESET_EN" VALUE="FALSE"/>
        <PARAMETER NAME="SPLIT_DMA" VALUE="FALSE"/>
        <PARAMETER NAME="SPLIT_DMA_SINGLE_PF" VALUE="FALSE"/>
        <PARAMETER NAME="SRIOV_ACTIVE_VFS" VALUE="252"/>
        <PARAMETER NAME="SYS_RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="TANDEM_RFSOC" VALUE="FALSE"/>
        <PARAMETER NAME="TL_LEGACY_MODE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="TL_PF_ENABLE_REG" VALUE="0"/>
        <PARAMETER NAME="ULTRASCALE" VALUE="FALSE"/>
        <PARAMETER NAME="ULTRASCALE_PLUS" VALUE="TRUE"/>
        <PARAMETER NAME="USER_CLK_FREQ" VALUE="2"/>
        <PARAMETER NAME="USE_STANDARD_INTERFACES" VALUE="FALSE"/>
        <PARAMETER NAME="USRINT_EXPN" VALUE="FALSE"/>
        <PARAMETER NAME="USR_IRQ_EXDES" VALUE="FALSE"/>
        <PARAMETER NAME="V7_GEN3" VALUE="FALSE"/>
        <PARAMETER NAME="VCU118_BOARD" VALUE="FALSE"/>
        <PARAMETER NAME="VDM_EN" VALUE="FALSE"/>
        <PARAMETER NAME="VERSAL" VALUE="FALSE"/>
        <PARAMETER NAME="VERSAL_PART_TYPE" VALUE="SXX"/>
        <PARAMETER NAME="VF_BARLITE_EXT_PF0" VALUE="0x00"/>
        <PARAMETER NAME="VF_BARLITE_EXT_PF1" VALUE="0x00"/>
        <PARAMETER NAME="VF_BARLITE_EXT_PF2" VALUE="0x00"/>
        <PARAMETER NAME="VF_BARLITE_EXT_PF3" VALUE="0x00"/>
        <PARAMETER NAME="VF_BARLITE_INT_PF0" VALUE="0x01"/>
        <PARAMETER NAME="VF_BARLITE_INT_PF1" VALUE="0x01"/>
        <PARAMETER NAME="VF_BARLITE_INT_PF2" VALUE="0x01"/>
        <PARAMETER NAME="VF_BARLITE_INT_PF3" VALUE="0x01"/>
        <PARAMETER NAME="VU9P_BOARD" VALUE="FALSE"/>
        <PARAMETER NAME="VU9P_TUL_EX" VALUE="FALSE"/>
        <PARAMETER NAME="WR_CH0_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="WR_CH1_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="WR_CH2_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="WR_CH3_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_APERTURE_SIZE" VALUE="0x09"/>
        <PARAMETER NAME="XDMA_AXILITE_MASTER" VALUE="TRUE"/>
        <PARAMETER NAME="XDMA_AXILITE_SLAVE" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_AXIST_BYPASS" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_AXI_INTF_MM" VALUE="0"/>
        <PARAMETER NAME="XDMA_CONTROL" VALUE="0x4"/>
        <PARAMETER NAME="XDMA_DSC_BYPASS" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_NON_INCREMENTAL_EXDES" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_NUM_PCIE_TAG" VALUE="256"/>
        <PARAMETER NAME="XDMA_NUM_USR_IRQ" VALUE="1"/>
        <PARAMETER NAME="XDMA_PCIE_64BIT_EN" VALUE="xdma_pcie_64bit_en"/>
        <PARAMETER NAME="XDMA_RNUM_CHNL" VALUE="1"/>
        <PARAMETER NAME="XDMA_RNUM_RIDS" VALUE="32"/>
        <PARAMETER NAME="XDMA_STS_PORTS" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_ST_INFINITE_DESC_EXDES" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_WNUM_CHNL" VALUE="1"/>
        <PARAMETER NAME="XDMA_WNUM_RIDS" VALUE="16"/>
        <PARAMETER NAME="xlnx_ref_board" VALUE="XEM8320-AU25P"/>
        <PARAMETER NAME="BASEADDR" VALUE="0x00001000"/>
        <PARAMETER NAME="Component_Name" VALUE="PcieBridge_xdma_0_0"/>
        <PARAMETER NAME="HIGHADDR" VALUE="0x00001FFF"/>
        <PARAMETER NAME="INS_LOSS_NYQ" VALUE="15"/>
        <PARAMETER NAME="MSI_X_OPTIONS" VALUE="None"/>
        <PARAMETER NAME="PCIE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="PF0_DEVICE_ID_mqdma" VALUE="9031"/>
        <PARAMETER NAME="PF0_MSIX_CAP_PBA_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF0_MSIX_CAP_PBA_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF0_MSIX_CAP_TABLE_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF0_MSIX_CAP_TABLE_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF0_MSIX_CAP_TABLE_SIZE_mqdma" VALUE="000"/>
        <PARAMETER NAME="PF0_REVISION_ID_mqdma" VALUE="00"/>
        <PARAMETER NAME="PF0_SRIOV_CAP_INITIAL_VF" VALUE="0"/>
        <PARAMETER NAME="PF0_SRIOV_FIRST_VF_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PF0_SRIOV_FUNC_DEP_LINK" VALUE="0000"/>
        <PARAMETER NAME="PF0_SRIOV_SUPPORTED_PAGE_SIZE" VALUE="00000553"/>
        <PARAMETER NAME="PF0_SRIOV_VF_DEVICE_ID" VALUE="A031"/>
        <PARAMETER NAME="PF0_SUBSYSTEM_ID_mqdma" VALUE="0007"/>
        <PARAMETER NAME="PF0_SUBSYSTEM_VENDOR_ID_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="PF1_DEVICE_ID_mqdma" VALUE="0007"/>
        <PARAMETER NAME="PF1_INTERRUPT_PIN" VALUE="NONE"/>
        <PARAMETER NAME="PF1_MSIX_CAP_PBA_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF1_MSIX_CAP_PBA_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF1_MSIX_CAP_TABLE_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF1_MSIX_CAP_TABLE_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF1_MSIX_CAP_TABLE_SIZE_mqdma" VALUE="000"/>
        <PARAMETER NAME="PF1_MSI_CAP_MULTIMSGCAP" VALUE="1_vector"/>
        <PARAMETER NAME="PF1_REVISION_ID_mqdma" VALUE="00"/>
        <PARAMETER NAME="PF1_SRIOV_CAP_INITIAL_VF" VALUE="0"/>
        <PARAMETER NAME="PF1_SRIOV_CAP_VER" VALUE="1"/>
        <PARAMETER NAME="PF1_SRIOV_FIRST_VF_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PF1_SRIOV_FUNC_DEP_LINK" VALUE="0001"/>
        <PARAMETER NAME="PF1_SRIOV_SUPPORTED_PAGE_SIZE" VALUE="00000553"/>
        <PARAMETER NAME="PF1_SRIOV_VF_DEVICE_ID" VALUE="A131"/>
        <PARAMETER NAME="PF1_SUBSYSTEM_ID_mqdma" VALUE="0007"/>
        <PARAMETER NAME="PF1_SUBSYSTEM_VENDOR_ID_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="PF1_Use_Class_Code_Lookup_Assistant" VALUE="false"/>
        <PARAMETER NAME="PF2_DEVICE_ID_mqdma" VALUE="9231"/>
        <PARAMETER NAME="PF2_INTERRUPT_PIN" VALUE="NONE"/>
        <PARAMETER NAME="PF2_MSIX_CAP_PBA_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF2_MSIX_CAP_PBA_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF2_MSIX_CAP_TABLE_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF2_MSIX_CAP_TABLE_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF2_MSIX_CAP_TABLE_SIZE_mqdma" VALUE="000"/>
        <PARAMETER NAME="PF2_MSI_CAP_MULTIMSGCAP" VALUE="1_vector"/>
        <PARAMETER NAME="PF2_REVISION_ID_mqdma" VALUE="00"/>
        <PARAMETER NAME="PF2_SRIOV_CAP_INITIAL_VF" VALUE="0"/>
        <PARAMETER NAME="PF2_SRIOV_CAP_VER" VALUE="1"/>
        <PARAMETER NAME="PF2_SRIOV_FIRST_VF_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PF2_SRIOV_FUNC_DEP_LINK" VALUE="0002"/>
        <PARAMETER NAME="PF2_SRIOV_SUPPORTED_PAGE_SIZE" VALUE="00000553"/>
        <PARAMETER NAME="PF2_SRIOV_VF_DEVICE_ID" VALUE="A231"/>
        <PARAMETER NAME="PF2_SUBSYSTEM_ID_mqdma" VALUE="0007"/>
        <PARAMETER NAME="PF2_SUBSYSTEM_VENDOR_ID" VALUE="10EE"/>
        <PARAMETER NAME="PF2_SUBSYSTEM_VENDOR_ID_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="PF2_Use_Class_Code_Lookup_Assistant" VALUE="false"/>
        <PARAMETER NAME="PF3_DEVICE_ID_mqdma" VALUE="9331"/>
        <PARAMETER NAME="PF3_INTERRUPT_PIN" VALUE="NONE"/>
        <PARAMETER NAME="PF3_MSIX_CAP_PBA_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF3_MSIX_CAP_PBA_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF3_MSIX_CAP_TABLE_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF3_MSIX_CAP_TABLE_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF3_MSIX_CAP_TABLE_SIZE_mqdma" VALUE="000"/>
        <PARAMETER NAME="PF3_MSI_CAP_MULTIMSGCAP" VALUE="1_vector"/>
        <PARAMETER NAME="PF3_REVISION_ID_mqdma" VALUE="00"/>
        <PARAMETER NAME="PF3_SRIOV_CAP_INITIAL_VF" VALUE="0"/>
        <PARAMETER NAME="PF3_SRIOV_CAP_VER" VALUE="1"/>
        <PARAMETER NAME="PF3_SRIOV_FIRST_VF_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PF3_SRIOV_FUNC_DEP_LINK" VALUE="0003"/>
        <PARAMETER NAME="PF3_SRIOV_SUPPORTED_PAGE_SIZE" VALUE="00000553"/>
        <PARAMETER NAME="PF3_SRIOV_VF_DEVICE_ID" VALUE="A331"/>
        <PARAMETER NAME="PF3_SUBSYSTEM_ID_mqdma" VALUE="0007"/>
        <PARAMETER NAME="PF3_SUBSYSTEM_VENDOR_ID" VALUE="10EE"/>
        <PARAMETER NAME="PF3_SUBSYSTEM_VENDOR_ID_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="PF3_Use_Class_Code_Lookup_Assistant" VALUE="false"/>
        <PARAMETER NAME="PHY_LP_TXPRESET" VALUE="4"/>
        <PARAMETER NAME="RX_PPM_OFFSET" VALUE="0"/>
        <PARAMETER NAME="RX_SSC_PPM" VALUE="0"/>
        <PARAMETER NAME="SRIOV_CAP_ENABLE" VALUE="false"/>
        <PARAMETER NAME="SRIOV_FIRST_VF_OFFSET" VALUE="1"/>
        <PARAMETER NAME="SYS_RST_N_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="Shared_Logic" VALUE="1"/>
        <PARAMETER NAME="Shared_Logic_Both" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Both_7xG2" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Clk" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Clk_7xG2" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Gtc" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Gtc_7xG2" VALUE="false"/>
        <PARAMETER NAME="acs_ext_cap_enable" VALUE="false"/>
        <PARAMETER NAME="all_speeds_all_sides" VALUE="NO"/>
        <PARAMETER NAME="aspm_support" VALUE="No_ASPM"/>
        <PARAMETER NAME="axi_aclk_loopback" VALUE="false"/>
        <PARAMETER NAME="axi_addr_width" VALUE="64"/>
        <PARAMETER NAME="axi_bypass_64bit_en" VALUE="false"/>
        <PARAMETER NAME="axi_bypass_prefetchable" VALUE="false"/>
        <PARAMETER NAME="axi_data_width" VALUE="64_bit"/>
        <PARAMETER NAME="axi_id_width" VALUE="4"/>
        <PARAMETER NAME="axi_vip_in_exdes" VALUE="false"/>
        <PARAMETER NAME="axibar2pciebar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_num" VALUE="1"/>
        <PARAMETER NAME="axil_master_64bit_en" VALUE="false"/>
        <PARAMETER NAME="axil_master_prefetchable" VALUE="false"/>
        <PARAMETER NAME="axilite_master_en" VALUE="true"/>
        <PARAMETER NAME="axilite_master_scale" VALUE="Megabytes"/>
        <PARAMETER NAME="axilite_master_size" VALUE="1"/>
        <PARAMETER NAME="axis_pipe_line_stage" VALUE="0"/>
        <PARAMETER NAME="axist_bypass_en" VALUE="false"/>
        <PARAMETER NAME="axist_bypass_scale" VALUE="Megabytes"/>
        <PARAMETER NAME="axist_bypass_size" VALUE="1"/>
        <PARAMETER NAME="axisten_freq" VALUE="250"/>
        <PARAMETER NAME="axisten_if_enable_msg_route" VALUE="27FFF"/>
        <PARAMETER NAME="axsize_byte_access_en" VALUE="false"/>
        <PARAMETER NAME="bar0_indicator" VALUE="1"/>
        <PARAMETER NAME="bar1_indicator" VALUE="0"/>
        <PARAMETER NAME="bar2_indicator" VALUE="0"/>
        <PARAMETER NAME="bar3_indicator" VALUE="0"/>
        <PARAMETER NAME="bar4_indicator" VALUE="0"/>
        <PARAMETER NAME="bar5_indicator" VALUE="0"/>
        <PARAMETER NAME="bar_indicator" VALUE="BAR_0"/>
        <PARAMETER NAME="barlite2" VALUE="7"/>
        <PARAMETER NAME="bridge_burst" VALUE="false"/>
        <PARAMETER NAME="bridge_registers_offset_enable" VALUE="false"/>
        <PARAMETER NAME="c_ats_enable" VALUE="false"/>
        <PARAMETER NAME="c_ats_switch_unique_bdf" VALUE="1"/>
        <PARAMETER NAME="c_m_axi_num_read" VALUE="8"/>
        <PARAMETER NAME="c_m_axi_num_readq" VALUE="2"/>
        <PARAMETER NAME="c_m_axi_num_write" VALUE="8"/>
        <PARAMETER NAME="c_pri_enable" VALUE="false"/>
        <PARAMETER NAME="c_s_axi_num_read" VALUE="8"/>
        <PARAMETER NAME="c_s_axi_num_write" VALUE="8"/>
        <PARAMETER NAME="c_s_axi_supports_narrow_burst" VALUE="false"/>
        <PARAMETER NAME="c_smmu_en" VALUE="0"/>
        <PARAMETER NAME="cfg_ext_if" VALUE="false"/>
        <PARAMETER NAME="cfg_mgmt_if" VALUE="true"/>
        <PARAMETER NAME="cfg_space_enable" VALUE="false"/>
        <PARAMETER NAME="comp_timeout" VALUE="50ms"/>
        <PARAMETER NAME="copy_pf0" VALUE="false"/>
        <PARAMETER NAME="copy_sriov_pf0" VALUE="true"/>
        <PARAMETER NAME="coreclk_freq" VALUE="250"/>
        <PARAMETER NAME="ctrl_skip_mask" VALUE="true"/>
        <PARAMETER NAME="dedicate_perst" VALUE="true"/>
        <PARAMETER NAME="descriptor_bypass_exdes" VALUE="false"/>
        <PARAMETER NAME="device_port_type" VALUE="PCI_Express_Endpoint_device"/>
        <PARAMETER NAME="disable_bram_pipeline" VALUE="false"/>
        <PARAMETER NAME="disable_eq_synchronizer" VALUE="false"/>
        <PARAMETER NAME="disable_gt_loc" VALUE="false"/>
        <PARAMETER NAME="disable_speed_width_drc" VALUE="false"/>
        <PARAMETER NAME="disable_user_clock_root" VALUE="true"/>
        <PARAMETER NAME="dma_2rp" VALUE="false"/>
        <PARAMETER NAME="dma_reset_source_sel" VALUE="User_Reset"/>
        <PARAMETER NAME="drp_clk_sel" VALUE="Internal"/>
        <PARAMETER NAME="dsc_bypass_rd" VALUE="0000"/>
        <PARAMETER NAME="dsc_bypass_rd_out" VALUE="0000"/>
        <PARAMETER NAME="dsc_bypass_wr" VALUE="0000"/>
        <PARAMETER NAME="dsc_bypass_wr_out" VALUE="0000"/>
        <PARAMETER NAME="ecc_en" VALUE="false"/>
        <PARAMETER NAME="en_axi_master_if" VALUE="true"/>
        <PARAMETER NAME="en_axi_mm_mqdma" VALUE="true"/>
        <PARAMETER NAME="en_axi_slave_if" VALUE="true"/>
        <PARAMETER NAME="en_axi_st_mqdma" VALUE="false"/>
        <PARAMETER NAME="en_bridge" VALUE="false"/>
        <PARAMETER NAME="en_bridge_slv" VALUE="false"/>
        <PARAMETER NAME="en_coreclk_es1" VALUE="false"/>
        <PARAMETER NAME="en_dbg_descramble" VALUE="false"/>
        <PARAMETER NAME="en_debug_ports" VALUE="false"/>
        <PARAMETER NAME="en_dma_and_bridge" VALUE="false"/>
        <PARAMETER NAME="en_ext_ch_gt_drp" VALUE="false"/>
        <PARAMETER NAME="en_gt_selection" VALUE="false"/>
        <PARAMETER NAME="en_l23_entry" VALUE="false"/>
        <PARAMETER NAME="en_mqdma" VALUE="false"/>
        <PARAMETER NAME="en_pcie_drp" VALUE="false"/>
        <PARAMETER NAME="en_slot_cap_reg" VALUE="false"/>
        <PARAMETER NAME="en_transceiver_status_ports" VALUE="false"/>
        <PARAMETER NAME="enable_ats_switch" VALUE="FALSE"/>
        <PARAMETER NAME="enable_auto_rxeq" VALUE="False"/>
        <PARAMETER NAME="enable_ccix" VALUE="FALSE"/>
        <PARAMETER NAME="enable_clock_delay_grp" VALUE="true"/>
        <PARAMETER NAME="enable_code" VALUE="0000"/>
        <PARAMETER NAME="enable_dvsec" VALUE="FALSE"/>
        <PARAMETER NAME="enable_epyc_chipset_fix" VALUE="false"/>
        <PARAMETER NAME="enable_error_injection" VALUE="false"/>
        <PARAMETER NAME="enable_gen4" VALUE="true"/>
        <PARAMETER NAME="enable_ibert" VALUE="false"/>
        <PARAMETER NAME="enable_jtag_dbg" VALUE="false"/>
        <PARAMETER NAME="enable_lane_reversal" VALUE="false"/>
        <PARAMETER NAME="enable_ltssm_dbg" VALUE="false"/>
        <PARAMETER NAME="enable_mark_debug" VALUE="false"/>
        <PARAMETER NAME="enable_more_clk" VALUE="false"/>
        <PARAMETER NAME="enable_multi_pcie" VALUE="false"/>
        <PARAMETER NAME="enable_pcie_debug" VALUE="False"/>
        <PARAMETER NAME="enable_pcie_debug_axi4_st" VALUE="False"/>
        <PARAMETER NAME="enable_pcie_debug_ports" VALUE="False"/>
        <PARAMETER NAME="enable_resource_reduction" VALUE="false"/>
        <PARAMETER NAME="enable_slave_read_64os" VALUE="false"/>
        <PARAMETER NAME="errc_dec_en" VALUE="false"/>
        <PARAMETER NAME="example_design_type" VALUE="RTL"/>
        <PARAMETER NAME="ext_startup_primitive" VALUE="false"/>
        <PARAMETER NAME="ext_sys_clk_bufg" VALUE="false"/>
        <PARAMETER NAME="ext_xvc_vsec_enable" VALUE="false"/>
        <PARAMETER NAME="flr_enable" VALUE="false"/>
        <PARAMETER NAME="free_run_freq" VALUE="100_MHz"/>
        <PARAMETER NAME="functional_mode" VALUE="DMA"/>
        <PARAMETER NAME="gen4_eieos_0s7" VALUE="true"/>
        <PARAMETER NAME="gen_pipe_debug" VALUE="false"/>
        <PARAMETER NAME="gt_available" VALUE="GTY_QUAD_X0Y0"/>
        <PARAMETER NAME="gt_loc_num" VALUE="X99Y99"/>
        <PARAMETER NAME="gt_selected" VALUE="GTY_QUAD_X0Y0"/>
        <PARAMETER NAME="gtcom_in_core_usp" VALUE="2"/>
        <PARAMETER NAME="gtwiz_in_core_us" VALUE="1"/>
        <PARAMETER NAME="gtwiz_in_core_usp" VALUE="1"/>
        <PARAMETER NAME="include_baroffset_reg" VALUE="true"/>
        <PARAMETER NAME="ins_loss_profile" VALUE="Add-in_Card"/>
        <PARAMETER NAME="insert_cips" VALUE="false"/>
        <PARAMETER NAME="intx_rx_pin_en" VALUE="true"/>
        <PARAMETER NAME="lane_order" VALUE="Bottom"/>
        <PARAMETER NAME="legacy_cfg_ext_if" VALUE="false"/>
        <PARAMETER NAME="local_test" VALUE="false"/>
        <PARAMETER NAME="m_axib_num_write_scale" VALUE="1"/>
        <PARAMETER NAME="master_cal_only" VALUE="false"/>
        <PARAMETER NAME="mcap_enablement" VALUE="None"/>
        <PARAMETER NAME="mcap_fpga_bitstream_version" VALUE="00000000"/>
        <PARAMETER NAME="mode_selection" VALUE="Basic"/>
        <PARAMETER NAME="mpsoc_pl_rp_enable" VALUE="false"/>
        <PARAMETER NAME="msi_rx_pin_en" VALUE="FALSE"/>
        <PARAMETER NAME="msix_pcie_internal" VALUE="false"/>
        <PARAMETER NAME="msix_rx_decode_en" VALUE="FALSE"/>
        <PARAMETER NAME="msix_rx_pin_en" VALUE="TRUE"/>
        <PARAMETER NAME="msix_type" VALUE="HARD"/>
        <PARAMETER NAME="mult_pf_des" VALUE="false"/>
        <PARAMETER NAME="num_queues" VALUE="1"/>
        <PARAMETER NAME="old_bridge_timeout" VALUE="false"/>
        <PARAMETER NAME="parity_settings" VALUE="None"/>
        <PARAMETER NAME="pcie_blk_locn" VALUE="X0Y0"/>
        <PARAMETER NAME="pcie_extended_tag" VALUE="true"/>
        <PARAMETER NAME="pcie_id_if" VALUE="FALSE"/>
        <PARAMETER NAME="pciebar2axibar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_6" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_axil_master" VALUE="0x00000000"/>
        <PARAMETER NAME="pciebar2axibar_axist_bypass" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_xdma" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="performance" VALUE="false"/>
        <PARAMETER NAME="performance_exdes" VALUE="false"/>
        <PARAMETER NAME="pf0_Use_Class_Code_Lookup_Assistant" VALUE="false"/>
        <PARAMETER NAME="pf0_Use_Class_Code_Lookup_Assistant_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_aer_cap_ecrc_gen_and_check_capable" VALUE="false"/>
        <PARAMETER NAME="pf0_ari_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_ats_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar0_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf0_bar0_enabled_mqdma" VALUE="true"/>
        <PARAMETER NAME="pf0_bar0_index" VALUE="0"/>
        <PARAMETER NAME="pf0_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar0_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar0_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar0_size" VALUE="128"/>
        <PARAMETER NAME="pf0_bar0_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf0_bar0_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar0_type_mqdma" VALUE="DMA"/>
        <PARAMETER NAME="pf0_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_index" VALUE="7"/>
        <PARAMETER NAME="pf0_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar1_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar1_size" VALUE="4"/>
        <PARAMETER NAME="pf0_bar1_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf0_bar1_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar1_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf0_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_index" VALUE="7"/>
        <PARAMETER NAME="pf0_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar2_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar2_size" VALUE="4"/>
        <PARAMETER NAME="pf0_bar2_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf0_bar2_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar2_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf0_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_index" VALUE="7"/>
        <PARAMETER NAME="pf0_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar3_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar3_size" VALUE="4"/>
        <PARAMETER NAME="pf0_bar3_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf0_bar3_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar3_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf0_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_index" VALUE="7"/>
        <PARAMETER NAME="pf0_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar4_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar4_size" VALUE="4"/>
        <PARAMETER NAME="pf0_bar4_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf0_bar4_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar4_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf0_bar5_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_bar5_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar5_index" VALUE="7"/>
        <PARAMETER NAME="pf0_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar5_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar5_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar5_size" VALUE="4"/>
        <PARAMETER NAME="pf0_bar5_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf0_bar5_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar5_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf0_base_class_menu" VALUE="Simple_communication_controllers"/>
        <PARAMETER NAME="pf0_base_class_menu_mqdma" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf0_class_code" VALUE="070001"/>
        <PARAMETER NAME="pf0_class_code_base" VALUE="07"/>
        <PARAMETER NAME="pf0_class_code_base_mqdma" VALUE="05"/>
        <PARAMETER NAME="pf0_class_code_interface" VALUE="01"/>
        <PARAMETER NAME="pf0_class_code_interface_mqdma" VALUE="00"/>
        <PARAMETER NAME="pf0_class_code_mqdma" VALUE="058000"/>
        <PARAMETER NAME="pf0_class_code_sub" VALUE="00"/>
        <PARAMETER NAME="pf0_class_code_sub_mqdma" VALUE="80"/>
        <PARAMETER NAME="pf0_device_id" VALUE="9031"/>
        <PARAMETER NAME="pf0_expansion_rom_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_expansion_rom_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_expansion_rom_size" VALUE="4"/>
        <PARAMETER NAME="pf0_expansion_rom_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_interrupt_pin" VALUE="INTA"/>
        <PARAMETER NAME="pf0_link_status_slot_clock_config" VALUE="true"/>
        <PARAMETER NAME="pf0_msi_cap_multimsgcap" VALUE="1_vector"/>
        <PARAMETER NAME="pf0_msi_enabled" VALUE="true"/>
        <PARAMETER NAME="pf0_msix_cap_pba_bir" VALUE="BAR_1"/>
        <PARAMETER NAME="pf0_msix_cap_pba_offset" VALUE="00000000"/>
        <PARAMETER NAME="pf0_msix_cap_table_bir" VALUE="BAR_1"/>
        <PARAMETER NAME="pf0_msix_cap_table_offset" VALUE="00000000"/>
        <PARAMETER NAME="pf0_msix_cap_table_size" VALUE="000"/>
        <PARAMETER NAME="pf0_msix_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_msix_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_msix_impl_locn" VALUE="Internal"/>
        <PARAMETER NAME="pf0_pm_cap_pmesupport_d0" VALUE="false"/>
        <PARAMETER NAME="pf0_pm_cap_pmesupport_d1" VALUE="false"/>
        <PARAMETER NAME="pf0_pm_cap_pmesupport_d3hot" VALUE="false"/>
        <PARAMETER NAME="pf0_pm_cap_supp_d1_state" VALUE="false"/>
        <PARAMETER NAME="pf0_pri_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_rbar_cap_bar0" VALUE="0x00000000fff0"/>
        <PARAMETER NAME="pf0_rbar_cap_bar1" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf0_rbar_cap_bar2" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf0_rbar_cap_bar3" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf0_rbar_cap_bar4" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf0_rbar_cap_bar5" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf0_rbar_num" VALUE="1"/>
        <PARAMETER NAME="pf0_revision_id" VALUE="00"/>
        <PARAMETER NAME="pf0_sriov_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf0_sriov_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_sriov_bar0_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar0_type" VALUE="DMA"/>
        <PARAMETER NAME="pf0_sriov_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar1_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_sriov_bar1_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar1_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_sriov_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar2_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_sriov_bar2_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar2_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_sriov_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_sriov_bar3_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar3_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_sriov_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar4_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_sriov_bar4_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar4_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_sriov_bar5_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_sriov_bar5_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar5_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_sriov_cap_ver" VALUE="1"/>
        <PARAMETER NAME="pf0_sub_class_interface_menu" VALUE="16450_compatible_serial_controller"/>
        <PARAMETER NAME="pf0_sub_class_interface_menu_mqdma" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf0_subsystem_id" VALUE="0007"/>
        <PARAMETER NAME="pf0_subsystem_vendor_id" VALUE="10EE"/>
        <PARAMETER NAME="pf0_vendor_id_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="pf1_Use_Class_Code_Lookup_Assistant_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_bar0_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf1_bar0_enabled_mqdma" VALUE="true"/>
        <PARAMETER NAME="pf1_bar0_index" VALUE="0"/>
        <PARAMETER NAME="pf1_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_bar0_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar0_scale" VALUE="Megabytes"/>
        <PARAMETER NAME="pf1_bar0_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar0_size" VALUE="32"/>
        <PARAMETER NAME="pf1_bar0_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar0_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar0_type_mqdma" VALUE="DMA"/>
        <PARAMETER NAME="pf1_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_bar1_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar1_enabled" VALUE="true"/>
        <PARAMETER NAME="pf1_bar1_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar1_index" VALUE="7"/>
        <PARAMETER NAME="pf1_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_bar1_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar1_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar1_size" VALUE="128"/>
        <PARAMETER NAME="pf1_bar1_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar1_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar1_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf1_bar2_64bit" VALUE="true"/>
        <PARAMETER NAME="pf1_bar2_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar2_enabled" VALUE="true"/>
        <PARAMETER NAME="pf1_bar2_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar2_index" VALUE="7"/>
        <PARAMETER NAME="pf1_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_bar2_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar2_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar2_size" VALUE="128"/>
        <PARAMETER NAME="pf1_bar2_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar2_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar2_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf1_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_index" VALUE="7"/>
        <PARAMETER NAME="pf1_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar3_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar3_size" VALUE="128"/>
        <PARAMETER NAME="pf1_bar3_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar3_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar3_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf1_bar4_64bit" VALUE="true"/>
        <PARAMETER NAME="pf1_bar4_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar4_enabled" VALUE="true"/>
        <PARAMETER NAME="pf1_bar4_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar4_index" VALUE="7"/>
        <PARAMETER NAME="pf1_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_bar4_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar4_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar4_size" VALUE="128"/>
        <PARAMETER NAME="pf1_bar4_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar4_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar4_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf1_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_bar5_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar5_index" VALUE="7"/>
        <PARAMETER NAME="pf1_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_bar5_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar5_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar5_size" VALUE="128"/>
        <PARAMETER NAME="pf1_bar5_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar5_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar5_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf1_base_class_menu" VALUE="Simple_communication_controllers"/>
        <PARAMETER NAME="pf1_base_class_menu_mqdma" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf1_class_code" VALUE="070001"/>
        <PARAMETER NAME="pf1_class_code_base" VALUE="07"/>
        <PARAMETER NAME="pf1_class_code_base_mqdma" VALUE="05"/>
        <PARAMETER NAME="pf1_class_code_interface" VALUE="01"/>
        <PARAMETER NAME="pf1_class_code_interface_mqdma" VALUE="00"/>
        <PARAMETER NAME="pf1_class_code_mqdma" VALUE="058000"/>
        <PARAMETER NAME="pf1_class_code_sub" VALUE="00"/>
        <PARAMETER NAME="pf1_class_code_sub_mqdma" VALUE="80"/>
        <PARAMETER NAME="pf1_device_id" VALUE="1041"/>
        <PARAMETER NAME="pf1_expansion_rom_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_expansion_rom_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_expansion_rom_size" VALUE="4"/>
        <PARAMETER NAME="pf1_expansion_rom_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_msi_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_msix_cap_pba_bir" VALUE="BAR_0"/>
        <PARAMETER NAME="pf1_msix_cap_pba_offset" VALUE="00000000"/>
        <PARAMETER NAME="pf1_msix_cap_table_bir" VALUE="BAR_0"/>
        <PARAMETER NAME="pf1_msix_cap_table_offset" VALUE="00000000"/>
        <PARAMETER NAME="pf1_msix_cap_table_size" VALUE="000"/>
        <PARAMETER NAME="pf1_msix_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_msix_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_pciebar2axibar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_6" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_rbar_cap_bar0" VALUE="0x00000000fff0"/>
        <PARAMETER NAME="pf1_rbar_cap_bar1" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf1_rbar_cap_bar2" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf1_rbar_cap_bar3" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf1_rbar_cap_bar4" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf1_rbar_cap_bar5" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf1_rbar_num" VALUE="1"/>
        <PARAMETER NAME="pf1_sriov_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf1_sriov_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar0_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar0_type" VALUE="DMA"/>
        <PARAMETER NAME="pf1_sriov_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar1_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar1_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar1_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_sriov_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar2_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar2_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar2_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_sriov_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar3_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar3_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_sriov_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar4_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar4_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar4_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_sriov_bar5_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar5_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar5_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_sub_class_interface_menu" VALUE="16450_compatible_serial_controller"/>
        <PARAMETER NAME="pf1_sub_class_interface_menu_mqdma" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf1_vendor_id" VALUE="10EE"/>
        <PARAMETER NAME="pf1_vendor_id_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="pf2_Use_Class_Code_Lookup_Assistant_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_bar0_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar0_enabled_mqdma" VALUE="true"/>
        <PARAMETER NAME="pf2_bar0_index" VALUE="0"/>
        <PARAMETER NAME="pf2_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_bar0_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar0_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar0_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar0_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar0_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar0_type_mqdma" VALUE="DMA"/>
        <PARAMETER NAME="pf2_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_bar1_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar1_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar1_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar1_index" VALUE="7"/>
        <PARAMETER NAME="pf2_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_bar1_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar1_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar1_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar1_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar1_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar1_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf2_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_bar2_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar2_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar2_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar2_index" VALUE="7"/>
        <PARAMETER NAME="pf2_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_bar2_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar2_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar2_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar2_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar2_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar2_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf2_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_bar3_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar3_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar3_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar3_index" VALUE="7"/>
        <PARAMETER NAME="pf2_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_bar3_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar3_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar3_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar3_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar3_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar3_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf2_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_bar4_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar4_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar4_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar4_index" VALUE="7"/>
        <PARAMETER NAME="pf2_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_bar4_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar4_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar4_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar4_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar4_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar4_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf2_bar5_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar5_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar5_index" VALUE="7"/>
        <PARAMETER NAME="pf2_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_bar5_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar5_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar5_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar5_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar5_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar5_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf2_base_class_menu" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf2_base_class_menu_mqdma" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf2_class_code" VALUE="058000"/>
        <PARAMETER NAME="pf2_class_code_base" VALUE="05"/>
        <PARAMETER NAME="pf2_class_code_base_mqdma" VALUE="05"/>
        <PARAMETER NAME="pf2_class_code_interface" VALUE="00"/>
        <PARAMETER NAME="pf2_class_code_interface_mqdma" VALUE="00"/>
        <PARAMETER NAME="pf2_class_code_mqdma" VALUE="058000"/>
        <PARAMETER NAME="pf2_class_code_sub" VALUE="80"/>
        <PARAMETER NAME="pf2_class_code_sub_mqdma" VALUE="80"/>
        <PARAMETER NAME="pf2_device_id" VALUE="1040"/>
        <PARAMETER NAME="pf2_expansion_rom_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_expansion_rom_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_expansion_rom_size" VALUE="4"/>
        <PARAMETER NAME="pf2_expansion_rom_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_msi_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_msix_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_pciebar2axibar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_rbar_cap_bar0" VALUE="0x00000000fff0"/>
        <PARAMETER NAME="pf2_rbar_cap_bar1" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf2_rbar_cap_bar2" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf2_rbar_cap_bar3" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf2_rbar_cap_bar4" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf2_rbar_cap_bar5" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf2_rbar_num" VALUE="1"/>
        <PARAMETER NAME="pf2_sriov_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_sriov_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar0_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar0_type" VALUE="DMA"/>
        <PARAMETER NAME="pf2_sriov_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar1_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar1_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar1_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_sriov_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar2_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar2_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar2_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_sriov_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar3_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar3_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_sriov_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar4_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar4_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar4_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_sriov_bar5_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar5_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar5_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_sub_class_interface_menu" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf2_sub_class_interface_menu_mqdma" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf2_vendor_id_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="pf3_Use_Class_Code_Lookup_Assistant_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_bar0_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar0_enabled_mqdma" VALUE="true"/>
        <PARAMETER NAME="pf3_bar0_index" VALUE="0"/>
        <PARAMETER NAME="pf3_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_bar0_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar0_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar0_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar0_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar0_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar0_type_mqdma" VALUE="DMA"/>
        <PARAMETER NAME="pf3_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_bar1_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar1_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar1_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar1_index" VALUE="7"/>
        <PARAMETER NAME="pf3_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_bar1_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar1_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar1_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar1_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar1_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar1_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf3_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_bar2_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar2_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar2_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar2_index" VALUE="7"/>
        <PARAMETER NAME="pf3_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_bar2_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar2_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar2_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar2_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar2_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar2_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf3_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_bar3_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar3_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar3_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar3_index" VALUE="7"/>
        <PARAMETER NAME="pf3_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_bar3_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar3_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar3_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar3_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar3_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar3_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf3_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_bar4_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar4_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar4_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar4_index" VALUE="7"/>
        <PARAMETER NAME="pf3_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_bar4_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar4_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar4_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar4_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar4_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar4_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf3_bar5_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar5_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar5_index" VALUE="7"/>
        <PARAMETER NAME="pf3_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_bar5_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar5_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar5_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar5_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar5_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar5_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf3_base_class_menu" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf3_base_class_menu_mqdma" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf3_class_code" VALUE="058000"/>
        <PARAMETER NAME="pf3_class_code_base" VALUE="05"/>
        <PARAMETER NAME="pf3_class_code_base_mqdma" VALUE="05"/>
        <PARAMETER NAME="pf3_class_code_interface" VALUE="00"/>
        <PARAMETER NAME="pf3_class_code_interface_mqdma" VALUE="00"/>
        <PARAMETER NAME="pf3_class_code_mqdma" VALUE="058000"/>
        <PARAMETER NAME="pf3_class_code_sub" VALUE="80"/>
        <PARAMETER NAME="pf3_class_code_sub_mqdma" VALUE="80"/>
        <PARAMETER NAME="pf3_device_id" VALUE="1039"/>
        <PARAMETER NAME="pf3_expansion_rom_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_expansion_rom_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_expansion_rom_size" VALUE="4"/>
        <PARAMETER NAME="pf3_expansion_rom_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_msi_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_msix_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_pciebar2axibar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_rbar_cap_bar0" VALUE="0x00000000fff0"/>
        <PARAMETER NAME="pf3_rbar_cap_bar1" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf3_rbar_cap_bar2" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf3_rbar_cap_bar3" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf3_rbar_cap_bar4" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf3_rbar_cap_bar5" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf3_rbar_num" VALUE="1"/>
        <PARAMETER NAME="pf3_sriov_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_sriov_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar0_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar0_type" VALUE="DMA"/>
        <PARAMETER NAME="pf3_sriov_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar1_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar1_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar1_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_sriov_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar2_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar2_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar2_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_sriov_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar3_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar3_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_sriov_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar4_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar4_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar4_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_sriov_bar5_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar5_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar5_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_sub_class_interface_menu" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf3_sub_class_interface_menu_mqdma" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf3_vendor_id_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="pf_swap" VALUE="false"/>
        <PARAMETER NAME="pipe_line_stage" VALUE="2"/>
        <PARAMETER NAME="pipe_sim" VALUE="false"/>
        <PARAMETER NAME="pl_link_cap_max_link_speed" VALUE="8.0_GT/s"/>
        <PARAMETER NAME="pl_link_cap_max_link_width" VALUE="X1"/>
        <PARAMETER NAME="plltype" VALUE="QPLL1"/>
        <PARAMETER NAME="post_synth_sim_en" VALUE="false"/>
        <PARAMETER NAME="prog_usr_irq_vec_map" VALUE="false"/>
        <PARAMETER NAME="rbar_enable" VALUE="false"/>
        <PARAMETER NAME="rcfg_nph_fix_en" VALUE="false"/>
        <PARAMETER NAME="ref_clk_freq" VALUE="100_MHz"/>
        <PARAMETER NAME="replace_uram_with_bram" VALUE="false"/>
        <PARAMETER NAME="runbit_fix" VALUE="true"/>
        <PARAMETER NAME="rx_detect" VALUE="Default"/>
        <PARAMETER NAME="s_axi_id_width" VALUE="4"/>
        <PARAMETER NAME="select_quad" VALUE="GTY_Quad_225"/>
        <PARAMETER NAME="set_finite_credit" VALUE="false"/>
        <PARAMETER NAME="shell_bridge" VALUE="false"/>
        <PARAMETER NAME="silicon_rev" VALUE="Pre-Production"/>
        <PARAMETER NAME="sim_model" VALUE="NO"/>
        <PARAMETER NAME="slot_cap_reg" VALUE="00000040"/>
        <PARAMETER NAME="soft_reset_en" VALUE="false"/>
        <PARAMETER NAME="split_dma" VALUE="false"/>
        <PARAMETER NAME="split_dma_single_pf" VALUE="false"/>
        <PARAMETER NAME="sys_reset_polarity" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="tandem_enable_rfsoc" VALUE="false"/>
        <PARAMETER NAME="timeout0_sel" VALUE="14"/>
        <PARAMETER NAME="timeout1_sel" VALUE="15"/>
        <PARAMETER NAME="timeout_mult" VALUE="3"/>
        <PARAMETER NAME="tl_credits_cd" VALUE="15"/>
        <PARAMETER NAME="tl_credits_ch" VALUE="15"/>
        <PARAMETER NAME="tl_pf_enable_reg" VALUE="1"/>
        <PARAMETER NAME="tl_tx_mux_strict_priority" VALUE="false"/>
        <PARAMETER NAME="two_bypass_bar" VALUE="false"/>
        <PARAMETER NAME="type1_membase_memlimit_enable" VALUE="Disabled"/>
        <PARAMETER NAME="type1_prefetchable_membase_memlimit" VALUE="Disabled"/>
        <PARAMETER NAME="use_standard_interfaces" VALUE="false"/>
        <PARAMETER NAME="user_pf_two_axilite_bar_en" VALUE="false"/>
        <PARAMETER NAME="usplus_es1_seqnum_bypass" VALUE="false"/>
        <PARAMETER NAME="usr_irq_exdes" VALUE="false"/>
        <PARAMETER NAME="usrint_expn" VALUE="false"/>
        <PARAMETER NAME="vcu118_board" VALUE="false"/>
        <PARAMETER NAME="vcu1525_ddr_ex" VALUE="false"/>
        <PARAMETER NAME="vdm_en" VALUE="false"/>
        <PARAMETER NAME="vendor_id" VALUE="10EE"/>
        <PARAMETER NAME="versal" VALUE="false"/>
        <PARAMETER NAME="virtio_exdes" VALUE="false"/>
        <PARAMETER NAME="virtio_perf_exdes" VALUE="false"/>
        <PARAMETER NAME="vu9p_board" VALUE="false"/>
        <PARAMETER NAME="vu9p_tul_ex" VALUE="false"/>
        <PARAMETER NAME="warm_reboot_sbr_fix" VALUE="false"/>
        <PARAMETER NAME="xdma_axi_intf_mm" VALUE="AXI_Stream"/>
        <PARAMETER NAME="xdma_axilite_slave" VALUE="false"/>
        <PARAMETER NAME="xdma_dsc_bypass" VALUE="false"/>
        <PARAMETER NAME="xdma_en" VALUE="true"/>
        <PARAMETER NAME="xdma_non_incremental_exdes" VALUE="false"/>
        <PARAMETER NAME="xdma_num_usr_irq" VALUE="1"/>
        <PARAMETER NAME="xdma_pcie_64bit_en" VALUE="false"/>
        <PARAMETER NAME="xdma_pcie_prefetchable" VALUE="false"/>
        <PARAMETER NAME="xdma_rnum_chnl" VALUE="1"/>
        <PARAMETER NAME="xdma_rnum_rids" VALUE="32"/>
        <PARAMETER NAME="xdma_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="xdma_size" VALUE="64"/>
        <PARAMETER NAME="xdma_st_infinite_desc_exdes" VALUE="false"/>
        <PARAMETER NAME="xdma_sts_ports" VALUE="false"/>
        <PARAMETER NAME="xdma_wnum_chnl" VALUE="1"/>
        <PARAMETER NAME="xdma_wnum_rids" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="O" NAME="axi_aclk" SIGIS="clk" SIGNAME="xdma_0_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AxiBusClock"/>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xdma_0_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="xAxiBusReset_n"/>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="18" NAME="cfg_mgmt_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="cfg_mgmt_byte_enable" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="cfg_mgmt_read" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="cfg_mgmt_read_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="cfg_mgmt_read_write_done" SIGIS="undef"/>
        <PORT DIR="I" NAME="cfg_mgmt_write" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="cfg_mgmt_write_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axil_araddr" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axil_arprot" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_arready" SIGIS="undef" SIGNAME="xdma_0_m_axil_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_arvalid" SIGIS="undef" SIGNAME="xdma_0_m_axil_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axil_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axil_awprot" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_awready" SIGIS="undef" SIGNAME="xdma_0_m_axil_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_awvalid" SIGIS="undef" SIGNAME="xdma_0_m_axil_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_bready" SIGIS="undef" SIGNAME="xdma_0_m_axil_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axil_bresp" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_bvalid" SIGIS="undef" SIGNAME="xdma_0_m_axil_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axil_rdata" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_rready" SIGIS="undef" SIGNAME="xdma_0_m_axil_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axil_rresp" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_rvalid" SIGIS="undef" SIGNAME="xdma_0_m_axil_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axil_wdata" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_wready" SIGIS="undef" SIGNAME="xdma_0_m_axil_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axil_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_m_axil_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_wvalid" SIGIS="undef" SIGNAME="xdma_0_m_axil_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="xPcieToDfx_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_h2c_tdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_h2c_tkeep_0" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_h2c_tlast_0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_h2c_tready_0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_h2c_tvalid_0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="msi_enable" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="msi_vector_width" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="pci_exp_rxn" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_pci_exp_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="aPCIE_rxn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="pci_exp_rxp" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_pci_exp_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="aPCIE_rxp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="pci_exp_txn" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_pci_exp_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="aPCIE_txn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="pci_exp_txp" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_pci_exp_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PcieBridge_imp" PORT="aPCIE_txp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_c2h_tdata_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="s_axis_c2h_tkeep_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_c2h_tlast_0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axis_c2h_tready_0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_c2h_tvalid_0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clk" SIGIS="clk" SIGNAME="util_ds_buf_IBUF_DS_ODIV2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf" PORT="IBUF_DS_ODIV2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clk_gt" SIGIS="clk" SIGNAME="util_ds_buf_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_pPcieSysRst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pPcieSysRst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="user_lnk_up" SIGIS="undef" SIGNAME="xdma_0_user_lnk_up">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pPcieLinkUp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="usr_irq_ack" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="usr_irq_req" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="xdma_0_M_AXI_LITE" DATAWIDTH="32" NAME="M_AXI_LITE" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PcieBridge_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axil_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axil_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axil_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axil_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axil_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axil_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axil_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axil_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axil_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axil_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axil_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axil_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axil_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axil_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axil_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axil_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axil_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axil_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axil_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_C2H_0" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PcieBridge_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_c2h_tdata_0"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_c2h_tkeep_0"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_c2h_tlast_0"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_c2h_tready_0"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_c2h_tvalid_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="xdma_0_M_AXIS_H2C_0" NAME="M_AXIS_H2C_0" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PcieBridge_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_h2c_tdata_0"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_h2c_tkeep_0"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_h2c_tlast_0"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_h2c_tready_0"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_h2c_tvalid_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="pcie_cfg_mgmt" TYPE="TARGET" VLNV="xilinx.com:interface:pcie_cfg_mgmt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="cfg_mgmt_addr"/>
            <PORTMAP LOGICAL="BYTE_EN" PHYSICAL="cfg_mgmt_byte_enable"/>
            <PORTMAP LOGICAL="READ_DATA" PHYSICAL="cfg_mgmt_read_data"/>
            <PORTMAP LOGICAL="READ_EN" PHYSICAL="cfg_mgmt_read"/>
            <PORTMAP LOGICAL="READ_WRITE_DONE" PHYSICAL="cfg_mgmt_read_write_done"/>
            <PORTMAP LOGICAL="WRITE_DATA" PHYSICAL="cfg_mgmt_write_data"/>
            <PORTMAP LOGICAL="WRITE_EN" PHYSICAL="cfg_mgmt_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="xdma_0_pcie_mgt" NAME="pcie_mgt" TYPE="INITIATOR" VLNV="xilinx.com:interface:pcie_7x_mgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxn" PHYSICAL="pci_exp_rxn"/>
            <PORTMAP LOGICAL="rxp" PHYSICAL="pci_exp_rxp"/>
            <PORTMAP LOGICAL="txn" PHYSICAL="pci_exp_txn"/>
            <PORTMAP LOGICAL="txp" PHYSICAL="pci_exp_txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="xPcieToDfx_AXI" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="xPcieToDfx_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
