$version Generated by VerilatedVcd $end
$date Mon Apr 12 10:38:52 2021
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 * clock $end
  $var wire 10 . io_addr [9:0] $end
  $var wire  8 1 io_data_in_0 [7:0] $end
  $var wire  8 2 io_data_in_1 [7:0] $end
  $var wire  8 3 io_data_out_0 [7:0] $end
  $var wire  8 4 io_data_out_1 [7:0] $end
  $var wire  1 , io_enable $end
  $var wire  1 / io_mask_0 $end
  $var wire  1 0 io_mask_1 $end
  $var wire  1 - io_write $end
  $var wire  1 + reset $end
  $scope module Exercise2 $end
   $var wire  1 * clock $end
   $var wire  1 ) doFowarding $end
   $var wire 10 . io_addr [9:0] $end
   $var wire  8 1 io_data_in_0 [7:0] $end
   $var wire  8 2 io_data_in_1 [7:0] $end
   $var wire  8 3 io_data_out_0 [7:0] $end
   $var wire  8 4 io_data_out_1 [7:0] $end
   $var wire  1 , io_enable $end
   $var wire  1 / io_mask_0 $end
   $var wire  1 0 io_mask_1 $end
   $var wire  1 - io_write $end
   $var wire 10 . mem_0_MPORT_addr [9:0] $end
   $var wire  8 1 mem_0_MPORT_data [7:0] $end
   $var wire  1 - mem_0_MPORT_en $end
   $var wire  1 / mem_0_MPORT_mask $end
   $var wire 10 $ mem_0_memData_addr [9:0] $end
   $var wire 10 $ mem_0_memData_addr_pipe_0 [9:0] $end
   $var wire  8 # mem_0_memData_data [7:0] $end
   $var wire 10 . mem_1_MPORT_addr [9:0] $end
   $var wire  8 2 mem_1_MPORT_data [7:0] $end
   $var wire  1 - mem_1_MPORT_en $end
   $var wire  1 0 mem_1_MPORT_mask $end
   $var wire 10 & mem_1_memData_addr [9:0] $end
   $var wire 10 & mem_1_memData_addr_pipe_0 [9:0] $end
   $var wire  8 % mem_1_memData_data [7:0] $end
   $var wire  1 + reset $end
   $var wire  8 ' wrDataReg_0 [7:0] $end
   $var wire  8 ( wrDataReg_1 [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
b0000000000 $
b00000000 %
b0000000000 &
b00000000 '
b00000000 (
0)
0*
1+
0,
0-
b0000000000 .
0/
00
b00000000 1
b00000000 2
b00000000 3
b00000000 4
#1
1*
#2
0*
0+
1,
1-
b0000000101 .
1/
b00001010 1
#3
b00001010 #
b0000000101 $
b0000000101 &
b00001010 '
1)
1*
b00001010 3
#4
0*
#5
1*
#6
0*
#7
1*
#8
0*
#9
1*
#10
0*
#11
1*
#12
0*
#13
1*
#14
0*
#15
1*
#16
0*
#17
1*
#18
0*
#19
1*
#20
0*
#21
1*
#22
0*
0,
0-
b0000000000 .
0/
b00000000 1
b00000000 3
#23
b00000000 #
b0000000000 $
b0000000000 &
b00000000 '
0)
1*
