
---------- Begin Simulation Statistics ----------
final_tick                                41102226000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77672                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675384                       # Number of bytes of host memory used
host_op_rate                                   146316                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1287.47                       # Real time elapsed on the host
host_tick_rate                               31924755                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041102                       # Number of seconds simulated
sim_ticks                                 41102226000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 119409288                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 57764410                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.822045                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.822045                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5482320                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3100153                       # number of floating regfile writes
system.cpu.idleCycles                           88181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               437196                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22054552                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.366086                       # Inst execution rate
system.cpu.iew.exec_refs                     39143882                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15882279                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5101510                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23492004                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6730                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16128026                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           197870630                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23261603                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            902141                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194502791                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  49093                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3444792                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 337560                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3529472                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1119                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       345773                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          91423                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 217337046                       # num instructions consuming a value
system.cpu.iew.wb_count                     194171839                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621301                       # average fanout of values written-back
system.cpu.iew.wb_producers                 135031714                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.362060                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194303703                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                297255730                       # number of integer regfile reads
system.cpu.int_regfile_writes               154119531                       # number of integer regfile writes
system.cpu.ipc                               1.216479                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.216479                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1747681      0.89%      0.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             150325187     76.93%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               750666      0.38%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                813098      0.42%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              477498      0.24%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  461      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193487      0.10%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               385443      0.20%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1234425      0.63%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                266      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22482897     11.51%     91.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14405354      7.37%     98.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          985500      0.50%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1602916      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195404937                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5319425                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10486826                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4993193                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6172864                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2927015                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014979                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2450537     83.72%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   6423      0.22%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    22      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 225536      7.71%     91.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                103980      3.55%     95.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             19284      0.66%     95.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           121215      4.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              191264846                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          465431151                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    189178646                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         201192119                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  197870496                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195404937                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 134                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9493239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             64821                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             68                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     11953857                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      82116272                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.379613                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.461859                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31710486     38.62%     38.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6824274      8.31%     46.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8154268      9.93%     56.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9055381     11.03%     67.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7782247      9.48%     77.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5851263      7.13%     84.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6737180      8.20%     92.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3711783      4.52%     97.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2289390      2.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82116272                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.377060                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            651920                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           160360                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23492004                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16128026                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                82928027                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         82204453                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201765                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412230                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       403384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          847                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       807789                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            868                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                23420538                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19184634                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            429573                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9783647                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9101352                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.026169                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1124023                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          514672                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             501146                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            13526                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          400                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         9453020                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            333221                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     80711351                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.333964                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.821770                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        34839450     43.17%     43.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10095516     12.51%     55.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5187686      6.43%     62.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9283405     11.50%     73.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2545217      3.15%     76.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3808508      4.72%     81.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3391464      4.20%     85.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1996779      2.47%     88.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9563326     11.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     80711351                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9563326                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34392224                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34392224                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34392224                       # number of overall hits
system.cpu.dcache.overall_hits::total        34392224                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       350832                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         350832                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       350832                       # number of overall misses
system.cpu.dcache.overall_misses::total        350832                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22820248492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22820248492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22820248492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22820248492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34743056                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34743056                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34743056                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34743056                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010098                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010098                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010098                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010098                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65046.086138                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65046.086138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65046.086138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65046.086138                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        24074                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               857                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.091015                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       242906                       # number of writebacks
system.cpu.dcache.writebacks::total            242906                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        92306                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        92306                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        92306                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        92306                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258526                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18264476992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18264476992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18264476992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18264476992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007441                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007441                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70648.511144                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70648.511144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70648.511144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70648.511144                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258011                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19008087                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19008087                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       157384                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        157384                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8381117000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8381117000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19165471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19165471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53252.662278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53252.662278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        79754                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        79754                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        77630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        77630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4243979000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4243979000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54669.315986                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54669.315986                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15384137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15384137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       193448                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       193448                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14439131492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14439131492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012418                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012418                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74640.893119                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74640.893119                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12552                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12552                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       180896                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       180896                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14020497992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14020497992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77505.848620                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77505.848620                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41102226000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.649066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34650751                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            258523                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            134.033533                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.649066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69744635                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69744635                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41102226000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19675354                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29743285                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  30310441                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2049632                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 337560                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8958204                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 96664                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              201875601                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                534981                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23288017                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15882285                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23452                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109811                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41102226000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41102226000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41102226000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           20777527                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      109299729                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    23420538                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10726521                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      60901861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  868420                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  336                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2329                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  17004137                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                167231                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           82116272                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.516735                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.354151                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 47542146     57.90%     57.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1482300      1.81%     59.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3793208      4.62%     64.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3130055      3.81%     68.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1906140      2.32%     70.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2294077      2.79%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2420732      2.95%     76.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1794247      2.19%     78.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17753367     21.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             82116272                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.284906                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.329608                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     16857672                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16857672                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16857672                       # number of overall hits
system.cpu.icache.overall_hits::total        16857672                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146465                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146465                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146465                       # number of overall misses
system.cpu.icache.overall_misses::total        146465                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2005329500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2005329500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2005329500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2005329500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17004137                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17004137                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17004137                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17004137                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008613                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008613                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008613                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008613                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13691.526986                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13691.526986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13691.526986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13691.526986                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          256                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145371                       # number of writebacks
system.cpu.icache.writebacks::total            145371                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          584                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          584                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          584                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          584                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145881                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145881                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145881                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145881                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1834962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1834962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1834962000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1834962000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008579                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008579                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008579                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008579                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12578.485204                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12578.485204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12578.485204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12578.485204                       # average overall mshr miss latency
system.cpu.icache.replacements                 145371                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16857672                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16857672                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146465                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146465                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2005329500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2005329500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17004137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17004137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008613                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008613                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13691.526986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13691.526986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          584                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          584                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145881                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145881                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1834962000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1834962000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008579                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008579                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12578.485204                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12578.485204                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41102226000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.613752                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17003553                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145881                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            116.557694                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.613752                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989480                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989480                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34154155                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34154155                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41102226000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    17004487                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           484                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41102226000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41102226000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41102226000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4073883                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1032742                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                29084                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1119                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 550440                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48033                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    475                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  41102226000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 337560                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 20738582                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9578484                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2625                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  31239821                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20219200                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              200549058                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 64311                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 721837                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1021                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               19137401                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               3                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           222134215                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   523753786                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                307491394                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6050843                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 13801422                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      39                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11478398                       # count of insts added to the skid buffer
system.cpu.rob.reads                        268935410                       # The number of ROB reads
system.cpu.rob.writes                       397073657                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144521                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49403                       # number of demand (read+write) hits
system.l2.demand_hits::total                   193924                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144521                       # number of overall hits
system.l2.overall_hits::.cpu.data               49403                       # number of overall hits
system.l2.overall_hits::total                  193924                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1357                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209120                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210477                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1357                       # number of overall misses
system.l2.overall_misses::.cpu.data            209120                       # number of overall misses
system.l2.overall_misses::total                210477                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     94593000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17345990500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17440583500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94593000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17345990500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17440583500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           258523                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404401                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          258523                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404401                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009302                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.808903                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.520466                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009302                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.808903                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.520466                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69707.442889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82947.544472                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82862.182091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69707.442889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82947.544472                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82862.182091                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198750                       # number of writebacks
system.l2.writebacks::total                    198750                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210477                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210477                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80723500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15218945250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15299668750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80723500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15218945250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15299668750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.808903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.520466                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.808903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.520466                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59486.735446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72776.134516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72690.454301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59486.735446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72776.134516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72690.454301                       # average overall mshr miss latency
system.l2.replacements                         202595                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       242906                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           242906                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       242906                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       242906                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145371                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145371                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145371                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145371                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19591                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161318                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13536329000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13536329000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        180909                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            180909                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.891708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83910.840700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83910.840700                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11895856500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11895856500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.891708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73741.656232                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73741.656232                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144521                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144521                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94593000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94593000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009302                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009302                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69707.442889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69707.442889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80723500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80723500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009302                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009302                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59486.735446                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59486.735446                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         29812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        47802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           47802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3809661500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3809661500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        77614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         77614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.615894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.615894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79696.696791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79696.696791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        47802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        47802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3323088750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3323088750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.615894                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.615894                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69517.776453                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69517.776453                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41102226000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8125.010415                       # Cycle average of tags in use
system.l2.tags.total_refs                      807745                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210787                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.832044                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.802363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        36.783830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8072.424222                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991823                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5599                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6672939                       # Number of tag accesses
system.l2.tags.data_accesses                  6672939                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41102226000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000781462500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11901                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11901                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611239                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186858                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210477                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198750                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210477                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198750                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210477                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198750                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.684060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.819314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.094072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11896     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11901                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.697925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.664499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.080423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8209     68.98%     68.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.02%     68.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2919     24.53%     93.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              618      5.19%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              153      1.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11901                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13470528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12720000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    327.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    309.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   41101968000                       # Total gap between requests
system.mem_ctrls.avgGap                     100438.06                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        86848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13383296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718208                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2112975.584339397959                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 325610004.674686014652                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 309428691.283046305180                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1357                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209120                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198750                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35942500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8318006750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 981317221250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26486.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39776.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4937445.14                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        86848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13383680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13470528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        86848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12720000                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12720000                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1357                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209120                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210477                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198750                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198750                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2112976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    325619347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        327732323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2112976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2112976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    309472290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       309472290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    309472290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2112976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    325619347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       637204613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210471                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198722                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12927                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12465                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4407618000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052355000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8353949250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20941.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39691.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77995                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91490                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239699                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.252487                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.797976                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   110.770826                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       173643     72.44%     72.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45327     18.91%     91.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9648      4.03%     95.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5208      2.17%     97.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3482      1.45%     99.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1254      0.52%     99.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          624      0.26%     99.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          245      0.10%     99.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          268      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239699                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13470144                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718208                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              327.722980                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              309.428691                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41102226000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       856492980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       455221635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751427880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518246820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3244069920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17880355080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    726113760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24431928075                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   594.418611                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1738348000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1372280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  37991598000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       855022140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       454436070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751335060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519082020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3244069920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17744767470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    840292800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24409005480                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   593.860914                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2035195500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1372280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  37694750500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41102226000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49159                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198750                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3003                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161318                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49159                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622707                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622707                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622707                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26190528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26190528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26190528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210477                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210477    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210477                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41102226000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301807500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263096250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223495                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441656                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145371                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18950                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           180909                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          180909                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145881                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        77614                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437130                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       775063                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1212193                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18639936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32091456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50731392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202598                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           607002                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001603                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040861                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606050     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    931      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             607002                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41102226000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          792171500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218830981                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         387786000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
