Command Line: /home/qidc/Synopsys/verdi/Verdi_O-2018.09-SP2/platform/LINUXAMD64/bin/Novas -ssf rtl.fsdb -sswr signal.rc
uname(Linux qidc 6.8.0-49-generic #49~22.04.1-Ubuntu SMP PREEMPT_DYNAMIC Wed Nov  6 17:42:15 UTC 2 x86_64)
type= DS_SIGNAL element= 5 field= 2
VERILOG adc_top_tb
VERILOG u_adc_top
VERILOG clk
-----
second field= signal
VERILOG adc_top_tb
VERILOG u_adc_top
VERILOG rstn
-----
second field= signal
VERILOG adc_top_tb
VERILOG u_adc_top
VERILOG dat_in[4:0]
-----
second field= signal
VERILOG adc_top_tb
VERILOG u_adc_top
VERILOG clk_vld_out
-----
second field= signal
VERILOG adc_top_tb
VERILOG u_adc_top
VERILOG dat_out[34:0]
-----
second field= signal
type= DS_STRING
clk rstn dat_in[4:0] clk_vld_out dat_out[34:0]
type= DS_SIGNAL element= 1 field= 2
VERILOG adc_top_tb
VERILOG dat_in[4:0]
-----
second field= signal
type= DS_STRING
dat_in[4:0]
type= DS_SIGNAL element= 5 field= 2
VERILOG adc_top_tb
VERILOG u_adc_top
VERILOG clk
-----
second field= signal
VERILOG adc_top_tb
VERILOG u_adc_top
VERILOG rstn
-----
second field= signal
VERILOG adc_top_tb
VERILOG u_adc_top
VERILOG dat_in[4:0]
-----
second field= signal
VERILOG adc_top_tb
VERILOG u_adc_top
VERILOG clk_vld_out
-----
second field= signal
VERILOG adc_top_tb
VERILOG u_adc_top
VERILOG dat_out[34:0]
-----
second field= signal
type= DS_STRING
clk rstn dat_in[4:0] clk_vld_out dat_out[34:0]
au time 1661.167090 21.599201 32.855741 delta 814477312 814477312 total 1185869824 1185869824
