---
# yaml-language-server: $schema=../docs-resources/schemas/defs-schema.json

# Georgia Tai         ytai@hmc.edu
# James Kaden Cassidy kacassidy@hmc.edu
# 9/24/2025

$schema: "../docs-resources/schemas/defs-schema.json#"

# Used to create normative rules for v-st-ext.adoc file.
# Tags refer to anchors in any adoc file for any ISA manual.

chapter_name: V Extension

normative_rule_definitions:
  - name: ELEN
    kind: parameter
    tags: ["norm:elen_param"]

  - name: VLEN
    kind: parameter
    tags: ["norm:vlen_param"]

  - name: vill_implicit_encoding
    kind: parameter
    tags: ["norm:vill_implicit_encoding_param"]

  - name: hw_mstatus_vs_dirty_update
    kind: parameter
    tags: ["norm:hw_mstatus_vs_dirty_update_param"]

  - name: reserved_vill_set
    kind: parameter
    tags: ["norm:reserved_vill_set_param"]

  - name: vreg_count
    tags: ["norm:vreg_count"]

  - name: mstatus-vs_op
    tags: ["norm:mstatus-vs_sstatus-vs_op"]

  - name: mstatus-vs_op_initial_clean
    tags: ["norm:mstatus-vs_op_initial_clean"]

  - name: vsstatus-vs_mstatus-vs_op_off
    tags: ["norm:vsstatus-vs_mstatus-vs_op_off"]

  - names: [vsstatus-vs_sz, vsstatus-vs_acc]
    tags: ["norm:vsstatus-vs_sz_acc"]

  - name: mstatus-vs_op_off
    tags: ["norm:mstatus-vs_op_off"]

  - name: mstatus-vs_op_active
    tags: ["norm:vsstatus-vs_mstatus-vs_op_active"]

  - name: sstatus-vs_op
    tags: ["norm:mstatus-vs_sstatus-vs_op"]

  - name: vsstatus-vs_op2
    tags: ["norm:vsstatus-vs_op"]

  - name: vsstatus-vs_op_off
    tags: ["norm:vsstatus-vs_mstatus-vs_op_off"]

  - name: vsstatus-vs_op_active
    tags: ["norm:vsstatus-vs_mstatus-vs_op_active"]

  - name: vsstatus-sd_op_vs
    tags: ["norm:vsstatus-sd_op_vs"]

  - name: mstatus-sd_op
    tags: ["norm:mstatus-sd_op"]

  - name: mstatus-sd_op_vs
    tags: ["norm:mstatus-sd_op_vs"]

  - name: mutable_misa_v
    kind: parameter
    tags: ["norm:mutable_misa_v_param"]

  - name: mstatus_vs_exists
    kind: parameter
    tags: ["norm:mstatus_vs_exists_param"]

  - name: vsstatus_vs_exists
    kind: parameter
    tags: ["norm:vsstatus_vs_exists_param"]

  - names: [vtype_sz, vtype_op]
    tags: ["norm:vtype_sz_acc_op"]

  - names: [vtype-vill_sz, vtype-vma_sz, vtype-vta_sz, vtype-vsew_sz, vtype-vlmul_sz]
    tags: ["norm:vtype-fields_sz"]

  - name: vtype-vsew_op
    tags: ["norm:vtype-vsew_op"]

  - name: vtype-vsew_rsv
    tags: ["norm:vtype-vsew_rsv"]

  - name: vtype-lmul_val
    tags: ["norm:vtype-lmul_val"]

  - name: vtype-lmul_fval
    tags: ["norm:vtype-lmul_fval"]

  - name: vtype-sew_val
    tags: ["norm:vtype-sew_val"]

  - name: vtype-lmul_fval_rsv
    tags: ["norm:vtype-lmul_fval_rsv"]

  - name: LMUL
    tags: ["norm:lmul"]

  - name: VLMAX
    tags: ["norm:vlmax"]

  - name: vreg_offgroup_LMUL2_rsv
    tags: ["norm:vreg_offgroup_lmul2_rsv"]

  - name: vreg_offgroup_LMUL4_rsv
    tags: ["norm:vreg_offgroup_lmul4_rsv"]

  - name: vreg_offgroup_LMUL8_rsv
    tags: ["norm:vreg_offgroup_lmul8_rsv"]

  - name: vreg_mask_LMUL_indp
    tags: ["norm:vreg_mask_lmul_indp"]

  - name: vtype-vta_op
    tags: ["norm:vtype-vta-vma_op"]

  - name: vtype-vma_op
    tags: ["norm:vtype-vta-vma_op"]

  - names: [vtype-vta_val, vtype-vma_val]
    tags: ["norm:vtype-vta-vma_val"]

  - name: vreg_mask_tail_agn
    tags: ["norm:vreg_mask_tail_agn"]

  - name: vreg_mask_op
    tags: ["norm:vreg_mask_op"]

  - name: vreg_agnostic_op
    tags: ["norm:vreg_agnostic_op"]

  - name: vreg_mask_tail_op
    tags: ["norm:vreg_mask_tail_op"]

  - name: vtype-vill_op
    tags: ["norm:vtype-vill_op"]

  - name: vl_acc
    tags: ["norm:vl_acc"]

  - name: vl_op
    tags: ["norm:vl_op"]

  - names: [vlenb_op, vlenb_acc]
    tags: ["norm:vlenb_acc_op"]

  - names: [vstart_acc, vstart_sz]
    tags: ["norm:vstart_acc_sz"]

  - name: vstart_op
    tags: ["norm:vstart_op"]

  - name: vstart_update
    tags: ["norm:vstart_update"]

  - name: vstart_unmodified
    tags: ["norm:vstart_unmodified"]

  - name: vstart_sz_writable
    tags: ["norm:vstart_sz_writable"]

  - name: vstart_val_rsv
    tags: ["norm:vstart_val_rsv"]

  - name: vstart_vtype_dep
    tags: ["norm:vstart_vtype_dep"]

  - names: [vxrm_acc, vxrm_sz, vxrm_val]
    tags: ["norm:vxrm_val_sz_acc"]

  - name: vcsr-vxrm_op
    tags: ["norm:vcsr-vxrm_op"]

  - name: vxrm_op
    tags: ["norm:vxrm_op"]

  - names: [vxsat_op, vxsat_acc, vxsat_sz]
    tags: ["norm:vxsat_op_acc_sz"]

  - name: vcsr-vxsat_op
    tags: ["norm:vcsr-vxsat_op"]

  - names: [vcsr-vxsat_acc, vcsr-vxrm_acc]
    tags: ["norm:vcsr-vxrm-vxsat_acc"]

  - name: vreg_lmul1_op
    tags: ["norm:vreg_lmul1_op"]

  - name: vreg_flmul_op
    tags: ["norm:vreg_flmul_op"]

  - name: vreg_lmulge2_op
    tags: ["norm:vreg_lmulge2_op"]

  - name: vreg_mask_vtype_indp
    tags: ["norm:vreg_mask_vtype_indp"]

  - name: vreg_mask_sz
    tags: ["norm:vreg_mask_sz"]

  - name: vreg_scalar_lmul_indp
    tags: ["norm:vreg_scalar_lmul_indp"]

  - name: EEW
    tags: ["norm:eew_emul"]

  - name: EMUL
    tags: ["norm:eew_emul"]

  - name: EMUL_SEW_LMUL_dep
    tags: ["norm:eew_emul_sew_lmul_dep"]

  - name: EEW_SEW_LMUL_dep
    tags: ["norm:eew_emul_sew_lmul_dep"]

  - name: vnarrowing_EEW
    tags: ["norm:vnarrowing_eew_emul"]

  - name: vnarrowing_EMUL
    tags: ["norm:vnarrowing_eew_emul"]

  - name: EMUL_offgroup_rsv
    tags: ["norm:emul_offgroup_rsv"]

  - name: vreg_source_EEW_rsv
    tags: ["norm:vreg_source_eew_rsv"]

  - name: vreg_overlap_legal
    tags: ["norm:vreg_overlap_legal"]

  - name: vreg_mask_overlap
    tags: ["norm:vreg_mask_overlap"]

  - name: vreg_overlap_rsv
    tags: ["norm:vreg_overlap_rsv"]

  - name: vreg_overlap_agn
    tags: ["norm:vreg_overlap_agn"]

  - name: EMUL_rsv
    tags: ["norm:emul_rsv"]

  - name: vreg_scalar_EMUL
    tags: ["norm:vreg_scalar_emul"]

  - name: vmask_op
    tags: ["norm:vmask_inactive_op", "norm:vmask_agn_op", "norm:vmask_vm_enc"]

  - name: vreg_vmask
    tags: ["norm:vreg_vmask"]

  - name: vreg_vmask_rsv
    tags: ["norm:vreg_vmask_rsv"]

  - name: vstart_vl_dep
    tags: ["norm:vstart_vl_dep"]

  - name: vstart_vl_scalar_indp
    tags: ["norm:vstart_vl_scalar_indp"]

  - name: vector_prestart_element
    tags: ["norm:vector_prestart_element"]

  - name: vector_inactive_element
    tags: ["norm:vector_inactive_element"]

  - name: vector_tail_element
    tags: ["norm:vector_tail_element"]

  - name: vset_op
    tags: ["norm:vset_op"]

  - name: vtype-vstart_op
    tags: ["norm:vtype-vstart_op"]

  - name: vtype_acc
    tags: ["norm:vtype_acc", "norm:vtype_sz_acc_op"]

  - name: vtype-vill_set
    tags: ["norm:vtype-vill_val", "norm:vtype-vill_val_vill", "norm:vtype-vill_all_bits"]

  - name: vsetvl_op
    tags: ["norm:vsetvl_op", "norm:vsetvl_op_rs1_x0_rd_nx0", "norm:vsetvl_op_rs1_x0_rd_x0"]

  - name: vtype_vset_rsv
    tags: ["norm:vtype_vset_rsv"]

  - name: vsetivli_op
    tags: ["norm:vsetivli_op"]

  - name: vl_val
    tags: ["norm:vl_val_lead-in", "norm:vl_val_list"]

  - name: vector_ls_vstart
    kind: parameter
    tags: ["norm:vector_ls_vstart_param"]

  - name: vector_ls_base_stride_regtype
    tags: ["norm:vector_ls_base_stride_regtype"]

  - name: vector_ls_base
    tags: ["norm:vector_ls_base"]

  - name: vector_ls_unit-stride_op
    tags: ["norm:vector_ls_unit-stride_op"]

  - name: vector_ls_constant-stride_op
    tags: ["norm:vector_ls_constant-stride_op"]

  - name: vector_ls_strided_EEW
    tags: ["norm:vector_ls_strided_eew"]

  - name: vector_ls_seg_unit-stride_vd_vs3
    tags: ["norm:vector_ls_seg_unit-stride_vd_vs3"]

  - name: vector_ls_scalar_missaligned_independence
    tags: ["norm:vector_ls_scalar_missaligned_independence"]

  - name: vector_ls_scalar_missaligned_dependence
    tags: ["norm:vector_ls_scalar_missaligned_dependence"]

  - name: vector_ls_seg_indexed_unordered
    tags: ["norm:vector_ls_seg_indexed_unordered"]

  - name: vector_ff_op
    tags: ["norm:vector_ff_op"]

  - name: vector_ls_indexed_op
    tags: ["norm:vector_ls_indexed_op"]

  - name: vector_ls_indexed_EEW
    tags: ["norm:vector_ls_indexed_eew"]

  - name: vector_ls_ins_req
    tags: ["norm:vector_ls_ins_req"]

  - name: vector_ls_ins_rsv
    tags: ["norm:vector_ls_ins_rsv"]

  - name: vector_ls_bytewise
    tags: ["norm:vector_ls_bytewise"]

  - name: vector_ls_XLEN_dep
    tags: ["norm:vector_ls_xlen_dep"]

  - name: vector_ls_EEW_rsv
    tags: ["norm:vector_ls_eew_rsv"]

  - name: vector_ls_stride_ordered_op
    tags: ["norm:vector_ls_stride_ordered_op"]

  - name: vector_ls_stride_unordered_op
    tags: ["norm:vector_ls_stride_unordered_op"]

  - name: vector_ls_stride_unordered_precise
    tags: ["norm:vector_ls_stride_unordered_precise"]

  - name: vector_ls_nf_op
    tags: ["norm:vector_ls_nf_op"]

  - name: vector_wholels_nf_op
    tags: ["norm:vector_wholels_nf_op"]

  - name: vector_ls_EEW
    tags: ["norm:vector_ls_eew_emul"]

  - name: vector_ls_EMUL
    tags: ["norm:vector_ls_eew_emul"]

  - name: vector_ls_EMUL_rsv
    tags: ["norm:vector_ls_emul_rsv"]

  - name: vector_ls_EMUL_offgroup_rsv
    tags: ["norm:vector_ls_emul_offgroup_rsv"]

  - name: vector_ls_indexed_EMUL
    tags: ["norm:vector_ls_indexed_eew_emul"]

  - name: vector_ls_mew_rsv
    tags: ["norm:vector_ls_mew_rsv"]

  - name: vector_ls_unit-stride_mask
    tags: ["norm:vector_ls_unit-stride_mask"]

  - name: vector_ls_neg_stride
    tags: ["norm:vector_ls_neg_zero_stride"]

  - name: vector_ls_zero_stride
    tags: ["norm:vector_ls_neg_zero_stride"]

  - name: vector_ls_constant-stride_unordered
    tags: ["norm:vector_ls_constant-stride_unordered"]

  - name: vector_ls_constant-stride_x0
    kind: parameter
    tags: ["norm:vector_ls_constant-stride_x0"]

  - name: vector_ff_trigger
    tags: ["norm:vector_ff_trigger"]

  - name: vector_ls_overwrite_past_trap
    kind: parameter
    tags: ["norm:vector_ls_overwrite_past_trap_param"]

  - name: vector_ff_past_trap
    kind: parameter
    tags: ["norm:vector_ff_past_trap_param"]

  - name: vector_ff_no_exception
    tags: ["norm:vector_ff_no_exception"]

  - name: vector_ff_interrupt_behavior
    tags: ["norm:vector_ff_interrupt_behavior"]

  - name: NFIELDS
    tags: ["norm:nfields", "norm:nfields_op"]

  - name: EMUL_NFIELDS_rsv
    tags: ["norm:emul_nfields_rsv"]

  - name: vector_ls_seg_rsv
    tags: ["norm:vector_ls_seg_rsv"]

  - name: vector_ls_seg_op
    tags: ["norm:vector_ls_seg_op"]

  - name: vector_ls_seg_unordered
    tags: ["norm:vector_ls_seg_unordered"]

  - name: vector_ls_seg_vstart_dep
    tags: ["norm:vector_ls_seg_vstart_dep"]

  - name: vector_ls_seg_partial_access
    kind: parameter
    tags: ["norm:vector_ls_seg_partial_access_param"]

  - name: vector_ls_seg_unit-stride_op
    tags: ["norm:vector_ls_seg_unit-stride_op"]

  - name: vector_ls_seg_ff_unit-stride_op
    tags: ["norm:vector_ls__seg_ff_unit-stride_op"]

  - name: vector_ff_seg_partial_access
    kind: parameter
    tags: ["norm:vector_ff_seg_partial_access_param"]

  - name: vector_ls_seg_ff_overload
    kind: parameter
    tags: ["norm:vector_ls_seg_ff_overload_param"]

  - name: vector_ls_seg_constant-stride_op
    tags: ["norm:vector_ls_seg_constant-stride_op"]

  - name: vector_ls_seg_constant-stride_unordered
    tags: ["norm:vector_ls_seg_constant-stride_unordered"]

  - name: vector_ls_seg_indexed_op
    tags: ["norm:vector_ls_seg_indexed_op"]

  - name: vector_ls_seg_indexed_EMUL_op
    tags: ["norm:vector_ls_seg_indexed_eew_emul_op"]

  - name: vector_ls_seg_indexed_EEW_op
    tags: ["norm:vector_ls_seg_indexed_eew_emul_op"]

  - name: vector_ls_seg_indexed_EMUL_NFIELDS_val
    tags: ["norm:vector_ls_seg_indexed_emul_nfields_val"]

  - name: vector_ls_seg_indexed_vreg_rsv
    tags: ["norm:vector_ls_seg_indexed_vreg_rsv"]

  - name: vector_ls_seg_wholereg_EEW
    tags: ["norm:vector_ls_seg_wholereg_eew"]

  - name: vector_ls_seg_wholereg_op
    tags: ["norm:vector_ls_seg_wholereg_op"]

  - name: vector_ls_seg_wholereg_nf_rsv
    tags: ["norm:vector_ls_seg_wholereg_nf_rsv"]

  - name: vector_ls_seg_wholereg_op_cont
    tags: ["norm:vector_ls_seg_wholereg_op_cont"]

  - name: vector_ls_seg_wholereg_evl
    tags: ["norm:vector_ls_seg_wholereg_evl"]

  - name: vector_ls_wholereg_missaligned_exception
    kind: parameter
    tags: ["norm:vector_ls_wholereg_missaligned_exception_param"]

  - name: vector_ls_missaligned_exception
    kind: parameter
    tags: ["norm:vector_ls_missaligned_exception_param"]

  - name: vector_ls_program_order
    tags: ["norm:vector_ls_program_order"]

  - name: vector_ls_RVWMO
    tags: ["norm:vector_ls_rvwmo"]

  - name: vector_ls_indexed-ordered_ordered
    tags: ["norm:vector_ls_indexed-ordered_ordered"]

  - name: vector_ls_indexed-ordered_RVWMO
    tags: ["norm:vector_ls_indexed-ordered_rvwmo"]

  - name: vl_control_dependency
    tags: ["norm:vl_control_dependency"]

  - name: vmask_control_dependency
    tags: ["norm:vmask_control_dependency"]

  - name: V_fp_frm
    tags: ["norm:V_fp_frm"]

  - name: V_inv_frm_rsv
    tags: ["norm:V_inv_frm_rsv"]

  - name: vop-vv_vreg_vs2_vs1
    tags: ["norm:vop-vv_vreg_vs2_vs1"]

  - names: [vop-vx_vreg_vs2, vop-vi_vreg_vs2]
    tags: ["norm:vop-vx_vop-vi_vreg_vs2"]

  - name: vop-vi_imm_5bit
    tags: ["norm:vop-vi_imm_5bit"]

  - name: vop-vx_xreg_rs1
    tags: ["norm:vop-vx_xreg_rs1"]

  - name: vop-vx_rs1_trunc_lsb_sewbits
    tags: ["norm:vop-vx_rs1_trunc_lsb_sewbits"]

  - name: vop-vx_rs1_sext_sewbits
    tags: ["norm:vop-vx_rs1_sext_sewbits"]

  - name: vfop_freg
    tags: ["norm:vfop_freg"]

  - name: vfop_freg_NaNbox_lsb_sewbits
    tags: ["norm:vfop_freg_NaNbox_lsb_sewbits"]

  - name: V_fp_eew_rsv
    tags: ["norm:V_fp_eew_rsv"]

  - name: V_Zfinx_fp_scalar
    tags: ["norm:V_Zinx_fp_scalar"]

  - name: V_masked
    tags: ["norm:V_masked"]

  - name: vwop_vd_eew_emul
    tags: ["norm:vwop_vd_eew_emul"]

  - names: [vnop_vd_eew_emul, vnop_vs2_eew_emul]
    tags: ["norm:vnop_vd_vs2_eew_emul"]

  - name: vnop_vs1_eew_emul
    tags: ["norm:vnop_vs1_eew_emul"]

  - names: [vadd_op, vsub_op]
    tags: ["norm:vadd_vsub_op"]

  - name: vrsub_op
    tags: ["norm:vrsub_op"]

  - names: [vwaddu_op, vwadd_op, vwsubu_op, vwsub_op]
    tags: ["norm:vwaddu_vwadd_vwsubu_vwsub_op"]

  - names: [vsext_op, vzext_op]
    tags: ["norm:vsext_vzext_op"]

  - names: [vsext_vs_eew_emul, vzext_vs_eew_emul]
    tags: ["norm:vsext_vzext_vs_eew_emul"]

  - names: [vsext_vd_eew_emul, vzext_vd_eew_emul]
    tags: ["norm:vsext_vzext_vd_eew_emul"]

  - names: [vsext_ill_eew_emul_rsv, vzext_ill_eew_emul_rsv]
    tags: ["norm:vsext_vzext_ill_eew_emul_rsv"]

  - names: [vmadc_carry_v0, vmsbc_carry_v0, vadc_carry_v0, vsbc_carry_v0]
    tags: ["norm:vmadc_vmsbc_vadc_vsbc_carry_v0"]

  - names: [vadc_op, vsbc_op]
    tags: ["norm:vadc_vsbc_op"]

  - names: [vadc_masked_write_all_elem, vsbc_masked_write_all_elem]
    tags: ["norm:vadc_vsbc_masked_write_all_elem"]

  - names: [vadc_unmasked_rsv, vsbc_unmasked_rsv]
    tags: ["norm:vadc_vsbc_unmasked_rsv"]

  - name: vmadc_op
    tags: ["norm:vmadc_vmsbc_op_masked", "norm:vmadc_vmsbc_op_unmasked"]

  - name: vmsbc_op
    tags: ["norm:vmadc_vmsbc_op_masked", "norm:vmadc_vmsbc_op_unmasked"]

  - names: [vmadc_masked_write_all_elem, vmsbc_masked_write_all_elem]
    tags: ["norm:vmadc_vmsbc_masked_write_all_elem"]

  - names: [vmadc_tail_agnostic, vmsbc_tail_agnostic]
    tags: ["norm:vmadc_vmsbc_tail_agnostic"]

  - name: vmsbc_borrow_neg
    tags: ["norm:vmsbc_borrow_neg"]

  - names: [vadc_vd_v0_rsv, vsbc_vd_v0_rsv]
    tags: ["norm:vadc_vsbc_vd_v0_rsv"]

  - names: [vand_op, vor_op, vxor_op]
    tags: ["norm:vand_vor_vxor_op"]

  - names: [vsll_op, vsrl_op, vsra_op]
    tags: ["norm:vsll_vsrl_vsra_op"]

  - names: [vsll_shamt, vsrl_shamt, vsra_shamt]
    tags: ["norm:vsll_vsrl_vsra_shamt"]

  - names: [vnsrl_op, vnsra_op]
    tags: ["norm:vnsrl_vnsra_op"]

  - names: [vnsrl_shamt, vnsra_shamt]
    tags: ["norm:vnsrl_vnsra_shamt"]

  - names: [vmseq_op, vmsne_op, vmsltu_op, vmslt_op, vmsleu_op, vmsle_op, vmsgtu_op, vmsgt_op]
    tags: ["norm:vmseq_vmsne_vmsltu_vmslt_vmsleu_vmsle_vmsgtu_vmsgt_op"]

  - names: [vmseq_vd_v0_legal, vmsne_vd_v0_legal, vmsltu_vd_v0_legal, vmslt_vd_v0_legal, vmsleu_vd_v0_legal, vmsle_vd_v0_legal, vmsgtu_vd_v0_legal, vmsgt_vd_v0_legal]
    tags: ["norm:vmseq_vmsne_vmsltu_vmslt_vmsleu_vmsle_vmsgtu_vmsgt_vd_v0_legal"]

  - names: [vmseq_maskundisturbed, vmsne_maskundisturbed, vmsltu_maskundisturbed, vmslt_maskundisturbed, vmsleu_maskundisturbed, vmsle_maskundisturbed,
      vmsgtu_maskundisturbed, vmsgt_maskundisturbed]
    tags: ["norm:vmseq_vmsne_vmsltu_vmslt_vmsleu_vmsle_vmsgtu_vmsgt_maskundisturbed"]

  - names: [vmseq_tail_agnostic, vmsne_tail_agnostic, vmsltu_tail_agnostic, vmslt_tail_agnostic, vmsleu_tail_agnostic, vmsle_tail_agnostic, vmsgtu_tail_agnostic,
      vmsgt_tail_agnostic]
    tags: ["norm:vmseq_vmsne_vmsltu_vmslt_vmsleu_vmsle_vmsgtu_vmsgt_tail_agnostic"]

  - names: [vminu_op, vmin_op, vmaxu_op, vmax_op]
    tags: ["norm:vminu_vmin_vmaxu_vmax_op"]

  - names: [vmul_op, vmulh_op, vmulhu_op, vmulhsu_op]
    tags: ["norm:vmul_vmulh_vmulhu_vmulhsu_op"]

  - names: [vdivu_op, vdiv_op, vremu_op, vrem_op]
    tags: ["norm:vdivu_vdiv_vremu_vrem_op"]

  - names: [vwmul_op, vwmulu_op, vwmulsu_op]
    tags: ["norm:vwmul_wmulu_vwmulsu_op"]

  - name: vmacc_op
    tags: ["norm:vmacc_vnmsac_vmadd_vnmsub_op", "norm:vmacc_vnmsac_vmadd_vnmsub_op_lowhalf"]

  - name: vnmsac_op
    tags: ["norm:vmacc_vnmsac_vmadd_vnmsub_op", "norm:vmacc_vnmsac_vmadd_vnmsub_op_lowhalf"]

  - name: vmadd_op
    tags: ["norm:vmacc_vnmsac_vmadd_vnmsub_op", "norm:vmacc_vnmsac_vmadd_vnmsub_op_lowhalf"]

  - name: vnmsub_op
    tags: ["norm:vmacc_vnmsac_vmadd_vnmsub_op", "norm:vmacc_vnmsac_vmadd_vnmsub_op_lowhalf"]

  - names: [vwmaccu_op, vwmacc_op, vwmaccsu_op, vwmaccus_op]
    tags: ["norm:vwmaccu_vwmacc_vwmaccsu_vwmaccus_op"]

  - name: vmerge_op
    tags: ["norm:vmerge_op", "norm:vmerge_op_mask"]

  - name: vmerge_all_elem
    tags: ["norm:vmerge_all_elem"]

  - name: vmv_op
    tags: ["norm:vmv_op"]

  - name: vmv_vs2_nv0_rsv
    tags: ["norm:vmv_vs2_nv0_rsv"]

  - name: vsaddu_op
    tags: ["norm:vsaddu_vsadd_vssubu_vssub_op", "norm:vsaddu_vsadd_vssubu_vssub_op_overflow_vxsat_op_vsaddsub"]

  - name: vsadd_op
    tags: ["norm:vsaddu_vsadd_vssubu_vssub_op", "norm:vsaddu_vsadd_vssubu_vssub_op_overflow_vxsat_op_vsaddsub"]

  - name: vssubu_op
    tags: ["norm:vsaddu_vsadd_vssubu_vssub_op", "norm:vsaddu_vsadd_vssubu_vssub_op_overflow_vxsat_op_vsaddsub"]

  - name: vssub_op
    tags: ["norm:vsaddu_vsadd_vssubu_vssub_op", "norm:vsaddu_vsadd_vssubu_vssub_op_overflow_vxsat_op_vsaddsub"]

  - name: vxsat_op_vsaddsub
    tags: ["norm:vsaddu_vsadd_vssubu_vssub_op_overflow_vxsat_op_vsaddsub"]

  - name: vaaddu_op
    tags: ["norm:vaaddu_vaadd_vasubu_vasub_op", "norm:vasub_vasubu_op_overflow"]

  - name: vaadd_op
    tags: ["norm:vaaddu_vaadd_vasubu_vasub_op", "norm:vasub_vasubu_op_overflow"]

  - name: vasubu_op
    tags: ["norm:vaaddu_vaadd_vasubu_vasub_op", "norm:vasub_vasubu_op_overflow"]

  - name: vasub_op
    tags: ["norm:vaaddu_vaadd_vasubu_vasub_op", "norm:vasub_vasubu_op_overflow"]

  - name: vsmul_op
    tags: ["norm:vsmul_op", "norm:vxsat_op_vsmul"]

  - name: vxsat_op_vsmul
    tags: ["norm:vxsat_op_vsmul"]

  - names: [vssrl_op, vssra_op]
    tags: ["norm:vssrl_vssra_op"]

  - names: [vssrl_shamt, vssra_shamt]
    tags: ["norm:vssrl_vssra_shamt"]

  - names: [vnclipu_op, vnclip_op]
    tags: ["norm:vnclipu_vnclip_op"]

  - names: [vnclipu_shamt, vnclip_shamt]
    tags: ["norm:vnclipu_vnclip_shamt"]

  - name: vnclipu_overflow
    tags: ["norm:vnclipu_overflow"]

  - name: vnclip_overflow
    tags: ["norm:vnclip_overflow"]

  - name: vxsat_op_vnclip_u
    tags: ["norm:vxsat_op_vnclip_u"]

  - name: V_fp_EEW_IEEE_nsupported_rsv
    tags: ["norm:V_fp_EEW_IEEE_nsupported_rsv"]

  - name: mstatus-FS_off_V_fp_ill
    tags: ["norm:mstatus-FS_off_V_fp_ill"]

  - name: mstatus-FS_dirty_V_fp
    tags: ["norm:mstatus-FS_dirty_V_fp"]

  - names: [vsstatus-FS_off_hypervisor_V_fp_ill, mstatus-FS_off_hypervisor_V_fp_ill]
    tags: ["norm:vsstatus_mstatus-FS_off_hypervisor_V_fp_ill"]

  - names: [vsstatus-FS_dirty_hypervisor_V_fp, mstatus-FS_dirty_hypervisor_V_fp]
    tags: ["norm:vsstatus_mstatus-FS_dirty_hypervisor_V_fp"]

  - name: fflags_op_V_fp
    tags: ["norm:fflags_op_V_fp"]

  - names: [vfadd_op, vfsub_op, vfrsub_op]
    tags: ["norm:vfadd_vfsub_vfrsub_op"]

  - name: vfwadd_op
    tags: ["norm:vfwadd_op"]

  - names: [vfmul_op, vfdiv_op, vfrdiv_op]
    tags: ["norm:vfmul_vfdiv_vfrdiv_op"]

  - name: vfwmul_op
    tags: ["norm:vfwmul_op"]

  - names: [vfmacc_op, vfnmacc_op, vfmsac_op, vfnmsac_op, vfmadd_op, vfnmadd_op, vfmsub_op, vfnmsub_op]
    tags: ["norm:vfmacc_vfnmacc_vfmsac_vfnmsac_vfmadd_vfnmadd_vfmsub_vfnmsub_op"]

  - names: [vfwmacc_op, vfwnmacc_op, vfwmsac_op, vfwnmsac_op]
    tags: ["norm:vfwmacc_vfwnmacc_vfwmsac_vfwnmsac_op"]

  - name: vfsqrt_op
    tags: ["norm:vfsqrt_op"]

  - name: vfrsqrt7_op
    tags: ["norm:vfrsqrt7_op", "norm:vfrsqrt7_op_unex", "norm:vfrsqrt7_op_precise"]

  - name: vfrec7_op
    tags: ["norm:vfrec7_op", "norm:vfrec7_op_unex", "norm:vfrec7_op_precise", "norm:vfrec7_op_subnorm", "norm:vfrec7_op_output"]

  - names: [vfmin_op, vfmax_op]
    tags: ["norm:vfmin_vfmax_op"]

  - names: [vfsgnj_op, vfsgnjn_op, vfsgnjx_op]
    tags: ["norm:vfsgnj_vfsgnjn_vfsgnjx_op"]

  - names: [vmfeq_op, vmfne_op, vmflt_op, vmfle_op, vmfgt_op, vmfge_op]
    tags: ["norm:vmfeq_vmfne_vmflt_vmfle_vmfgt_vmfge_op"]

  - names: [vmfeq_vd_single_vreg, vmfne_vd_single_vreg, vmflt_vd_single_vreg, vmfle_vd_single_vreg, vmfgt_vd_single_vreg, vmfge_vd_single_vreg]
    tags: ["norm:vmfeq_vmfne_vmflt_vmfle_vmfgt_vmfge_vd_single_vreg"]

  - names: [vmfeq_vd_eq_v0, vmfne_vd_eq_v0, vmflt_vd_eq_v0, vmfle_vd_eq_v0, vmfgt_vd_eq_v0, vmfge_vd_eq_v0]
    tags: ["norm:vmfeq_vmfne_vmflt_vmfle_vmfgt_vmfge_vd_eq_v0"]

  - names: [vmfeq_tail_agnostic, vmfne_tail_agnostic, vmflt_tail_agnostic, vmfle_tail_agnostic, vmfgt_tail_agnostic, vmfge_tail_agnostic]
    tags: ["norm:vmfeq_vmfne_vmflt_vmfle_vmfgt_vmfge_tail_agnostic"]

  - names: [vmfeq_sNaN_invalid, vmfne_sNaN_invalid]
    tags: ["norm:vmfeq_vmfne_sNaN_invalid"]

  - names: [vmflt_sqNaN_invalid, vmfle_sqNaN_invalid, vmfgt_sqNaN_invalid, vmfge_sqNaN_invalid]
    tags: ["norm:vmflt_vmfle_vmfgt_vmfge_sqNaN_invalid"]

  - name: vmfne_vdval1_NaN
    tags: ["norm:vmfne_vdval1_NaN"]

  - names: [vmfeq_vdval0_NaN, vmflt_vdval0_NaN, vmfle_vdval0_NaN, vmfgt_vdval0_NaN, vmfge_vdval0_NaN]
    tags: ["norm:vmfeq_vmflt_vmfle_vmfgt_vmfge_vdval0_NaN"]

  - name: vfclass_op
    tags: ["norm:vfclass_op", "norm:vfclass_op_result"]

  - name: vfclass_SEWge16
    tags: ["norm:vfclass_SEWge16"]

  - name: vfmerge_op
    tags: ["norm:vfmerge_op", "norm:vfmerge_op_mask"]

  - name: vfmerge_all_elem
    tags: ["norm:vfmerge_all_elem"]

  - name: vfmv_op
    tags: ["norm:vfmv_op"]

  - name: vfmv_vs2_nv0_rsv
    tags: ["norm:vfmv_vs2_nv0_rsv"]

  - name: vfcvt_op
    tags: ["norm:vfcvt_op", "norm:vfcvt_op_exceptions", "norm:vfcvt_op_frm"]

  - name: vfwcvt_op
    tags: ["norm:vfwcvt_op"]

  - name: vfwcvt_vreg_constr
    tags: ["norm:vfwcvt_vreg_constr"]

  - name: vfncvt_op
    tags: ["norm:vfncvt_op"]

  - name: vfncvt_vreg_constr
    tags: ["norm:vfncvt_vreg_constr"]

  - name: vreduction_scalar
    tags: ["norm:vreduction_scalar_def", "norm:vreduction_scalar_disregard_LMUL", "norm:vreduction_scalar_disregard_maskval"]

  - name: vreduction_vd_overlap_vs
    tags: ["norm:vreduction_vd_overlap_vs"]

  - name: vreduction_tail_agnostic
    tags: ["norm:vreduction_tail_policy"]

  - name: vreduction_vl_0
    tags: ["norm:vreduction_vl_0"]

  - name: vreduction_trap
    tags: ["norm:vreduction_trap"]

  - name: vreduction_vstart_n0_ill
    tags: ["norm:vreduction_vstart_n0_ill"]

  - names: [vredsum_op, vredmaxu_op, vredmax_op, vredminu_op, vredmin_op, vredand_op, vredor_op, vredxor_op]
    tags: ["norm:vredsum_vredmaxu_vredmax_vredminu_vredmin_vredand_vredor_vredxor_op"]

  - names: [vredsum_overflow, vredmaxu_overflow, vredmax_overflow, vredminu_overflow, vredmin_overflow, vredand_overflow, vredor_overflow, vredxor_overflow]
    tags: ["norm:vredsum_vredmaxu_vredmax_vredminu_vredmin_vredand_vredor_vredxor_overflow"]

  - name: vwredsumu_op
    tags: ["norm:vwredsumu_op", "norm:vwredsumu_vwredsum_op_overflow"]

  - name: vwredsum_op
    tags: ["norm:vwredsum_op", "norm:vwredsumu_vwredsum_op_overflow"]

  - name: vfredosum_op
    tags: ["norm:vfredosum_op", "norm:vfredosum_op_exceptions", "norm:vfredosum_maskoff"]

  - name: vfredusum_op
    tags: ["norm:vfredusum_op"]

  - name: vfredusum_additive_impl
    tags: ["norm:vfredusum_additive_impl"]

  - name: vfredusum_redtree
    tags: ["norm:vfredusum_redtree"]

  - names: [vfredmin_op, vfredmax_op]
    tags: ["norm:vfredmin_vfredmax_op"]

  - name: vfwredosum_op
    tags: ["norm:vfwredosum_vfwredusum_op", "norm:vfwredosum_vfwredusum_op_reduction"]

  - name: vfwredusum_op
    tags: ["norm:vfwredosum_vfwredusum_op", "norm:vfwredosum_vfwredusum_op_reduction"]

  - name: vmask_maskreg
    tags: ["norm:vmask_maskreg_def"]

  - name: vmask_vd_overlap_vs
    tags: ["norm:vmask_vd_overlap_vs"]

  - name: vmask_vstart
    tags: ["norm:vmask_vstart"]

  - name: vmasklogical_unmasked
    tags: ["norm:vmasklogical_unmasked"]

  - name: vmasklogical_masked_rsv
    tags: ["norm:vmasklogical_masked_rsv"]

  - name: vmasklogical_tail_agnostic
    tags: ["norm:vmasklogical_tail_agnostic"]

  - names: [vmand_op, vmnand_op, vmandn_op, vmxor_op, vmor_op, vmnor_op, vmorn_op, vmxnor_op]
    tags: ["norm:vmand_vmnand_vmandn_vmxor_vmor_vmnor_vmorn_vmxnor_op"]

  - name: vcpop_vs_single_vreg
    tags: ["norm:vcpop_vs_single_vreg"]

  - name: vcpop_op
    tags: ["norm:vcpop_op", "norm:vcpop_op_mask"]

  - name: vcpop_vl0
    tags: ["norm:vcpop_vl0"]

  - name: vcpop_trap
    tags: ["norm:vcpop_trap"]

  - name: vcpop_vstart_n0_ill
    tags: ["norm:vcpop_vstart_n0_ill"]

  - name: vfirst_op
    tags: ["norm:vfirst_op"]

  - name: vfirst_vl0
    tags: ["norm:vfirst_vl0"]

  - name: vfirst_trap
    tags: ["norm:vfirst_trap"]

  - name: vfirst_vstart_n0_ill
    tags: ["norm:vfirst_vstart_n0_ill"]

  - name: vmsbf_op
    tags: ["norm:vmsbf_op"]

  - name: vmsbf_tail_agnostic
    tags: ["norm:vmsbf_tail_agnostic"]

  - name: vmsbf_trap
    tags: ["norm:vmsbf_trap"]

  - name: vmsbf_vstart_n0_ill
    tags: ["norm:vmsbf_vstart_n0_ill"]

  - name: vmsbf_vreg_constr
    tags: ["norm:vmsbf_vreg_constr"]

  - name: vmsif_op
    tags: ["norm:vmsif_op"]

  - name: vmsif_tail_agnostic
    tags: ["norm:vmsif_tail_agnostic"]

  - name: vmsif_trap
    tags: ["norm:vmsif_trap"]

  - name: vmsif_vstart_n0_ill
    tags: ["norm:vmsif_vstart_n0_ill"]

  - name: vmsif_vreg_constr
    tags: ["norm:vmsif_vreg_constr"]

  - name: vmsof_op
    tags: ["norm:vmsof_op"]

  - name: vmsof_tail_agnostic
    tags: ["norm:vmsof_tail_agnostic"]

  - name: vmsof_trap
    tags: ["norm:vmsof_trap"]

  - name: vmsof_vstart_n0_ill
    tags: ["norm:vmsof_vstart_n0_ill"]

  - name: vmsof_vreg_constr
    tags: ["norm:vmsof_vreg_constr"]

  - name: viota_op
    tags: ["norm:viota_op", "norm:viota_op_masked", "norm:viota_op_zext", "norm:viota_op_overflow"]

  - name: viota_trap
    tags: ["norm:viota_trap"]

  - name: viota_vstart_n0_ill
    tags: ["norm:viota_vstart_n0_ill"]

  - name: viota_vreg_constr
    tags: ["norm:viota_vreg_constr"]

  - name: vid_op
    tags: ["norm:vid_op", "norm:vid_op_mask", "norm:vid_op_zext", "norm:vid_op_overflow"]

  - name: vid_vs2_nv0_rsv
    tags: ["norm:vid_vs2_nv0_rsv"]

  - names: [vmv-x-s_ignoreLMUL, vmv-s-x_ignoreLMUL]
    tags: ["norm:vmv-x-s_vmv-s-x_ignoreLMUL"]

  - name: vmv-x-s_op
    tags: ["norm:vmv-x-s_op"]

  - names: [vmv-x-s_vstart_ge_vl, vmv-x-s_vl0]
    tags: ["norm:vmv-x-s_vstartgevl_vl0"]

  - name: vmv-s-x_op
    tags: ["norm:vmv-s-x_op"]

  - name: vmv-s-x_vstart_ge_vl
    tags: ["norm:vmv-s-x_vstart_ge_vl"]

  - names: [vmv-s-x_masked_rsv, vmv-x-s_masked_rsv]
    tags: ["norm:vmv-s-x_vmv-x-s_masked_rsv"]

  - names: [vfmv-f-s_ignoreLMUL, vfmv-s-f_ignoreLMUL]
    tags: ["norm:vfmv-f-s_vfmv-s-f_ignoreLMUL"]

  - name: vfmv-f-s_op
    tags: ["norm:vfmv-f-s_op"]

  - name: vfmv-s-f_op
    tags: ["norm:vfmv-s-f_op"]

  - name: vfmv-s-f_vstart_ge_vl
    tags: ["norm:vfmv-s-f_vstart_ge_vl"]

  - name: vfmv-s-f_masked_rsv
    tags: ["norm:vfmv-s-f_masked_rsv"]

  - names: [vslideup_vstart_ge_vl, vslidedown_vstart_ge_vl, vslide1up_vstart_ge_vl, vslide1down_vstart_ge_vl, vfslide1up_vstart_ge_vl, vfslide1down_vstart_ge_vl]
    tags: ["norm:vslide_vstart_ge_vl"]

  - names: [vslideup_mask, vslidedown_mask, vslide1up_mask, vslide1down_mask, vfslide1up_mask, vfslide1down_mask]
    tags: ["norm:vslide_mask"]

  - name: vslideup_op
    tags: ["norm:vslideup_op"]

  - name: vslideup_vreg_constr
    tags: ["norm:vslideup_vreg_constr"]

  - name: vslidedown_op
    tags: ["norm:vslidedown_op", "norm:vslidedown_op_src"]

  - name: vslide1up-vx_op
    tags: ["norm:vslide1up-vx_op", "norm:vslide1up-vx_op_rem_elem", "norm:vslide1up-vx_op_vl"]

  - name: vslide1up-vx_vreg_constr
    tags: ["norm:vslide1up-vx_vreg_constr"]

  - name: vslide1up-vf_op
    tags: ["norm:vslide1up-vf_op"]

  - name: vslide1down-vx_op
    tags: ["norm:vslide1down-vx_op", "norm:vslide1down-vx_op_vl", "norm:vslide1down-vx_op_details"]

  - name: vslide1down-vf_op
    tags: ["norm:vslide1down-vf_op"]

  - names: [vrgather_vs2_uint, vrgatherei16_vs2_uint]
    tags: ["norm:vrgather_vrgatherei16_vs2_uint"]

  - names: [vrgather_vs_ignore_vl, vrgatherei16_vs_ignore_vl]
    tags: ["norm:vrgather_vrgatherei16_vs_ignore_vl"]

  - names: [vrgather_vl, vrgatherei16_vl]
    tags: ["norm:vrgather_vrgatherei16_vl"]

  - names: [vrgather_tail, vrgatherei16_tail]
    tags: ["norm:vrgather_vrgatherei16_tail"]

  - names: [vrgather_mask, vrgatherei16_mask]
    tags: ["norm:vrgather_vrgatherei16_mask"]

  - name: vrgather-vv_sew_lmul
    tags: ["norm:vrgather-vv_sew_lmul"]

  - name: vrgatherei16-vv_sew_lmul
    tags: ["norm:vrgatherei16-vv_sew_lmul"]

  - names: [vrgather_id_ge_VLMAX, vrgatherei16_id_ge_VLMAX]
    tags: ["norm:vrgather_vrgatherei16_id_ge_VLMAX"]

  - names: [vrgather-vx_op, vrgather-vi_op]
    tags: ["norm:vrgather-vx_vrgather-vi_op"]

  - names: [vrgather_vreg_constr, vrgatherei16_vreg_constr]
    tags: ["norm:vrgather_vrgatherei16_vreg_constr"]

  - name: vcompress_op
    tags: ["norm:vcompress_op"]

  - name: vcompress_enc
    tags: ["norm:vcompress_enc"]

  - name: vcompress_masked_rsv
    tags: ["norm:vcompress_masked_rsv"]

  - name: vcompress_vreg_constr
    tags: ["norm:vcompress_vreg_constr"]

  - name: vcompress_trap
    tags: ["norm:vcompress_trap"]

  - name: vcompress_vstart_n0_ill
    tags: ["norm:vcompress_vstart_n0_ill"]

  - name: vmv-nr-r_op
    tags: ["norm:vmv-nr-r_op"]

  - name: vmv-nr-r_enc
    tags: ["norm:vmv-nr-r_enc"]

  - name: vmv-nr-r_nreg_rsv
    tags: ["norm:vmv-nr-r_nreg_rsv"]

  - name: vmv-nr-r_vreg_constr
    tags: ["norm:vmv-nr-r_vreg_constr"]

  - name: vmv-nr-r_unaligned_rsv
    tags: ["norm:vmv-nr-r_unaligned_rsv"]

  - names: [epc_op_V_trap, vstart_op_V_trap]
    tags: ["norm:epc_vstart_op_V_trap"]

  - name: Zve_XLEN
    tags: ["norm:Zve_XLEN"]

  - name: Zve32f_Zve64x_dependent_Zve32x
    tags: ["norm:Zve32f_Zve64x_dependent_Zve32x"]

  - name: Zve64f_dependent_Zve32f_Zve64x
    tags: ["norm:Zve64f_dependent_Zve32f_Zve64x"]

  - name: Zve64d_dependent_Zve64f
    tags: ["norm:Zve64d_dependent_Zve64f"]

  - name: Zve_precise_traps
    tags: ["norm:Zve_precise_traps"]

  - name: Zve_eew
    tags: ["norm:Zve_eew"]

  - name: Zve_nsupport_eew64_xlen32
    tags: ["norm:Zve_nsupport_eew64_xlen32"]

  - name: Zve64_eew64_nsupport_vmulh
    tags: ["norm:Zve64_eew64_nsupport_vmulh"]

  - name: Zve64_eew64_nsupport_vsmul
    tags: ["norm:Zve64_eew64_nsupport_vsmul"]

  - name: Zve32x_Zve64x_nsupport_freg
    tags: ["norm:Zve32x_Zve64x_nsupport_freg"]

  - name: Zve32x_dependent_Zicsr
    tags: ["norm:Zve32x_dependent_Zicsr"]

  - names: [Zve32f_dependent_F, Zve64f_dependent_F]
    tags: ["norm:Zve32f_Zve64f_dependent_F"]

  - name: misa-V_op
    tags: ["norm:misa-V_op"]

  - name: V_precise_traps
    tags: ["norm:V_precise_traps"]

  - name: V_dependent_Zvl128b_Zve64d
    tags: ["norm:V_dependent_Zvl128b_Zve64d"]

  - name: V_supported_eew
    tags: ["norm:V_supported_eew"]

  - name: V_instr
    tags: ["norm:V_instr_config", "norm:V_instr_ls_eew64_nsupported_xlen32", "norm:V_instr_int", "norm:V_instr_fixedpt", "norm:V_instr_red", "norm:V_instr_mask",
      "norm:V_instr_perm"]

  - name: V_dependent_F_D
    tags: ["norm:V_dependent_F_D"]

  - name: Zvfhmin_dependent_Zve32f
    tags: ["norm:Zvfhmin_dependent_Zve32f"]

  - name: Zvfh_instr
    tags: ["norm:Zvfh_instr", "norm:Zvfh_instr_cvt"]

  - name: Zvfh_eew16
    tags: ["norm:Zvfh_eew16"]

  - name: Zvfh_dependent_Zve32f_Zfhmin
    tags: ["norm:Zvfh_dependent_Zve32f_Zfhmin"]

  - name: egs_ge_vlmax_rsv
    tags: ["norm:egs_ge_vlmax_rsv"]

  - name: egs_vl_rsv
    tags: ["norm:egs_vl_rsv"]

  - name: egs_vl_avl
    tags: ["norm:egs_vl_avl"]

  - name: egs_sew_eew
    tags: ["norm:egs_sew_eew"]

  - name: egs_lmul_emul
    tags: ["norm:egs_lmul_emul"]

  - name: egs_egw
    tags: ["norm:egs_egw"]

  - name: vector_active_element
    tags: ["norm:vector_active_element"]

  - name: vector_ls_rvtso
    tags: ["norm:vector_ls_rvtso"]

  - name: vnclipu_vnclip_rounding
    tags: ["norm:vnclipu_vnclip_rounding"]

  - name: Vf_requrires_Vx
    tags: ["norm:Vf_requrires_Vx"]

  - name: instrgrp_vmask_disregard_vlmul
    tags: ["norm:instrgrp_vmask_disregard_vlmul"]

  - name: viota_restart
    tags: ["norm:viota_restart"]

  - name: vrgather-vv_op_vrgatherei16-vv_op
    tags: ["norm:vrgather-vv_op_vrgatherei16-vv_op"]
