read_verilog ../top.v
synth -top top
tee -o result.out  abc -lut 2 -liberty top.lib
 abc -lut 2 -liberty top.lib
