// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "12/31/2021 02:35:38"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mediKitVerilog (
	clock,
	btn0,
	btn1,
	btn2,
	btn3,
	btn4,
	btn5,
	btn6,
	key_row,
	buzz_out,
	LCD_RS,
	LCD_RW,
	LCD_EN,
	cat,
	col_green,
	col_red,
	key_column,
	LCD_data,
	led,
	row_control,
	seg);
input 	clock;
input 	btn0;
input 	btn1;
input 	btn2;
input 	btn3;
input 	btn4;
input 	btn5;
input 	btn6;
input 	[3:0] key_row;
output 	buzz_out;
output 	LCD_RS;
output 	LCD_RW;
output 	LCD_EN;
output 	[7:0] cat;
output 	[7:0] col_green;
output 	[7:0] col_red;
output 	[3:0] key_column;
output 	[7:0] LCD_data;
output 	[15:0] led;
output 	[7:0] row_control;
output 	[6:0] seg;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \clock~combout ;
wire \b2v_inst34|Add1~12_combout ;
wire \b2v_inst34|Add1~17_combout ;
wire \b2v_inst14|Add0~3_combout ;
wire \b2v_inst14|Equal0~0_combout ;
wire \b2v_inst14|Add0~2_combout ;
wire \b2v_inst14|cnt_b0[3]~4_combout ;
wire \b2v_inst14|Equal0~1_combout ;
wire \b2v_inst14|cnt_b0[0]~3_combout ;
wire \b2v_inst14|cur_state.0001_3053~combout ;
wire \b2v_inst34|Add1~2 ;
wire \b2v_inst34|Add1~2COUT1_40 ;
wire \b2v_inst34|Add1~30_combout ;
wire \b2v_inst34|Add1~35_combout ;
wire \b2v_inst23|tmp[0]~10_combout ;
wire \b2v_inst23|Add0~1_combout ;
wire \b2v_inst23|tmp[1]~9_combout ;
wire \b2v_inst23|Add0~3 ;
wire \b2v_inst23|Add0~3COUT1_42 ;
wire \b2v_inst23|Add0~16_combout ;
wire \b2v_inst23|Add0~18 ;
wire \b2v_inst23|Add0~18COUT1_43 ;
wire \b2v_inst23|Add0~21_combout ;
wire \b2v_inst23|Add0~23 ;
wire \b2v_inst23|Add0~23COUT1_44 ;
wire \b2v_inst23|Add0~11_combout ;
wire \b2v_inst23|Add0~13 ;
wire \b2v_inst23|Add0~13COUT1_45 ;
wire \b2v_inst23|Add0~26_combout ;
wire \b2v_inst23|Equal0~0_combout ;
wire \b2v_inst23|Add0~28 ;
wire \b2v_inst23|Add0~31_combout ;
wire \b2v_inst23|Add0~33 ;
wire \b2v_inst23|Add0~33COUT1_46 ;
wire \b2v_inst23|Add0~36_combout ;
wire \b2v_inst23|Equal0~1_combout ;
wire \b2v_inst23|Add0~38 ;
wire \b2v_inst23|Add0~38COUT1_47 ;
wire \b2v_inst23|Add0~6_combout ;
wire \b2v_inst23|tmp[8]~11_combout ;
wire \b2v_inst23|Equal0~2_combout ;
wire \b2v_inst23|clktmp~0_combout ;
wire \b2v_inst14|Selector13~0_combout ;
wire \b2v_inst14|cur_state.0110_2858~combout ;
wire \b2v_inst14|WideOr3~0_combout ;
wire \b2v_inst30|always5~0_combout ;
wire \b2v_inst34|sel60[5]~0_combout ;
wire \b2v_inst34|nums_temp~18_combout ;
wire \b2v_inst30|col_g[4]~0_combout ;
wire \b2v_inst34|always2~0_combout ;
wire \b2v_inst34|Add0~0_combout ;
wire \b2v_inst34|Selector1~0_combout ;
wire \b2v_inst34|Mux68~0_combout ;
wire \b2v_inst34|C.00011_5820~combout ;
wire \b2v_inst34|~QUARTUS_CREATED_GND~I_combout ;
wire \b2v_inst34|C.00100_5808~combout ;
wire \b2v_inst34|C.00110_5784~combout ;
wire \b2v_inst34|Selector12~0_combout ;
wire \b2v_inst34|C.00101_5796~combout ;
wire \b2v_inst34|WideOr8~0_combout ;
wire \b2v_inst34|nums_temp[0]~10_combout ;
wire \b2v_inst34|WideOr23~3_combout ;
wire \b2v_inst34|WideOr23~9_combout ;
wire \b2v_inst34|nums_temp[5]~13_combout ;
wire \b2v_inst34|Selector7~0_combout ;
wire \b2v_inst34|C.01011_5724~combout ;
wire \b2v_inst34|C.01100_5712~combout ;
wire \b2v_inst34|C.10000_5664~combout ;
wire \b2v_inst34|WideOr20~1_combout ;
wire \b2v_inst34|Selector10~0_combout ;
wire \b2v_inst34|C.01111_5676~combout ;
wire \b2v_inst34|Selector14~0_combout ;
wire \b2v_inst34|C.01101_5700~combout ;
wire \b2v_inst34|Selector13~0_combout ;
wire \b2v_inst34|C.01001_5748~combout ;
wire \b2v_inst34|WideOr20~0_combout ;
wire \b2v_inst34|C.01010_5736~combout ;
wire \b2v_inst34|WideOr20~combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_30 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~10_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~9_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~2 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~2COUT1_31 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~12_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~11_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~3_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~2 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~2COUT1_32 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ;
wire \b2v_inst34|numb_temp[0]~10_combout ;
wire \b2v_inst34|numb_temp[0]~11_combout ;
wire \b2v_inst34|Selector11~0_combout ;
wire \b2v_inst34|C.00001_5844~combout ;
wire \b2v_inst34|C.00010_5832~combout ;
wire \b2v_inst34|WideOr9~0_combout ;
wire \b2v_inst34|C.01000_5760~combout ;
wire \b2v_inst34|C.01110_5688~combout ;
wire \b2v_inst34|numb_temp[1]~0_combout ;
wire \b2v_inst34|Selector4~0_combout ;
wire \b2v_inst34|C.00111_5772~combout ;
wire \b2v_inst34|WideOr2~0_combout ;
wire \b2v_inst34|WideOr9~combout ;
wire \b2v_inst34|Mux66~0_combout ;
wire \b2v_inst34|numb_temp[0]~3_combout ;
wire \b2v_inst34|Decoder2~5_combout ;
wire \b2v_inst34|Decoder2~45_combout ;
wire \b2v_inst34|Decoder2~40_combout ;
wire \b2v_inst34|Decoder2~42_combout ;
wire \b2v_inst34|Decoder2~44_combout ;
wire \b2v_inst34|Decoder2~46_combout ;
wire \b2v_inst34|Decoder2~47_combout ;
wire \b2v_inst34|Decoder2~38_combout ;
wire \b2v_inst34|Decoder2~36_combout ;
wire \b2v_inst34|Decoder2~39_combout ;
wire \b2v_inst34|WideOr26~combout ;
wire \b2v_inst34|nums_temp[2]~12_combout ;
wire \b2v_inst14|always6~1_combout ;
wire \b2v_inst34|WideOr2~1_combout ;
wire \b2v_inst34|numb_temp[2]~12_combout ;
wire \b2v_inst34|numb_temp[2]~13_combout ;
wire \b2v_inst34|numb_temp~5_combout ;
wire \b2v_inst34|numb_temp[6]~14_combout ;
wire \b2v_inst34|numb_temp[6]~15_combout ;
wire \b2v_inst34|WideOr7~0_combout ;
wire \b2v_inst34|Decoder2~37_combout ;
wire \b2v_inst34|Decoder2~31_combout ;
wire \b2v_inst34|Decoder2~43_combout ;
wire \b2v_inst34|WideOr28~0_combout ;
wire \b2v_inst34|nums_temp[1]~15_combout ;
wire \b2v_inst34|nums_temp~16_combout ;
wire \b2v_inst34|nums_temp[6]~17_combout ;
wire \b2v_inst14|always6~2_combout ;
wire \b2v_inst34|Mux11~0_combout ;
wire \b2v_inst34|numb_temp[4]~7_combout ;
wire \b2v_inst34|numb_temp[5]~8_combout ;
wire \b2v_inst34|Mux10~0_combout ;
wire \b2v_inst34|numb_temp[5]~9_combout ;
wire \b2v_inst34|numb_temp[1]~1_combout ;
wire \b2v_inst34|numb_temp[1]~2_combout ;
wire \b2v_inst34|numb_temp[3]~4_combout ;
wire \b2v_inst34|numb_temp[3]~6_combout ;
wire \b2v_inst14|always6~0_combout ;
wire \b2v_inst14|always6~3_combout ;
wire \b2v_inst14|Selector7~0_combout ;
wire \b2v_inst14|Selector7~1_combout ;
wire \b2v_inst14|Selector7~2_combout ;
wire \b2v_inst14|cur_state.0000_3092~combout ;
wire \b2v_inst14|Selector122~0_combout ;
wire \b2v_inst14|Selector12~0_combout ;
wire \b2v_inst14|Selector12~1_combout ;
wire \b2v_inst14|cur_state.0101_2897~combout ;
wire \b2v_inst14|WideOr5~0_combout ;
wire \b2v_inst34|Equal3~0_combout ;
wire \b2v_inst34|Add1~14 ;
wire \b2v_inst34|Add1~14COUT1_37 ;
wire \b2v_inst34|Add1~20COUT1_38 ;
wire \b2v_inst34|Add1~26COUT1_39 ;
wire \b2v_inst34|Add1~8 ;
wire \b2v_inst34|Add1~0_combout ;
wire \b2v_inst34|Add1~5_combout ;
wire \b2v_inst34|Equal14~0_combout ;
wire \b2v_inst34|Equal14~1_combout ;
wire \b2v_inst34|Add1~18_combout ;
wire \b2v_inst34|Add1~23_combout ;
wire \b2v_inst34|Add1~20 ;
wire \b2v_inst34|Add1~24_combout ;
wire \b2v_inst34|Add1~29_combout ;
wire \b2v_inst34|Add1~26 ;
wire \b2v_inst34|Add1~6_combout ;
wire \b2v_inst34|Add1~11_combout ;
wire \b2v_inst34|Decoder2~41_combout ;
wire \b2v_inst34|Decoder2~34_combout ;
wire \b2v_inst34|WideOr21~12_combout ;
wire \b2v_inst34|Decoder2~35_combout ;
wire \b2v_inst34|WideOr21~11_combout ;
wire \b2v_inst34|WideOr2~combout ;
wire \b2v_inst34|nums_temp[0]~11_combout ;
wire \b2v_inst34|nums_temp[4]~14_combout ;
wire \b2v_inst14|always6~6_combout ;
wire \b2v_inst14|always6~5_combout ;
wire \b2v_inst14|always6~4_combout ;
wire \b2v_inst14|always6~7_combout ;
wire \b2v_inst14|Selector14~0_combout ;
wire \b2v_inst14|cur_state.0111_2819~combout ;
wire \b2v_inst31|always2~4_combout ;
wire \b2v_inst31|buzz_out~0_combout ;
wire \b2v_inst35|xhdl0.cnt[3]~8_combout ;
wire \b2v_inst35|xhdl0.cnt[0]~6_combout ;
wire \b2v_inst35|Add0~7_combout ;
wire \b2v_inst35|Mux2~16_combout ;
wire \b2v_inst35|Add0~9 ;
wire \b2v_inst35|Add0~9COUT1_28 ;
wire \b2v_inst35|Add0~12_combout ;
wire \b2v_inst35|Add0~14 ;
wire \b2v_inst35|Add0~14COUT1_29 ;
wire \b2v_inst35|Add0~24 ;
wire \b2v_inst35|Add0~24COUT1_30 ;
wire \b2v_inst35|Add0~17_combout ;
wire \b2v_inst35|xhdl0.cnt[4]~7_combout ;
wire \b2v_inst35|Add0~19 ;
wire \b2v_inst35|Add0~19COUT1_31 ;
wire \b2v_inst35|Add0~2_combout ;
wire \b2v_inst35|xhdl0.cnt[5]~5_combout ;
wire \b2v_inst35|Equal0~0_combout ;
wire \b2v_inst35|Equal0~1_combout ;
wire \b2v_inst35|Add0~22_combout ;
wire \b2v_inst35|xhdl0.cnt[2]~9_combout ;
wire \b2v_inst35|WideOr2~8_combout ;
wire \b2v_inst35|WideOr2~9_combout ;
wire \b2v_inst35|WideOr0~11_combout ;
wire \b2v_inst35|WideOr0~23_combout ;
wire \b2v_inst35|LCD_RS~combout ;
wire \b2v_inst34|always3~4_combout ;
wire \b2v_inst34|p2.count.010_5442~combout ;
wire \b2v_inst34|p2.count.011_5435~combout ;
wire \b2v_inst34|p2.count.100_5428~combout ;
wire \b2v_inst34|p2.count.101_5421~combout ;
wire \b2v_inst34|p2.count.110_5414~combout ;
wire \b2v_inst34|p2.count.111_5407~combout ;
wire \b2v_inst34|p2.count.000_5456~combout ;
wire \b2v_inst34|p2.count.001_5449~combout ;
wire \b2v_inst34|cat[0]~0_combout ;
wire \b2v_inst34|cat[1]~1_combout ;
wire \b2v_inst34|cat[2]~2_combout ;
wire \b2v_inst34|cat[3]~3_combout ;
wire \b2v_inst34|cat[4]~4_combout ;
wire \b2v_inst34|cat[5]~5_combout ;
wire \b2v_inst34|cat[6]~6_combout ;
wire \b2v_inst34|cat[7]~7_combout ;
wire \b2v_inst30|col_r[7]~1_combout ;
wire \b2v_inst30|Add0~3_combout ;
wire \b2v_inst30|Add0~4_combout ;
wire \b2v_inst30|col_r~0_combout ;
wire \b2v_inst35|Mux0~39_combout ;
wire \b2v_inst35|Mux0~40_combout ;
wire \b2v_inst35|Mux0~38_combout ;
wire \b2v_inst35|Mux1~13_combout ;
wire \b2v_inst35|Mux1~22_combout ;
wire \b2v_inst35|Mux1~23_combout ;
wire \b2v_inst35|Mux1~21_combout ;
wire \b2v_inst35|Mux2~3_combout ;
wire \b2v_inst35|Mux2~18_combout ;
wire \b2v_inst35|Mux2~12_combout ;
wire \b2v_inst35|Mux2~13_combout ;
wire \b2v_inst35|Mux2~19_combout ;
wire \b2v_inst35|Mux4~13_combout ;
wire \b2v_inst35|Mux4~11_combout ;
wire \b2v_inst35|Mux1~20_combout ;
wire \b2v_inst35|Mux2~17_combout ;
wire \b2v_inst35|Mux3~3_combout ;
wire \b2v_inst35|Mux3~4_combout ;
wire \b2v_inst35|Mux3~8_combout ;
wire \b2v_inst35|Mux3~7_combout ;
wire \b2v_inst35|Mux4~7_combout ;
wire \b2v_inst35|Mux4~14_combout ;
wire \b2v_inst35|Mux4~12_combout ;
wire \b2v_inst35|Mux5~10_combout ;
wire \b2v_inst35|Mux5~8_combout ;
wire \b2v_inst35|Mux5~9_combout ;
wire \b2v_inst35|Mux6~2_combout ;
wire \b2v_inst35|Mux6~3_combout ;
wire \b2v_inst35|Mux7~16_combout ;
wire \b2v_inst35|Mux7~17_combout ;
wire \b2v_inst35|Mux7~14_combout ;
wire \b2v_inst35|Mux7~15_combout ;
wire \b2v_inst35|Mux7~13_combout ;
wire \b2v_inst30|Decoder1~0_combout ;
wire \b2v_inst30|Decoder1~2_combout ;
wire \b2v_inst30|Decoder1~4_combout ;
wire \b2v_inst30|Decoder1~6_combout ;
wire \b2v_inst34|seg[6]~0_combout ;
wire \b2v_inst34|WideOr32~0_combout ;
wire \b2v_inst34|seg_tempna[0]~0_combout ;
wire \b2v_inst14|Selector120~0_combout ;
wire \b2v_inst14|Selector119~0_combout ;
wire \b2v_inst14|Add7~0_combout ;
wire \b2v_inst14|Add7~5_combout ;
wire \b2v_inst14|Add7~2 ;
wire \b2v_inst14|Add7~2COUT1_31 ;
wire \b2v_inst14|Add7~6_combout ;
wire \b2v_inst14|Add7~11_combout ;
wire \b2v_inst14|Add7~8 ;
wire \b2v_inst14|Add7~8COUT1_32 ;
wire \b2v_inst14|Add7~12_combout ;
wire \b2v_inst14|Add7~17_combout ;
wire \b2v_inst14|Add7~14 ;
wire \b2v_inst14|Add7~14COUT1_33 ;
wire \b2v_inst14|Add7~18_combout ;
wire \b2v_inst14|Add7~23_combout ;
wire \b2v_inst14|Add7~20 ;
wire \b2v_inst14|Add7~20COUT1_34 ;
wire \b2v_inst14|Add7~24_combout ;
wire \b2v_inst14|Add7~29_combout ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \b2v_inst14|Selector120~1_combout ;
wire \b2v_inst14|Add6~0_combout ;
wire \b2v_inst14|Add6~5_combout ;
wire \b2v_inst14|Add6~2 ;
wire \b2v_inst14|Add6~2COUT1_31 ;
wire \b2v_inst14|Add6~6_combout ;
wire \b2v_inst14|Add6~11_combout ;
wire \b2v_inst14|Add6~8 ;
wire \b2v_inst14|Add6~8COUT1_32 ;
wire \b2v_inst14|Add6~12_combout ;
wire \b2v_inst14|Add6~17_combout ;
wire \b2v_inst14|Add6~14 ;
wire \b2v_inst14|Add6~14COUT1_33 ;
wire \b2v_inst14|Add6~18_combout ;
wire \b2v_inst14|Add6~23_combout ;
wire \b2v_inst14|Add6~20 ;
wire \b2v_inst14|Add6~20COUT1_34 ;
wire \b2v_inst14|Add6~24_combout ;
wire \b2v_inst14|Add6~29_combout ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Selector175~0_combout ;
wire \b2v_inst34|Selector184~0_combout ;
wire \b2v_inst34|Selector184~1_combout ;
wire \b2v_inst34|seg_temp8[0]~0_combout ;
wire \b2v_inst34|seg_temp8[0]~1_combout ;
wire \b2v_inst34|Mux63~0_combout ;
wire \b2v_inst34|Selector184~2_combout ;
wire \b2v_inst34|C.00000_5854~combout ;
wire \b2v_inst34|pre.00000_4364~combout ;
wire \b2v_inst34|always4~0_combout ;
wire \b2v_inst34|pre.00001_4356~combout ;
wire \b2v_inst34|pre.00010_4348~combout ;
wire \b2v_inst34|WideOr35~8_combout ;
wire \b2v_inst34|pre.00101_4324~combout ;
wire \b2v_inst34|pre.00110_4316~combout ;
wire \b2v_inst34|WideOr35~6_combout ;
wire \b2v_inst34|pre.01000_4300~combout ;
wire \b2v_inst34|pre.00111_4308~combout ;
wire \b2v_inst34|WideOr35~5_combout ;
wire \b2v_inst34|pre.00100_4332~combout ;
wire \b2v_inst34|pre.00011_4340~combout ;
wire \b2v_inst34|WideOr35~7_combout ;
wire \b2v_inst34|WideOr35~9_combout ;
wire \b2v_inst34|pre.01011_4276~combout ;
wire \b2v_inst34|pre.01100_4268~combout ;
wire \b2v_inst34|WideOr35~2_combout ;
wire \b2v_inst34|pre.01010_4284~combout ;
wire \b2v_inst34|pre.01001_4292~combout ;
wire \b2v_inst34|WideOr35~3_combout ;
wire \b2v_inst34|pre.01111_4244~combout ;
wire \b2v_inst34|pre.10000_4236~combout ;
wire \b2v_inst34|WideOr35~0_combout ;
wire \b2v_inst34|pre.01110_4252~combout ;
wire \b2v_inst34|pre.01101_4260~combout ;
wire \b2v_inst34|WideOr35~1_combout ;
wire \b2v_inst34|WideOr35~4_combout ;
wire \b2v_inst34|pre.10000~0_combout ;
wire \b2v_inst34|seg_temp6[0]~0_combout ;
wire \b2v_inst34|seg_temp4[0]~10_combout ;
wire \b2v_inst34|Equal3~1_combout ;
wire \b2v_inst34|seg_temp2[0]~0_combout ;
wire \b2v_inst34|Selector178~3_combout ;
wire \b2v_inst34|Selector178~4_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~1_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~2_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~5_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6_combout ;
wire \b2v_inst34|seg_tempnb[0]~1_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~5_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~2_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~1_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6_combout ;
wire \b2v_inst34|seg_tempnb[0]~0_combout ;
wire \b2v_inst34|seg_tempnb[0]~2_combout ;
wire \b2v_inst34|Mux21~0_combout ;
wire \b2v_inst34|Mux49~0_combout ;
wire \b2v_inst34|Selector42~0_combout ;
wire \b2v_inst34|seg_temp7[0]~0_combout ;
wire \b2v_inst34|seg_temp1[0]~0_combout ;
wire \b2v_inst34|seg_temp3[0]~0_combout ;
wire \b2v_inst34|seg_temp5[0]~0_combout ;
wire \b2v_inst34|Selector178~0_combout ;
wire \b2v_inst34|Selector178~1_combout ;
wire \b2v_inst34|Selector178~2_combout ;
wire \b2v_inst34|Selector178~5_combout ;
wire \b2v_inst34|Mux14~0_combout ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~6_combout ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~7_combout ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_29 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Selector47~0_combout ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~6_combout ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~7_combout ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_29 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Selector48~0_combout ;
wire \b2v_inst34|Selector48~1_combout ;
wire \b2v_inst34|Mux20~0_combout ;
wire \b2v_inst34|Mux52~0_combout ;
wire \b2v_inst34|Selector41~0_combout ;
wire \b2v_inst34|Selector41~1_combout ;
wire \b2v_inst34|Selector179~0_combout ;
wire \b2v_inst34|Selector179~3_combout ;
wire \b2v_inst34|seg_temp3[1]~1_combout ;
wire \b2v_inst34|seg_temp4[1]~4_combout ;
wire \b2v_inst34|Selector179~1_combout ;
wire \b2v_inst34|Selector179~2_combout ;
wire \b2v_inst34|Selector179~4_combout ;
wire \b2v_inst34|Selector47~1_combout ;
wire \b2v_inst34|Mux13~0_combout ;
wire \b2v_inst34|seg_temp4[2]~5_combout ;
wire \b2v_inst34|Selector180~3_combout ;
wire \b2v_inst34|Selector180~4_combout ;
wire \b2v_inst34|Selector40~1_combout ;
wire \b2v_inst34|Selector40~0_combout ;
wire \b2v_inst34|Selector40~2_combout ;
wire \b2v_inst34|seg_temp3[2]~2_combout ;
wire \b2v_inst34|Selector180~0_combout ;
wire \b2v_inst34|Selector180~1_combout ;
wire \b2v_inst34|Selector180~2_combout ;
wire \b2v_inst34|Selector180~5_combout ;
wire \b2v_inst34|Mux12~0_combout ;
wire \b2v_inst34|seg_temp4[3]~6_combout ;
wire \b2v_inst34|Selector181~3_combout ;
wire \b2v_inst34|Selector181~4_combout ;
wire \b2v_inst34|seg_temp3[3]~3_combout ;
wire \b2v_inst34|Selector181~0_combout ;
wire \b2v_inst34|Selector181~1_combout ;
wire \b2v_inst34|Selector46~0_combout ;
wire \b2v_inst34|Selector46~1_combout ;
wire \b2v_inst34|Mux18~0_combout ;
wire \b2v_inst34|Mux56~0_combout ;
wire \b2v_inst34|Selector39~0_combout ;
wire \b2v_inst34|Selector39~1_combout ;
wire \b2v_inst34|Selector181~2_combout ;
wire \b2v_inst34|Selector181~5_combout ;
wire \b2v_inst34|Selector45~0_combout ;
wire \b2v_inst34|Selector45~1_combout ;
wire \b2v_inst34|Selector38~1_combout ;
wire \b2v_inst34|Selector38~0_combout ;
wire \b2v_inst34|Selector38~2_combout ;
wire \b2v_inst34|seg_temp3[4]~4_combout ;
wire \b2v_inst34|Selector182~0_combout ;
wire \b2v_inst34|Selector182~1_combout ;
wire \b2v_inst34|Selector182~2_combout ;
wire \b2v_inst34|seg_temp4[4]~7_combout ;
wire \b2v_inst34|Selector182~3_combout ;
wire \b2v_inst34|Selector182~4_combout ;
wire \b2v_inst34|Selector182~5_combout ;
wire \b2v_inst34|Selector37~1_combout ;
wire \b2v_inst34|Selector37~0_combout ;
wire \b2v_inst34|Selector37~2_combout ;
wire \b2v_inst34|Selector183~0_combout ;
wire \b2v_inst34|Selector183~3_combout ;
wire \b2v_inst34|seg_temp3[5]~5_combout ;
wire \b2v_inst34|seg_temp4[5]~8_combout ;
wire \b2v_inst34|Selector183~1_combout ;
wire \b2v_inst34|Selector183~2_combout ;
wire \b2v_inst34|Selector183~4_combout ;
wire \b2v_inst34|seg_temp4[6]~9_combout ;
wire \b2v_inst34|Selector184~4_combout ;
wire \b2v_inst34|Mux9~0_combout ;
wire \b2v_inst34|Selector184~5_combout ;
wire \b2v_inst34|Mux62~0_combout ;
wire \b2v_inst34|Selector36~0_combout ;
wire \b2v_inst34|Mux15~0_combout ;
wire \b2v_inst34|Selector36~1_combout ;
wire \b2v_inst34|Selector184~3_combout ;
wire \b2v_inst34|Selector184~6_combout ;
wire [3:0] \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [6:0] \b2v_inst34|numb_temp ;
wire [7:0] \b2v_inst30|col_r ;
wire [3:0] \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [6:0] \b2v_inst34|seg_temp8 ;
wire [3:0] \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [4:0] \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [4:0] \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [4:0] \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [4:0] \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella ;
wire [6:0] \b2v_inst34|seg_temp2 ;
wire [3:0] \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [6:0] \b2v_inst34|nums_temp ;
wire [3:0] \key_row~combout ;
wire [3:0] \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [7:0] \b2v_inst30|col_g ;
wire [7:0] \b2v_inst35|lcd_data ;
wire [6:0] \b2v_inst34|seg ;
wire [6:0] \b2v_inst34|seg_tempna ;
wire [6:0] \b2v_inst34|seg_temp7 ;
wire [4:0] \b2v_inst14|cnt_u2 ;
wire [6:0] \b2v_inst34|seg_temp5 ;
wire [6:0] \b2v_inst34|seg_temp1 ;
wire [6:0] \b2v_inst34|seg_tempnb ;
wire [6:0] \b2v_inst34|seg_temp6 ;
wire [5:0] \b2v_inst34|sel60 ;
wire [4:0] \b2v_inst14|cnt_u1 ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clock~combout ),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \b2v_inst34|Add1~12 (
// Equation(s):
// \b2v_inst34|Add1~12_combout  = ((!\b2v_inst34|sel60 [0]))
// \b2v_inst34|Add1~14  = CARRY(((\b2v_inst34|sel60 [0])))
// \b2v_inst34|Add1~14COUT1_37  = CARRY(((\b2v_inst34|sel60 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel60 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~12_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Add1~14 ),
	.cout1(\b2v_inst34|Add1~14COUT1_37 ));
// synopsys translate_off
defparam \b2v_inst34|Add1~12 .lut_mask = "33cc";
defparam \b2v_inst34|Add1~12 .operation_mode = "arithmetic";
defparam \b2v_inst34|Add1~12 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~12 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~12 .sum_lutc_input = "datac";
defparam \b2v_inst34|Add1~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \b2v_inst34|Add1~17 (
// Equation(s):
// \b2v_inst34|Add1~17_combout  = (\b2v_inst34|Add1~12_combout  & (((\b2v_inst34|Equal14~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Add1~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst34|Equal14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add1~17 .lut_mask = "aa00";
defparam \b2v_inst34|Add1~17 .operation_mode = "normal";
defparam \b2v_inst34|Add1~17 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|Add1~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \b2v_inst14|Add0~3 (
// Equation(s):
// \b2v_inst14|Add0~3_combout  = (\b2v_inst14|cnt_b0[0]~3_combout  $ (((\b2v_inst14|Add0~3_combout  & !\b2v_inst14|Equal0~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Add0~3_combout ),
	.datac(\b2v_inst14|Equal0~1_combout ),
	.datad(\b2v_inst14|cnt_b0[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add0~3 .lut_mask = "f30c";
defparam \b2v_inst14|Add0~3 .operation_mode = "normal";
defparam \b2v_inst14|Add0~3 .output_mode = "comb_only";
defparam \b2v_inst14|Add0~3 .register_cascade_mode = "off";
defparam \b2v_inst14|Add0~3 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \b2v_inst14|Equal0~0 (
// Equation(s):
// \b2v_inst14|Equal0~0_combout  = ((\b2v_inst14|Add0~3_combout  & (!\b2v_inst14|Equal0~1_combout  & \b2v_inst14|cnt_b0[0]~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Add0~3_combout ),
	.datac(\b2v_inst14|Equal0~1_combout ),
	.datad(\b2v_inst14|cnt_b0[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Equal0~0 .lut_mask = "0c00";
defparam \b2v_inst14|Equal0~0 .operation_mode = "normal";
defparam \b2v_inst14|Equal0~0 .output_mode = "comb_only";
defparam \b2v_inst14|Equal0~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Equal0~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \b2v_inst14|Add0~2 (
// Equation(s):
// \b2v_inst14|Add0~2_combout  = (!\b2v_inst14|Equal0~1_combout  & (\b2v_inst14|Add0~2_combout  $ (((\b2v_inst14|Add0~3_combout  & \b2v_inst14|cnt_b0[0]~3_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst14|Add0~2_combout ),
	.datab(\b2v_inst14|Add0~3_combout ),
	.datac(\b2v_inst14|Equal0~1_combout ),
	.datad(\b2v_inst14|cnt_b0[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add0~2 .lut_mask = "060a";
defparam \b2v_inst14|Add0~2 .operation_mode = "normal";
defparam \b2v_inst14|Add0~2 .output_mode = "comb_only";
defparam \b2v_inst14|Add0~2 .register_cascade_mode = "off";
defparam \b2v_inst14|Add0~2 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \b2v_inst14|cnt_b0[3]~4 (
// Equation(s):
// \b2v_inst14|cnt_b0[3]~4_combout  = (!\b2v_inst14|Equal0~1_combout  & (\b2v_inst14|cnt_b0[3]~4_combout  $ (((\b2v_inst14|Equal0~0_combout  & \b2v_inst14|Add0~2_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_b0[3]~4_combout ),
	.datab(\b2v_inst14|Equal0~0_combout ),
	.datac(\b2v_inst14|Equal0~1_combout ),
	.datad(\b2v_inst14|Add0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_b0[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_b0[3]~4 .lut_mask = "060a";
defparam \b2v_inst14|cnt_b0[3]~4 .operation_mode = "normal";
defparam \b2v_inst14|cnt_b0[3]~4 .output_mode = "comb_only";
defparam \b2v_inst14|cnt_b0[3]~4 .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_b0[3]~4 .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_b0[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \b2v_inst14|Equal0~1 (
// Equation(s):
// \b2v_inst14|Equal0~1_combout  = (!\b2v_inst14|Equal0~1_combout  & (\b2v_inst14|Equal0~0_combout  & (\b2v_inst14|cnt_b0[3]~4_combout  & \b2v_inst14|Add0~2_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|Equal0~1_combout ),
	.datab(\b2v_inst14|Equal0~0_combout ),
	.datac(\b2v_inst14|cnt_b0[3]~4_combout ),
	.datad(\b2v_inst14|Add0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Equal0~1 .lut_mask = "4000";
defparam \b2v_inst14|Equal0~1 .operation_mode = "normal";
defparam \b2v_inst14|Equal0~1 .output_mode = "comb_only";
defparam \b2v_inst14|Equal0~1 .register_cascade_mode = "off";
defparam \b2v_inst14|Equal0~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \b2v_inst14|cnt_b0[0]~3 (
// Equation(s):
// \b2v_inst14|cnt_b0[0]~3_combout  = (((!\b2v_inst14|Equal0~1_combout  & !\b2v_inst14|cnt_b0[0]~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|Equal0~1_combout ),
	.datad(\b2v_inst14|cnt_b0[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_b0[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_b0[0]~3 .lut_mask = "000f";
defparam \b2v_inst14|cnt_b0[0]~3 .operation_mode = "normal";
defparam \b2v_inst14|cnt_b0[0]~3 .output_mode = "comb_only";
defparam \b2v_inst14|cnt_b0[0]~3 .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_b0[0]~3 .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_b0[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \b2v_inst14|cur_state.0001_3053 (
// Equation(s):
// \b2v_inst14|cur_state.0001_3053~combout  = ((\b2v_inst14|Selector122~0_combout  & (\b2v_inst14|cur_state.0001_3053~combout )) # (!\b2v_inst14|Selector122~0_combout  & ((\b2v_inst14|cur_state.0000_3092~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0001_3053~combout ),
	.datac(\b2v_inst14|cur_state.0000_3092~combout ),
	.datad(\b2v_inst14|Selector122~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.0001_3053~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.0001_3053 .lut_mask = "ccf0";
defparam \b2v_inst14|cur_state.0001_3053 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.0001_3053 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.0001_3053 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.0001_3053 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.0001_3053 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \b2v_inst34|Add1~0 (
// Equation(s):
// \b2v_inst34|Add1~0_combout  = \b2v_inst34|sel60 [4] $ ((((!\b2v_inst34|Add1~8 ))))
// \b2v_inst34|Add1~2  = CARRY((\b2v_inst34|sel60 [4] & ((!\b2v_inst34|Add1~8 ))))
// \b2v_inst34|Add1~2COUT1_40  = CARRY((\b2v_inst34|sel60 [4] & ((!\b2v_inst34|Add1~8 ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst34|Add1~8 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Add1~2 ),
	.cout1(\b2v_inst34|Add1~2COUT1_40 ));
// synopsys translate_off
defparam \b2v_inst34|Add1~0 .cin_used = "true";
defparam \b2v_inst34|Add1~0 .lut_mask = "a50a";
defparam \b2v_inst34|Add1~0 .operation_mode = "arithmetic";
defparam \b2v_inst34|Add1~0 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \b2v_inst34|Add1~30 (
// Equation(s):
// \b2v_inst34|Add1~30_combout  = \b2v_inst34|sel60 [5] $ (((((!\b2v_inst34|Add1~8  & \b2v_inst34|Add1~2 ) # (\b2v_inst34|Add1~8  & \b2v_inst34|Add1~2COUT1_40 )))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst34|Add1~8 ),
	.cin0(\b2v_inst34|Add1~2 ),
	.cin1(\b2v_inst34|Add1~2COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add1~30 .cin0_used = "true";
defparam \b2v_inst34|Add1~30 .cin1_used = "true";
defparam \b2v_inst34|Add1~30 .cin_used = "true";
defparam \b2v_inst34|Add1~30 .lut_mask = "5a5a";
defparam \b2v_inst34|Add1~30 .operation_mode = "normal";
defparam \b2v_inst34|Add1~30 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~30 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~30 .sum_lutc_input = "cin";
defparam \b2v_inst34|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \b2v_inst34|Add1~35 (
// Equation(s):
// \b2v_inst34|Add1~35_combout  = (((\b2v_inst34|Add1~30_combout  & \b2v_inst34|Equal14~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Add1~30_combout ),
	.datad(\b2v_inst34|Equal14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add1~35 .lut_mask = "f000";
defparam \b2v_inst34|Add1~35 .operation_mode = "normal";
defparam \b2v_inst34|Add1~35 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~35 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~35 .sum_lutc_input = "datac";
defparam \b2v_inst34|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N2
maxii_lcell \b2v_inst23|tmp[0]~10 (
// Equation(s):
// \b2v_inst23|tmp[0]~10_combout  = ((!\b2v_inst23|tmp[0]~10_combout  & ((!\b2v_inst23|Equal0~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst23|tmp[0]~10_combout ),
	.datac(vcc),
	.datad(\b2v_inst23|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|tmp[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|tmp[0]~10 .lut_mask = "0033";
defparam \b2v_inst23|tmp[0]~10 .operation_mode = "normal";
defparam \b2v_inst23|tmp[0]~10 .output_mode = "comb_only";
defparam \b2v_inst23|tmp[0]~10 .register_cascade_mode = "off";
defparam \b2v_inst23|tmp[0]~10 .sum_lutc_input = "datac";
defparam \b2v_inst23|tmp[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N0
maxii_lcell \b2v_inst23|Add0~1 (
// Equation(s):
// \b2v_inst23|Add0~1_combout  = \b2v_inst23|tmp[1]~9_combout  $ ((\b2v_inst23|tmp[0]~10_combout ))
// \b2v_inst23|Add0~3  = CARRY((\b2v_inst23|tmp[1]~9_combout  & (\b2v_inst23|tmp[0]~10_combout )))
// \b2v_inst23|Add0~3COUT1_42  = CARRY((\b2v_inst23|tmp[1]~9_combout  & (\b2v_inst23|tmp[0]~10_combout )))

	.clk(gnd),
	.dataa(\b2v_inst23|tmp[1]~9_combout ),
	.datab(\b2v_inst23|tmp[0]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst23|Add0~3 ),
	.cout1(\b2v_inst23|Add0~3COUT1_42 ));
// synopsys translate_off
defparam \b2v_inst23|Add0~1 .lut_mask = "6688";
defparam \b2v_inst23|Add0~1 .operation_mode = "arithmetic";
defparam \b2v_inst23|Add0~1 .output_mode = "comb_only";
defparam \b2v_inst23|Add0~1 .register_cascade_mode = "off";
defparam \b2v_inst23|Add0~1 .sum_lutc_input = "datac";
defparam \b2v_inst23|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N3
maxii_lcell \b2v_inst23|tmp[1]~9 (
// Equation(s):
// \b2v_inst23|tmp[1]~9_combout  = (((\b2v_inst23|Add0~1_combout  & !\b2v_inst23|Equal0~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst23|Add0~1_combout ),
	.datad(\b2v_inst23|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|tmp[1]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|tmp[1]~9 .lut_mask = "00f0";
defparam \b2v_inst23|tmp[1]~9 .operation_mode = "normal";
defparam \b2v_inst23|tmp[1]~9 .output_mode = "comb_only";
defparam \b2v_inst23|tmp[1]~9 .register_cascade_mode = "off";
defparam \b2v_inst23|tmp[1]~9 .sum_lutc_input = "datac";
defparam \b2v_inst23|tmp[1]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N1
maxii_lcell \b2v_inst23|Add0~16 (
// Equation(s):
// \b2v_inst23|Add0~16_combout  = \b2v_inst23|Add0~3  $ (((!\b2v_inst23|Equal0~2_combout  & (\b2v_inst23|Add0~16_combout ))))
// \b2v_inst23|Add0~18  = CARRY((\b2v_inst23|Equal0~2_combout ) # ((!\b2v_inst23|Add0~3 ) # (!\b2v_inst23|Add0~16_combout )))
// \b2v_inst23|Add0~18COUT1_43  = CARRY((\b2v_inst23|Equal0~2_combout ) # ((!\b2v_inst23|Add0~3COUT1_42 ) # (!\b2v_inst23|Add0~16_combout )))

	.clk(gnd),
	.dataa(\b2v_inst23|Equal0~2_combout ),
	.datab(\b2v_inst23|Add0~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst23|Add0~3 ),
	.cin1(\b2v_inst23|Add0~3COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Add0~16_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst23|Add0~18 ),
	.cout1(\b2v_inst23|Add0~18COUT1_43 ));
// synopsys translate_off
defparam \b2v_inst23|Add0~16 .cin0_used = "true";
defparam \b2v_inst23|Add0~16 .cin1_used = "true";
defparam \b2v_inst23|Add0~16 .lut_mask = "b4bf";
defparam \b2v_inst23|Add0~16 .operation_mode = "arithmetic";
defparam \b2v_inst23|Add0~16 .output_mode = "comb_only";
defparam \b2v_inst23|Add0~16 .register_cascade_mode = "off";
defparam \b2v_inst23|Add0~16 .sum_lutc_input = "cin";
defparam \b2v_inst23|Add0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N2
maxii_lcell \b2v_inst23|Add0~21 (
// Equation(s):
// \b2v_inst23|Add0~21_combout  = \b2v_inst23|Add0~18  $ (((\b2v_inst23|Equal0~2_combout ) # ((!\b2v_inst23|Add0~21_combout ))))
// \b2v_inst23|Add0~23  = CARRY((!\b2v_inst23|Equal0~2_combout  & (\b2v_inst23|Add0~21_combout  & !\b2v_inst23|Add0~18 )))
// \b2v_inst23|Add0~23COUT1_44  = CARRY((!\b2v_inst23|Equal0~2_combout  & (\b2v_inst23|Add0~21_combout  & !\b2v_inst23|Add0~18COUT1_43 )))

	.clk(gnd),
	.dataa(\b2v_inst23|Equal0~2_combout ),
	.datab(\b2v_inst23|Add0~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst23|Add0~18 ),
	.cin1(\b2v_inst23|Add0~18COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Add0~21_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst23|Add0~23 ),
	.cout1(\b2v_inst23|Add0~23COUT1_44 ));
// synopsys translate_off
defparam \b2v_inst23|Add0~21 .cin0_used = "true";
defparam \b2v_inst23|Add0~21 .cin1_used = "true";
defparam \b2v_inst23|Add0~21 .lut_mask = "4b04";
defparam \b2v_inst23|Add0~21 .operation_mode = "arithmetic";
defparam \b2v_inst23|Add0~21 .output_mode = "comb_only";
defparam \b2v_inst23|Add0~21 .register_cascade_mode = "off";
defparam \b2v_inst23|Add0~21 .sum_lutc_input = "cin";
defparam \b2v_inst23|Add0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N3
maxii_lcell \b2v_inst23|Add0~11 (
// Equation(s):
// \b2v_inst23|Add0~11_combout  = \b2v_inst23|Add0~23  $ (((\b2v_inst23|Add0~11_combout  & (!\b2v_inst23|Equal0~2_combout ))))
// \b2v_inst23|Add0~13  = CARRY(((\b2v_inst23|Equal0~2_combout ) # (!\b2v_inst23|Add0~23 )) # (!\b2v_inst23|Add0~11_combout ))
// \b2v_inst23|Add0~13COUT1_45  = CARRY(((\b2v_inst23|Equal0~2_combout ) # (!\b2v_inst23|Add0~23COUT1_44 )) # (!\b2v_inst23|Add0~11_combout ))

	.clk(gnd),
	.dataa(\b2v_inst23|Add0~11_combout ),
	.datab(\b2v_inst23|Equal0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst23|Add0~23 ),
	.cin1(\b2v_inst23|Add0~23COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Add0~11_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst23|Add0~13 ),
	.cout1(\b2v_inst23|Add0~13COUT1_45 ));
// synopsys translate_off
defparam \b2v_inst23|Add0~11 .cin0_used = "true";
defparam \b2v_inst23|Add0~11 .cin1_used = "true";
defparam \b2v_inst23|Add0~11 .lut_mask = "d2df";
defparam \b2v_inst23|Add0~11 .operation_mode = "arithmetic";
defparam \b2v_inst23|Add0~11 .output_mode = "comb_only";
defparam \b2v_inst23|Add0~11 .register_cascade_mode = "off";
defparam \b2v_inst23|Add0~11 .sum_lutc_input = "cin";
defparam \b2v_inst23|Add0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N4
maxii_lcell \b2v_inst23|Add0~26 (
// Equation(s):
// \b2v_inst23|Add0~26_combout  = \b2v_inst23|Add0~13  $ ((((\b2v_inst23|Equal0~2_combout )) # (!\b2v_inst23|Add0~26_combout )))
// \b2v_inst23|Add0~28  = CARRY((\b2v_inst23|Add0~26_combout  & (!\b2v_inst23|Equal0~2_combout  & !\b2v_inst23|Add0~13COUT1_45 )))

	.clk(gnd),
	.dataa(\b2v_inst23|Add0~26_combout ),
	.datab(\b2v_inst23|Equal0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst23|Add0~13 ),
	.cin1(\b2v_inst23|Add0~13COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Add0~26_combout ),
	.regout(),
	.cout(\b2v_inst23|Add0~28 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|Add0~26 .cin0_used = "true";
defparam \b2v_inst23|Add0~26 .cin1_used = "true";
defparam \b2v_inst23|Add0~26 .lut_mask = "2d02";
defparam \b2v_inst23|Add0~26 .operation_mode = "arithmetic";
defparam \b2v_inst23|Add0~26 .output_mode = "comb_only";
defparam \b2v_inst23|Add0~26 .register_cascade_mode = "off";
defparam \b2v_inst23|Add0~26 .sum_lutc_input = "cin";
defparam \b2v_inst23|Add0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N9
maxii_lcell \b2v_inst23|Equal0~0 (
// Equation(s):
// \b2v_inst23|Equal0~0_combout  = (\b2v_inst23|Add0~11_combout  & (!\b2v_inst23|Add0~16_combout  & (!\b2v_inst23|Equal0~2_combout  & !\b2v_inst23|Add0~21_combout )))

	.clk(gnd),
	.dataa(\b2v_inst23|Add0~11_combout ),
	.datab(\b2v_inst23|Add0~16_combout ),
	.datac(\b2v_inst23|Equal0~2_combout ),
	.datad(\b2v_inst23|Add0~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|Equal0~0 .lut_mask = "0002";
defparam \b2v_inst23|Equal0~0 .operation_mode = "normal";
defparam \b2v_inst23|Equal0~0 .output_mode = "comb_only";
defparam \b2v_inst23|Equal0~0 .register_cascade_mode = "off";
defparam \b2v_inst23|Equal0~0 .sum_lutc_input = "datac";
defparam \b2v_inst23|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N5
maxii_lcell \b2v_inst23|Add0~31 (
// Equation(s):
// \b2v_inst23|Add0~31_combout  = \b2v_inst23|Add0~28  $ (((\b2v_inst23|Add0~31_combout  & (!\b2v_inst23|Equal0~2_combout ))))
// \b2v_inst23|Add0~33  = CARRY(((\b2v_inst23|Equal0~2_combout ) # (!\b2v_inst23|Add0~28 )) # (!\b2v_inst23|Add0~31_combout ))
// \b2v_inst23|Add0~33COUT1_46  = CARRY(((\b2v_inst23|Equal0~2_combout ) # (!\b2v_inst23|Add0~28 )) # (!\b2v_inst23|Add0~31_combout ))

	.clk(gnd),
	.dataa(\b2v_inst23|Add0~31_combout ),
	.datab(\b2v_inst23|Equal0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst23|Add0~28 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Add0~31_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst23|Add0~33 ),
	.cout1(\b2v_inst23|Add0~33COUT1_46 ));
// synopsys translate_off
defparam \b2v_inst23|Add0~31 .cin_used = "true";
defparam \b2v_inst23|Add0~31 .lut_mask = "d2df";
defparam \b2v_inst23|Add0~31 .operation_mode = "arithmetic";
defparam \b2v_inst23|Add0~31 .output_mode = "comb_only";
defparam \b2v_inst23|Add0~31 .register_cascade_mode = "off";
defparam \b2v_inst23|Add0~31 .sum_lutc_input = "cin";
defparam \b2v_inst23|Add0~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N6
maxii_lcell \b2v_inst23|Add0~36 (
// Equation(s):
// \b2v_inst23|Add0~36_combout  = (!\b2v_inst23|Add0~28  & \b2v_inst23|Add0~33 ) # (\b2v_inst23|Add0~28  & \b2v_inst23|Add0~33COUT1_46 ) $ ((((\b2v_inst23|Equal0~2_combout )) # (!\b2v_inst23|Add0~36_combout )))
// \b2v_inst23|Add0~38  = CARRY((\b2v_inst23|Add0~36_combout  & (!\b2v_inst23|Equal0~2_combout  & !\b2v_inst23|Add0~33 )))
// \b2v_inst23|Add0~38COUT1_47  = CARRY((\b2v_inst23|Add0~36_combout  & (!\b2v_inst23|Equal0~2_combout  & !\b2v_inst23|Add0~33COUT1_46 )))

	.clk(gnd),
	.dataa(\b2v_inst23|Add0~36_combout ),
	.datab(\b2v_inst23|Equal0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst23|Add0~28 ),
	.cin0(\b2v_inst23|Add0~33 ),
	.cin1(\b2v_inst23|Add0~33COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Add0~36_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst23|Add0~38 ),
	.cout1(\b2v_inst23|Add0~38COUT1_47 ));
// synopsys translate_off
defparam \b2v_inst23|Add0~36 .cin0_used = "true";
defparam \b2v_inst23|Add0~36 .cin1_used = "true";
defparam \b2v_inst23|Add0~36 .cin_used = "true";
defparam \b2v_inst23|Add0~36 .lut_mask = "2d02";
defparam \b2v_inst23|Add0~36 .operation_mode = "arithmetic";
defparam \b2v_inst23|Add0~36 .output_mode = "comb_only";
defparam \b2v_inst23|Add0~36 .register_cascade_mode = "off";
defparam \b2v_inst23|Add0~36 .sum_lutc_input = "cin";
defparam \b2v_inst23|Add0~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N8
maxii_lcell \b2v_inst23|Equal0~1 (
// Equation(s):
// \b2v_inst23|Equal0~1_combout  = (\b2v_inst23|Add0~26_combout  & (\b2v_inst23|Equal0~0_combout  & (\b2v_inst23|Add0~31_combout  & \b2v_inst23|Add0~36_combout )))

	.clk(gnd),
	.dataa(\b2v_inst23|Add0~26_combout ),
	.datab(\b2v_inst23|Equal0~0_combout ),
	.datac(\b2v_inst23|Add0~31_combout ),
	.datad(\b2v_inst23|Add0~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|Equal0~1 .lut_mask = "8000";
defparam \b2v_inst23|Equal0~1 .operation_mode = "normal";
defparam \b2v_inst23|Equal0~1 .output_mode = "comb_only";
defparam \b2v_inst23|Equal0~1 .register_cascade_mode = "off";
defparam \b2v_inst23|Equal0~1 .sum_lutc_input = "datac";
defparam \b2v_inst23|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N7
maxii_lcell \b2v_inst23|Add0~6 (
// Equation(s):
// \b2v_inst23|Add0~6_combout  = (((!\b2v_inst23|Add0~28  & \b2v_inst23|Add0~38 ) # (\b2v_inst23|Add0~28  & \b2v_inst23|Add0~38COUT1_47 ) $ (\b2v_inst23|tmp[8]~11_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst23|tmp[8]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst23|Add0~28 ),
	.cin0(\b2v_inst23|Add0~38 ),
	.cin1(\b2v_inst23|Add0~38COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Add0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|Add0~6 .cin0_used = "true";
defparam \b2v_inst23|Add0~6 .cin1_used = "true";
defparam \b2v_inst23|Add0~6 .cin_used = "true";
defparam \b2v_inst23|Add0~6 .lut_mask = "0ff0";
defparam \b2v_inst23|Add0~6 .operation_mode = "normal";
defparam \b2v_inst23|Add0~6 .output_mode = "comb_only";
defparam \b2v_inst23|Add0~6 .register_cascade_mode = "off";
defparam \b2v_inst23|Add0~6 .sum_lutc_input = "cin";
defparam \b2v_inst23|Add0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N5
maxii_lcell \b2v_inst23|tmp[8]~11 (
// Equation(s):
// \b2v_inst23|tmp[8]~11_combout  = (((\b2v_inst23|Add0~6_combout  & !\b2v_inst23|Equal0~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst23|Add0~6_combout ),
	.datad(\b2v_inst23|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|tmp[8]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|tmp[8]~11 .lut_mask = "00f0";
defparam \b2v_inst23|tmp[8]~11 .operation_mode = "normal";
defparam \b2v_inst23|tmp[8]~11 .output_mode = "comb_only";
defparam \b2v_inst23|tmp[8]~11 .register_cascade_mode = "off";
defparam \b2v_inst23|tmp[8]~11 .sum_lutc_input = "datac";
defparam \b2v_inst23|tmp[8]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N1
maxii_lcell \b2v_inst23|Equal0~2 (
// Equation(s):
// \b2v_inst23|Equal0~2_combout  = (\b2v_inst23|tmp[1]~9_combout  & (\b2v_inst23|Equal0~1_combout  & (\b2v_inst23|tmp[8]~11_combout  & \b2v_inst23|tmp[0]~10_combout )))

	.clk(gnd),
	.dataa(\b2v_inst23|tmp[1]~9_combout ),
	.datab(\b2v_inst23|Equal0~1_combout ),
	.datac(\b2v_inst23|tmp[8]~11_combout ),
	.datad(\b2v_inst23|tmp[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|Equal0~2 .lut_mask = "8000";
defparam \b2v_inst23|Equal0~2 .operation_mode = "normal";
defparam \b2v_inst23|Equal0~2 .output_mode = "comb_only";
defparam \b2v_inst23|Equal0~2 .register_cascade_mode = "off";
defparam \b2v_inst23|Equal0~2 .sum_lutc_input = "datac";
defparam \b2v_inst23|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N8
maxii_lcell \b2v_inst23|clktmp~0 (
// Equation(s):
// \b2v_inst23|clktmp~0_combout  = (\b2v_inst23|Equal0~2_combout  $ (((\b2v_inst23|clktmp~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst23|Equal0~2_combout ),
	.datac(vcc),
	.datad(\b2v_inst23|clktmp~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|clktmp~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|clktmp~0 .lut_mask = "33cc";
defparam \b2v_inst23|clktmp~0 .operation_mode = "normal";
defparam \b2v_inst23|clktmp~0 .output_mode = "comb_only";
defparam \b2v_inst23|clktmp~0 .register_cascade_mode = "off";
defparam \b2v_inst23|clktmp~0 .sum_lutc_input = "datac";
defparam \b2v_inst23|clktmp~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \b2v_inst14|Selector13~0 (
// Equation(s):
// \b2v_inst14|Selector13~0_combout  = ((\b2v_inst14|always6~7_combout  & ((\b2v_inst14|cur_state.0111_2819~combout ) # (\b2v_inst14|cur_state.0101_2897~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0111_2819~combout ),
	.datac(\b2v_inst14|cur_state.0101_2897~combout ),
	.datad(\b2v_inst14|always6~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector13~0 .lut_mask = "fc00";
defparam \b2v_inst14|Selector13~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector13~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector13~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector13~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \b2v_inst14|cur_state.0110_2858 (
// Equation(s):
// \b2v_inst14|cur_state.0110_2858~combout  = (\b2v_inst14|Selector122~0_combout  & (\b2v_inst14|cur_state.0110_2858~combout )) # (!\b2v_inst14|Selector122~0_combout  & (((\b2v_inst14|Selector13~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0110_2858~combout ),
	.datab(\b2v_inst14|Selector122~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst14|Selector13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.0110_2858~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.0110_2858 .lut_mask = "bb88";
defparam \b2v_inst14|cur_state.0110_2858 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.0110_2858 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.0110_2858 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.0110_2858 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.0110_2858 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \b2v_inst14|WideOr3~0 (
// Equation(s):
// \b2v_inst14|WideOr3~0_combout  = ((!\b2v_inst14|cur_state.0111_2819~combout  & (!\b2v_inst14|cur_state.0101_2897~combout  & !\b2v_inst14|cur_state.0110_2858~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0111_2819~combout ),
	.datac(\b2v_inst14|cur_state.0101_2897~combout ),
	.datad(\b2v_inst14|cur_state.0110_2858~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideOr3~0 .lut_mask = "0003";
defparam \b2v_inst14|WideOr3~0 .operation_mode = "normal";
defparam \b2v_inst14|WideOr3~0 .output_mode = "comb_only";
defparam \b2v_inst14|WideOr3~0 .register_cascade_mode = "off";
defparam \b2v_inst14|WideOr3~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \b2v_inst30|always5~0 (
// Equation(s):
// \b2v_inst30|always5~0_combout  = (!\b2v_inst14|cur_state.0111_2819~combout  & (!\b2v_inst14|cur_state.0001_3053~combout  & (!\b2v_inst14|cur_state.0101_2897~combout  & \b2v_inst14|cur_state.0000_3092~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0111_2819~combout ),
	.datab(\b2v_inst14|cur_state.0001_3053~combout ),
	.datac(\b2v_inst14|cur_state.0101_2897~combout ),
	.datad(\b2v_inst14|cur_state.0000_3092~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|always5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|always5~0 .lut_mask = "0100";
defparam \b2v_inst30|always5~0 .operation_mode = "normal";
defparam \b2v_inst30|always5~0 .output_mode = "comb_only";
defparam \b2v_inst30|always5~0 .register_cascade_mode = "off";
defparam \b2v_inst30|always5~0 .sum_lutc_input = "datac";
defparam \b2v_inst30|always5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \b2v_inst34|sel60[5]~0 (
// Equation(s):
// \b2v_inst34|sel60[5]~0_combout  = (!\b2v_inst14|WideOr3~0_combout  & (!\b2v_inst30|always5~0_combout  & ((\b2v_inst23|clktmp~0_combout ) # (!\b2v_inst34|Equal14~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst23|clktmp~0_combout ),
	.datab(\b2v_inst14|WideOr3~0_combout ),
	.datac(\b2v_inst30|always5~0_combout ),
	.datad(\b2v_inst34|Equal14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|sel60[5]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|sel60[5]~0 .lut_mask = "0203";
defparam \b2v_inst34|sel60[5]~0 .operation_mode = "normal";
defparam \b2v_inst34|sel60[5]~0 .output_mode = "comb_only";
defparam \b2v_inst34|sel60[5]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|sel60[5]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|sel60[5]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N2
maxii_lcell \b2v_inst34|sel60[5] (
// Equation(s):
// \b2v_inst34|sel60 [5] = (!\b2v_inst34|Equal3~0_combout  & ((\b2v_inst34|sel60[5]~0_combout  & (\b2v_inst34|Add1~35_combout )) # (!\b2v_inst34|sel60[5]~0_combout  & ((\b2v_inst34|sel60 [5])))))

	.clk(gnd),
	.dataa(\b2v_inst34|Add1~35_combout ),
	.datab(\b2v_inst34|sel60 [5]),
	.datac(\b2v_inst34|sel60[5]~0_combout ),
	.datad(\b2v_inst34|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|sel60 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|sel60[5] .lut_mask = "00ac";
defparam \b2v_inst34|sel60[5] .operation_mode = "normal";
defparam \b2v_inst34|sel60[5] .output_mode = "comb_only";
defparam \b2v_inst34|sel60[5] .register_cascade_mode = "off";
defparam \b2v_inst34|sel60[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|sel60[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \b2v_inst34|nums_temp~18 (
// Equation(s):
// \b2v_inst34|nums_temp~18_combout  = (!\b2v_inst34|sel60 [5] & (((!\b2v_inst34|sel60 [2] & !\b2v_inst34|sel60 [3])) # (!\b2v_inst34|sel60 [4])))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [2]),
	.datab(\b2v_inst34|sel60 [3]),
	.datac(\b2v_inst34|sel60 [4]),
	.datad(\b2v_inst34|sel60 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp~18 .lut_mask = "001f";
defparam \b2v_inst34|nums_temp~18 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp~18 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp~18 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp~18 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \b2v_inst30|col_g[4]~0 (
// Equation(s):
// \b2v_inst30|col_g[4]~0_combout  = ((!\b2v_inst14|cur_state.0001_3053~combout  & (!\b2v_inst14|cur_state.0101_2897~combout  & !\b2v_inst14|cur_state.0000_3092~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0001_3053~combout ),
	.datac(\b2v_inst14|cur_state.0101_2897~combout ),
	.datad(\b2v_inst14|cur_state.0000_3092~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_g[4]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_g[4]~0 .lut_mask = "0003";
defparam \b2v_inst30|col_g[4]~0 .operation_mode = "normal";
defparam \b2v_inst30|col_g[4]~0 .output_mode = "comb_only";
defparam \b2v_inst30|col_g[4]~0 .register_cascade_mode = "off";
defparam \b2v_inst30|col_g[4]~0 .sum_lutc_input = "datac";
defparam \b2v_inst30|col_g[4]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \b2v_inst34|always2~0 (
// Equation(s):
// \b2v_inst34|always2~0_combout  = ((\b2v_inst14|WideOr5~0_combout  & (\b2v_inst30|col_g[4]~0_combout  $ (!\b2v_inst14|WideOr3~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|WideOr5~0_combout ),
	.datac(\b2v_inst30|col_g[4]~0_combout ),
	.datad(\b2v_inst14|WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|always2~0 .lut_mask = "c00c";
defparam \b2v_inst34|always2~0 .operation_mode = "normal";
defparam \b2v_inst34|always2~0 .output_mode = "comb_only";
defparam \b2v_inst34|always2~0 .register_cascade_mode = "off";
defparam \b2v_inst34|always2~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N0
maxii_lcell \b2v_inst34|Add0~0 (
// Equation(s):
// \b2v_inst34|Add0~0_combout  = (((\b2v_inst34|Add0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Add0~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add0~0 .lut_mask = "f0f0";
defparam \b2v_inst34|Add0~0 .operation_mode = "normal";
defparam \b2v_inst34|Add0~0 .output_mode = "comb_only";
defparam \b2v_inst34|Add0~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Add0~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key_row[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key_row~combout [0]),
	.padio(key_row[0]));
// synopsys translate_off
defparam \key_row[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key_row[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key_row~combout [2]),
	.padio(key_row[2]));
// synopsys translate_off
defparam \key_row[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key_row[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key_row~combout [1]),
	.padio(key_row[1]));
// synopsys translate_off
defparam \key_row[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxii_lcell \b2v_inst34|Selector1~0 (
// Equation(s):
// \b2v_inst34|Selector1~0_combout  = (\b2v_inst34|Add0~0_combout  & (\key_row~combout [0] & (\key_row~combout [2] & \key_row~combout [1])))

	.clk(gnd),
	.dataa(\b2v_inst34|Add0~0_combout ),
	.datab(\key_row~combout [0]),
	.datac(\key_row~combout [2]),
	.datad(\key_row~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector1~0 .lut_mask = "8000";
defparam \b2v_inst34|Selector1~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector1~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector1~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector1~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector1~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key_row[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key_row~combout [3]),
	.padio(key_row[3]));
// synopsys translate_off
defparam \key_row[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \b2v_inst34|Mux68~0 (
// Equation(s):
// \b2v_inst34|Mux68~0_combout  = (\key_row~combout [3] & ((\key_row~combout [1] & (\key_row~combout [2] $ (\key_row~combout [0]))) # (!\key_row~combout [1] & (\key_row~combout [2] & \key_row~combout [0])))) # (!\key_row~combout [3] & (\key_row~combout [1] & 
// (\key_row~combout [2] & \key_row~combout [0])))

	.clk(gnd),
	.dataa(\key_row~combout [3]),
	.datab(\key_row~combout [1]),
	.datac(\key_row~combout [2]),
	.datad(\key_row~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux68~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux68~0 .lut_mask = "6880";
defparam \b2v_inst34|Mux68~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux68~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux68~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux68~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux68~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxii_lcell \b2v_inst34|C.00011_5820 (
// Equation(s):
// \b2v_inst34|C.00011_5820~combout  = (!\b2v_inst34|Equal3~0_combout  & ((GLOBAL(\b2v_inst34|Mux68~0_combout ) & ((\b2v_inst34|Selector1~0_combout ))) # (!GLOBAL(\b2v_inst34|Mux68~0_combout ) & (\b2v_inst34|C.00011_5820~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00011_5820~combout ),
	.datab(\b2v_inst34|Selector1~0_combout ),
	.datac(\b2v_inst34|Equal3~0_combout ),
	.datad(\b2v_inst34|Mux68~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.00011_5820~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.00011_5820 .lut_mask = "0c0a";
defparam \b2v_inst34|C.00011_5820 .operation_mode = "normal";
defparam \b2v_inst34|C.00011_5820 .output_mode = "comb_only";
defparam \b2v_inst34|C.00011_5820 .register_cascade_mode = "off";
defparam \b2v_inst34|C.00011_5820 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.00011_5820 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \b2v_inst34|~QUARTUS_CREATED_GND~I (
// Equation(s):
// \b2v_inst34|~QUARTUS_CREATED_GND~I_combout  = GND

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|~QUARTUS_CREATED_GND~I_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|~QUARTUS_CREATED_GND~I .lut_mask = "0000";
defparam \b2v_inst34|~QUARTUS_CREATED_GND~I .operation_mode = "normal";
defparam \b2v_inst34|~QUARTUS_CREATED_GND~I .output_mode = "comb_only";
defparam \b2v_inst34|~QUARTUS_CREATED_GND~I .register_cascade_mode = "off";
defparam \b2v_inst34|~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
defparam \b2v_inst34|~QUARTUS_CREATED_GND~I .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxii_lcell \b2v_inst34|C.00100_5808 (
// Equation(s):
// \b2v_inst34|C.00100_5808~combout  = (!\b2v_inst34|Equal3~0_combout  & ((GLOBAL(\b2v_inst34|Mux68~0_combout ) & (\b2v_inst34|~QUARTUS_CREATED_GND~I_combout )) # (!GLOBAL(\b2v_inst34|Mux68~0_combout ) & ((\b2v_inst34|C.00100_5808~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|~QUARTUS_CREATED_GND~I_combout ),
	.datab(\b2v_inst34|C.00100_5808~combout ),
	.datac(\b2v_inst34|Mux68~0_combout ),
	.datad(\b2v_inst34|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.00100_5808~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.00100_5808 .lut_mask = "00ac";
defparam \b2v_inst34|C.00100_5808 .operation_mode = "normal";
defparam \b2v_inst34|C.00100_5808 .output_mode = "comb_only";
defparam \b2v_inst34|C.00100_5808 .register_cascade_mode = "off";
defparam \b2v_inst34|C.00100_5808 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.00100_5808 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxii_lcell \b2v_inst34|C.00110_5784 (
// Equation(s):
// \b2v_inst34|C.00110_5784~combout  = (!\b2v_inst34|Equal3~0_combout  & ((GLOBAL(\b2v_inst34|Mux68~0_combout ) & (\b2v_inst34|~QUARTUS_CREATED_GND~I_combout )) # (!GLOBAL(\b2v_inst34|Mux68~0_combout ) & ((\b2v_inst34|C.00110_5784~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|~QUARTUS_CREATED_GND~I_combout ),
	.datab(\b2v_inst34|C.00110_5784~combout ),
	.datac(\b2v_inst34|Equal3~0_combout ),
	.datad(\b2v_inst34|Mux68~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.00110_5784~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.00110_5784 .lut_mask = "0a0c";
defparam \b2v_inst34|C.00110_5784 .operation_mode = "normal";
defparam \b2v_inst34|C.00110_5784 .output_mode = "comb_only";
defparam \b2v_inst34|C.00110_5784 .register_cascade_mode = "off";
defparam \b2v_inst34|C.00110_5784 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.00110_5784 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \b2v_inst34|Selector12~0 (
// Equation(s):
// \b2v_inst34|Selector12~0_combout  = (((\b2v_inst34|Add0~0_combout ) # (\key_row~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Add0~0_combout ),
	.datad(\key_row~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector12~0 .lut_mask = "fff0";
defparam \b2v_inst34|Selector12~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector12~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector12~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector12~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxii_lcell \b2v_inst34|C.00101_5796 (
// Equation(s):
// \b2v_inst34|C.00101_5796~combout  = (!\b2v_inst34|Equal3~0_combout  & ((GLOBAL(\b2v_inst34|Mux68~0_combout ) & (!\b2v_inst34|Selector12~0_combout )) # (!GLOBAL(\b2v_inst34|Mux68~0_combout ) & ((\b2v_inst34|C.00101_5796~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector12~0_combout ),
	.datab(\b2v_inst34|Mux68~0_combout ),
	.datac(\b2v_inst34|Equal3~0_combout ),
	.datad(\b2v_inst34|C.00101_5796~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.00101_5796~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.00101_5796 .lut_mask = "0704";
defparam \b2v_inst34|C.00101_5796 .operation_mode = "normal";
defparam \b2v_inst34|C.00101_5796 .output_mode = "comb_only";
defparam \b2v_inst34|C.00101_5796 .register_cascade_mode = "off";
defparam \b2v_inst34|C.00101_5796 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.00101_5796 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxii_lcell \b2v_inst34|WideOr8~0 (
// Equation(s):
// \b2v_inst34|WideOr8~0_combout  = ((!\b2v_inst34|C.00100_5808~combout  & (!\b2v_inst34|C.00110_5784~combout  & !\b2v_inst34|C.00101_5796~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|C.00100_5808~combout ),
	.datac(\b2v_inst34|C.00110_5784~combout ),
	.datad(\b2v_inst34|C.00101_5796~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr8~0 .lut_mask = "0003";
defparam \b2v_inst34|WideOr8~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr8~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr8~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr8~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \b2v_inst34|nums_temp[0]~10 (
// Equation(s):
// \b2v_inst34|nums_temp[0]~10_combout  = (\b2v_inst34|always2~0_combout  & (((\b2v_inst34|C.00011_5820~combout ) # (!\b2v_inst34|WideOr8~0_combout )))) # (!\b2v_inst34|always2~0_combout  & (!\b2v_inst34|nums_temp~18_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|nums_temp~18_combout ),
	.datab(\b2v_inst34|always2~0_combout ),
	.datac(\b2v_inst34|C.00011_5820~combout ),
	.datad(\b2v_inst34|WideOr8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[0]~10 .lut_mask = "d1dd";
defparam \b2v_inst34|nums_temp[0]~10 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[0]~10 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp[0]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[0]~10 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \b2v_inst34|nums_temp[0] (
// Equation(s):
// \b2v_inst34|nums_temp [0] = ((\b2v_inst34|nums_temp[0]~11_combout  & ((\b2v_inst34|nums_temp[0]~10_combout ))) # (!\b2v_inst34|nums_temp[0]~11_combout  & (\b2v_inst34|nums_temp [0])))

	.clk(gnd),
	.dataa(\b2v_inst34|nums_temp [0]),
	.datab(vcc),
	.datac(\b2v_inst34|nums_temp[0]~10_combout ),
	.datad(\b2v_inst34|nums_temp[0]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[0] .lut_mask = "f0aa";
defparam \b2v_inst34|nums_temp[0] .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[0] .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp[0] .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \b2v_inst34|WideOr23~3 (
// Equation(s):
// \b2v_inst34|WideOr23~3_combout  = (((\b2v_inst34|sel60 [3]) # (\b2v_inst34|sel60 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|sel60 [3]),
	.datad(\b2v_inst34|sel60 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr23~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr23~3 .lut_mask = "fff0";
defparam \b2v_inst34|WideOr23~3 .operation_mode = "normal";
defparam \b2v_inst34|WideOr23~3 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr23~3 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr23~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr23~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \b2v_inst34|WideOr23~9 (
// Equation(s):
// \b2v_inst34|WideOr23~9_combout  = (\b2v_inst34|sel60 [4] & (\b2v_inst34|sel60 [5] & ((\b2v_inst34|sel60 [2]) # (\b2v_inst34|WideOr23~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [2]),
	.datab(\b2v_inst34|WideOr23~3_combout ),
	.datac(\b2v_inst34|sel60 [4]),
	.datad(\b2v_inst34|sel60 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr23~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr23~9 .lut_mask = "e000";
defparam \b2v_inst34|WideOr23~9 .operation_mode = "normal";
defparam \b2v_inst34|WideOr23~9 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr23~9 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr23~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr23~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \b2v_inst34|nums_temp[5]~13 (
// Equation(s):
// \b2v_inst34|nums_temp[5]~13_combout  = (\b2v_inst34|always2~0_combout  & (((!\b2v_inst34|C.00110_5784~combout )))) # (!\b2v_inst34|always2~0_combout  & (((!\b2v_inst34|WideOr23~9_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|always2~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|WideOr23~9_combout ),
	.datad(\b2v_inst34|C.00110_5784~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp[5]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[5]~13 .lut_mask = "05af";
defparam \b2v_inst34|nums_temp[5]~13 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[5]~13 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp[5]~13 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[5]~13 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[5]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \b2v_inst34|nums_temp[5] (
// Equation(s):
// \b2v_inst34|nums_temp [5] = ((\b2v_inst34|nums_temp[0]~11_combout  & (\b2v_inst34|nums_temp[5]~13_combout )) # (!\b2v_inst34|nums_temp[0]~11_combout  & ((\b2v_inst34|nums_temp [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|nums_temp[0]~11_combout ),
	.datac(\b2v_inst34|nums_temp[5]~13_combout ),
	.datad(\b2v_inst34|nums_temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[5] .lut_mask = "f3c0";
defparam \b2v_inst34|nums_temp[5] .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[5] .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp[5] .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \b2v_inst34|Selector7~0 (
// Equation(s):
// \b2v_inst34|Selector7~0_combout  = ((!\key_row~combout [1] & (\b2v_inst34|Add0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\key_row~combout [1]),
	.datac(\b2v_inst34|Add0~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector7~0 .lut_mask = "3030";
defparam \b2v_inst34|Selector7~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector7~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector7~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector7~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \b2v_inst34|C.01011_5724 (
// Equation(s):
// \b2v_inst34|C.01011_5724~combout  = (!\b2v_inst34|Equal3~0_combout  & ((GLOBAL(\b2v_inst34|Mux68~0_combout ) & (\b2v_inst34|Selector7~0_combout )) # (!GLOBAL(\b2v_inst34|Mux68~0_combout ) & ((\b2v_inst34|C.01011_5724~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~0_combout ),
	.datab(\b2v_inst34|Mux68~0_combout ),
	.datac(\b2v_inst34|Selector7~0_combout ),
	.datad(\b2v_inst34|C.01011_5724~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.01011_5724~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.01011_5724 .lut_mask = "5140";
defparam \b2v_inst34|C.01011_5724 .operation_mode = "normal";
defparam \b2v_inst34|C.01011_5724 .output_mode = "comb_only";
defparam \b2v_inst34|C.01011_5724 .register_cascade_mode = "off";
defparam \b2v_inst34|C.01011_5724 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.01011_5724 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \b2v_inst34|C.01100_5712 (
// Equation(s):
// \b2v_inst34|C.01100_5712~combout  = (!\b2v_inst34|Equal3~0_combout  & ((GLOBAL(\b2v_inst34|Mux68~0_combout ) & (\b2v_inst34|~QUARTUS_CREATED_GND~I_combout )) # (!GLOBAL(\b2v_inst34|Mux68~0_combout ) & ((\b2v_inst34|C.01100_5712~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|~QUARTUS_CREATED_GND~I_combout ),
	.datab(\b2v_inst34|Equal3~0_combout ),
	.datac(\b2v_inst34|C.01100_5712~combout ),
	.datad(\b2v_inst34|Mux68~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.01100_5712~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.01100_5712 .lut_mask = "2230";
defparam \b2v_inst34|C.01100_5712 .operation_mode = "normal";
defparam \b2v_inst34|C.01100_5712 .output_mode = "comb_only";
defparam \b2v_inst34|C.01100_5712 .register_cascade_mode = "off";
defparam \b2v_inst34|C.01100_5712 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.01100_5712 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \b2v_inst34|C.10000_5664 (
// Equation(s):
// \b2v_inst34|C.10000_5664~combout  = (!\b2v_inst34|Equal3~0_combout  & ((GLOBAL(\b2v_inst34|Mux68~0_combout ) & (\b2v_inst34|~QUARTUS_CREATED_GND~I_combout )) # (!GLOBAL(\b2v_inst34|Mux68~0_combout ) & ((\b2v_inst34|C.10000_5664~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|~QUARTUS_CREATED_GND~I_combout ),
	.datab(\b2v_inst34|Mux68~0_combout ),
	.datac(\b2v_inst34|C.10000_5664~combout ),
	.datad(\b2v_inst34|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.10000_5664~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.10000_5664 .lut_mask = "00b8";
defparam \b2v_inst34|C.10000_5664 .operation_mode = "normal";
defparam \b2v_inst34|C.10000_5664 .output_mode = "comb_only";
defparam \b2v_inst34|C.10000_5664 .register_cascade_mode = "off";
defparam \b2v_inst34|C.10000_5664 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.10000_5664 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \b2v_inst34|WideOr20~1 (
// Equation(s):
// \b2v_inst34|WideOr20~1_combout  = ((!\b2v_inst34|C.01011_5724~combout  & (!\b2v_inst34|C.01100_5712~combout  & !\b2v_inst34|C.10000_5664~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|C.01011_5724~combout ),
	.datac(\b2v_inst34|C.01100_5712~combout ),
	.datad(\b2v_inst34|C.10000_5664~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr20~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr20~1 .lut_mask = "0003";
defparam \b2v_inst34|WideOr20~1 .operation_mode = "normal";
defparam \b2v_inst34|WideOr20~1 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr20~1 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr20~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr20~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \b2v_inst34|Selector10~0 (
// Equation(s):
// \b2v_inst34|Selector10~0_combout  = (!\key_row~combout [0] & (((\b2v_inst34|Add0~0_combout ))))

	.clk(gnd),
	.dataa(\key_row~combout [0]),
	.datab(vcc),
	.datac(\b2v_inst34|Add0~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector10~0 .lut_mask = "5050";
defparam \b2v_inst34|Selector10~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector10~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector10~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector10~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \b2v_inst34|C.01111_5676 (
// Equation(s):
// \b2v_inst34|C.01111_5676~combout  = (!\b2v_inst34|Equal3~0_combout  & ((GLOBAL(\b2v_inst34|Mux68~0_combout ) & (\b2v_inst34|Selector10~0_combout )) # (!GLOBAL(\b2v_inst34|Mux68~0_combout ) & ((\b2v_inst34|C.01111_5676~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector10~0_combout ),
	.datab(\b2v_inst34|C.01111_5676~combout ),
	.datac(\b2v_inst34|Mux68~0_combout ),
	.datad(\b2v_inst34|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.01111_5676~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.01111_5676 .lut_mask = "00ac";
defparam \b2v_inst34|C.01111_5676 .operation_mode = "normal";
defparam \b2v_inst34|C.01111_5676 .output_mode = "comb_only";
defparam \b2v_inst34|C.01111_5676 .register_cascade_mode = "off";
defparam \b2v_inst34|C.01111_5676 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.01111_5676 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \b2v_inst34|Selector14~0 (
// Equation(s):
// \b2v_inst34|Selector14~0_combout  = (\key_row~combout [0]) # (((\b2v_inst34|Add0~0_combout )))

	.clk(gnd),
	.dataa(\key_row~combout [0]),
	.datab(vcc),
	.datac(\b2v_inst34|Add0~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector14~0 .lut_mask = "fafa";
defparam \b2v_inst34|Selector14~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector14~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector14~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector14~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \b2v_inst34|C.01101_5700 (
// Equation(s):
// \b2v_inst34|C.01101_5700~combout  = (!\b2v_inst34|Equal3~0_combout  & ((GLOBAL(\b2v_inst34|Mux68~0_combout ) & (!\b2v_inst34|Selector14~0_combout )) # (!GLOBAL(\b2v_inst34|Mux68~0_combout ) & ((\b2v_inst34|C.01101_5700~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector14~0_combout ),
	.datab(\b2v_inst34|C.01101_5700~combout ),
	.datac(\b2v_inst34|Mux68~0_combout ),
	.datad(\b2v_inst34|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.01101_5700~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.01101_5700 .lut_mask = "005c";
defparam \b2v_inst34|C.01101_5700 .operation_mode = "normal";
defparam \b2v_inst34|C.01101_5700 .output_mode = "comb_only";
defparam \b2v_inst34|C.01101_5700 .register_cascade_mode = "off";
defparam \b2v_inst34|C.01101_5700 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.01101_5700 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \b2v_inst34|Selector13~0 (
// Equation(s):
// \b2v_inst34|Selector13~0_combout  = ((\key_row~combout [1]) # ((\b2v_inst34|Add0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\key_row~combout [1]),
	.datac(\b2v_inst34|Add0~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector13~0 .lut_mask = "fcfc";
defparam \b2v_inst34|Selector13~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector13~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector13~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector13~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \b2v_inst34|C.01001_5748 (
// Equation(s):
// \b2v_inst34|C.01001_5748~combout  = (!\b2v_inst34|Equal3~0_combout  & ((GLOBAL(\b2v_inst34|Mux68~0_combout ) & (!\b2v_inst34|Selector13~0_combout )) # (!GLOBAL(\b2v_inst34|Mux68~0_combout ) & ((\b2v_inst34|C.01001_5748~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector13~0_combout ),
	.datab(\b2v_inst34|C.01001_5748~combout ),
	.datac(\b2v_inst34|Mux68~0_combout ),
	.datad(\b2v_inst34|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.01001_5748~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.01001_5748 .lut_mask = "005c";
defparam \b2v_inst34|C.01001_5748 .operation_mode = "normal";
defparam \b2v_inst34|C.01001_5748 .output_mode = "comb_only";
defparam \b2v_inst34|C.01001_5748 .register_cascade_mode = "off";
defparam \b2v_inst34|C.01001_5748 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.01001_5748 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \b2v_inst34|WideOr20~0 (
// Equation(s):
// \b2v_inst34|WideOr20~0_combout  = (!\b2v_inst34|C.01111_5676~combout  & (((!\b2v_inst34|C.01101_5700~combout  & !\b2v_inst34|C.01001_5748~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01111_5676~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|C.01101_5700~combout ),
	.datad(\b2v_inst34|C.01001_5748~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr20~0 .lut_mask = "0005";
defparam \b2v_inst34|WideOr20~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr20~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr20~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr20~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \b2v_inst34|C.01010_5736 (
// Equation(s):
// \b2v_inst34|C.01010_5736~combout  = (!\b2v_inst34|Equal3~0_combout  & ((GLOBAL(\b2v_inst34|Mux68~0_combout ) & (\b2v_inst34|~QUARTUS_CREATED_GND~I_combout )) # (!GLOBAL(\b2v_inst34|Mux68~0_combout ) & ((\b2v_inst34|C.01010_5736~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~0_combout ),
	.datab(\b2v_inst34|~QUARTUS_CREATED_GND~I_combout ),
	.datac(\b2v_inst34|C.01010_5736~combout ),
	.datad(\b2v_inst34|Mux68~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.01010_5736~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.01010_5736 .lut_mask = "4450";
defparam \b2v_inst34|C.01010_5736 .operation_mode = "normal";
defparam \b2v_inst34|C.01010_5736 .output_mode = "comb_only";
defparam \b2v_inst34|C.01010_5736 .register_cascade_mode = "off";
defparam \b2v_inst34|C.01010_5736 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.01010_5736 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \b2v_inst34|WideOr20 (
// Equation(s):
// \b2v_inst34|WideOr20~combout  = (((\b2v_inst34|C.01010_5736~combout ) # (!\b2v_inst34|WideOr20~0_combout )) # (!\b2v_inst34|WideOr20~1_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|WideOr20~1_combout ),
	.datac(\b2v_inst34|WideOr20~0_combout ),
	.datad(\b2v_inst34|C.01010_5736~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr20~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr20 .lut_mask = "ff3f";
defparam \b2v_inst34|WideOr20 .operation_mode = "normal";
defparam \b2v_inst34|WideOr20 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr20 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr20 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N1
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((\b2v_inst34|sel60 [3]))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\b2v_inst34|sel60 [3])))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24  = CARRY(((\b2v_inst34|sel60 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel60 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N2
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N5
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY(((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25  = CARRY(((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N6
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (\b2v_inst34|sel60 [4] $ ((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((!\b2v_inst34|sel60 [4] & !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26  = CARRY(((!\b2v_inst34|sel60 [4] & !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel60 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "c303";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N7
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (\b2v_inst34|sel60 [5] $ ((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((\b2v_inst34|sel60 [5] & !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27  = CARRY(((\b2v_inst34|sel60 [5] & !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel60 [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c30c";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N8
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N4
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout  = (((\b2v_inst34|sel60 [3] & !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|sel60 [3]),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7 .lut_mask = "00f0";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N1
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout  = (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = "5500";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = (\b2v_inst34|sel60 [2])
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((\b2v_inst34|sel60 [2]))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29  = CARRY((\b2v_inst34|sel60 [2]))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "aaaa";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N5
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0  = CARRY((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_30  = CARRY((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_30 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .lut_mask = "ffaa";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .output_mode = "none";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N6
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0  $ (((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout  & 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout ))))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~2  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 )))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~2COUT1_31  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_30 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~2 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~2COUT1_31 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "e101";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N3
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~10 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~10_combout  = (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~10 .lut_mask = "f000";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~10 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~10 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N4
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~9 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~9_combout  = (((\b2v_inst34|sel60 [5] & !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|sel60 [5]),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~9 .lut_mask = "00f0";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~9 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~9 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~9 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N3
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout  = (((\b2v_inst34|sel60 [4] & !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|sel60 [4]),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13 .lut_mask = "00f0";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N9
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout  = (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14 .lut_mask = "f000";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N7
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout  = \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~2  $ (((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout  & 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ))))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~2  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ) # 
// (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ))))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~2COUT1_31  & 
// ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ) # (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~2 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~2COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N8
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~10_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~9_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 )))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~10_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~9_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~10_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N9
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = (((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "0f0f";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N0
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~0 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  = (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~0 .lut_mask = "f000";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N9
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~1 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout  = (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1])) # (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\b2v_inst34|sel60 [3])))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datab(\b2v_inst34|sel60 [3]),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~1 .lut_mask = "050c";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~1 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~1 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N5
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~12 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~12_combout  = (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~12 .lut_mask = "f000";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~12 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~12 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~12 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~12 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~11 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~11_combout  = (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ))) # (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\b2v_inst34|sel60 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [4]),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~11 .lut_mask = "3022";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~11 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~11 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~11 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~11 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~3 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~3_combout  = ((\b2v_inst34|sel60 [2] & ((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel60 [2]),
	.datac(vcc),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~3 .lut_mask = "00cc";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~3 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~3 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout  = (((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4 .lut_mask = "0f00";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] = (\b2v_inst34|sel60 [1])
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT  = CARRY((\b2v_inst34|sel60 [1]))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29  = CARRY((\b2v_inst34|sel60 [1]))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .lut_mask = "aaaa";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout  = (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N0
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30  = CARRY((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N1
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  $ (((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~3_combout  & 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout ))))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~3_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~3_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~3_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  $ (((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout ))))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~2  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ) # 
// (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout ))))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~2COUT1_32  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31  & 
// ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ) # (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~2 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~2COUT1_32 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "e10e";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N3
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~12_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~11_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~2 )))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~12_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~11_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~2COUT1_32 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~12_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~2 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~2COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N4
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  = (((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .lut_mask = "0f0f";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout  = (\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))) 
// # (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ) # ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2 .lut_mask = "fe0e";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout  = ((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & ((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]))) # 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & (\b2v_inst34|sel60 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel60 [1]),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6 .lut_mask = "0cfc";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N6
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout  = (\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout 
// )))) # (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~3_combout ) # ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~3_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5 .lut_mask = "fe0e";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \b2v_inst34|numb_temp[0]~10 (
// Equation(s):
// \b2v_inst34|numb_temp[0]~10_combout  = ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout  & ((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ) # (!\b2v_inst34|sel60 [0]))) # 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.datac(\b2v_inst34|sel60 [0]),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[0]~10 .lut_mask = "3fcc";
defparam \b2v_inst34|numb_temp[0]~10 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[0]~10 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[0]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[0]~10 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \b2v_inst34|numb_temp[0]~11 (
// Equation(s):
// \b2v_inst34|numb_temp[0]~11_combout  = (\b2v_inst34|always2~0_combout  & (\b2v_inst34|WideOr20~combout )) # (!\b2v_inst34|always2~0_combout  & (((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ) # 
// (\b2v_inst34|numb_temp[0]~10_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|always2~0_combout ),
	.datab(\b2v_inst34|WideOr20~combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.datad(\b2v_inst34|numb_temp[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp[0]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[0]~11 .lut_mask = "ddd8";
defparam \b2v_inst34|numb_temp[0]~11 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[0]~11 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[0]~11 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[0]~11 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[0]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N2
maxii_lcell \b2v_inst34|Selector11~0 (
// Equation(s):
// \b2v_inst34|Selector11~0_combout  = (\key_row~combout [0] & (\key_row~combout [1] & (\key_row~combout [2] & !\b2v_inst34|Add0~0_combout )))

	.clk(gnd),
	.dataa(\key_row~combout [0]),
	.datab(\key_row~combout [1]),
	.datac(\key_row~combout [2]),
	.datad(\b2v_inst34|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector11~0 .lut_mask = "0080";
defparam \b2v_inst34|Selector11~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector11~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector11~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector11~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N5
maxii_lcell \b2v_inst34|C.00001_5844 (
// Equation(s):
// \b2v_inst34|C.00001_5844~combout  = (!\b2v_inst34|Equal3~0_combout  & ((GLOBAL(\b2v_inst34|Mux68~0_combout ) & (\b2v_inst34|Selector11~0_combout )) # (!GLOBAL(\b2v_inst34|Mux68~0_combout ) & ((\b2v_inst34|C.00001_5844~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector11~0_combout ),
	.datab(\b2v_inst34|Equal3~0_combout ),
	.datac(\b2v_inst34|Mux68~0_combout ),
	.datad(\b2v_inst34|C.00001_5844~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.00001_5844~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.00001_5844 .lut_mask = "2320";
defparam \b2v_inst34|C.00001_5844 .operation_mode = "normal";
defparam \b2v_inst34|C.00001_5844 .output_mode = "comb_only";
defparam \b2v_inst34|C.00001_5844 .register_cascade_mode = "off";
defparam \b2v_inst34|C.00001_5844 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.00001_5844 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxii_lcell \b2v_inst34|C.00010_5832 (
// Equation(s):
// \b2v_inst34|C.00010_5832~combout  = (!\b2v_inst34|Equal3~0_combout  & ((GLOBAL(\b2v_inst34|Mux68~0_combout ) & ((\b2v_inst34|~QUARTUS_CREATED_GND~I_combout ))) # (!GLOBAL(\b2v_inst34|Mux68~0_combout ) & (\b2v_inst34|C.00010_5832~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00010_5832~combout ),
	.datab(\b2v_inst34|Mux68~0_combout ),
	.datac(\b2v_inst34|~QUARTUS_CREATED_GND~I_combout ),
	.datad(\b2v_inst34|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.00010_5832~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.00010_5832 .lut_mask = "00e2";
defparam \b2v_inst34|C.00010_5832 .operation_mode = "normal";
defparam \b2v_inst34|C.00010_5832 .output_mode = "comb_only";
defparam \b2v_inst34|C.00010_5832 .register_cascade_mode = "off";
defparam \b2v_inst34|C.00010_5832 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.00010_5832 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxii_lcell \b2v_inst34|WideOr9~0 (
// Equation(s):
// \b2v_inst34|WideOr9~0_combout  = (!\b2v_inst34|C.00010_5832~combout  & (!\b2v_inst34|C.00100_5808~combout  & (!\b2v_inst34|C.00110_5784~combout  & !\b2v_inst34|C.00101_5796~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00010_5832~combout ),
	.datab(\b2v_inst34|C.00100_5808~combout ),
	.datac(\b2v_inst34|C.00110_5784~combout ),
	.datad(\b2v_inst34|C.00101_5796~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr9~0 .lut_mask = "0001";
defparam \b2v_inst34|WideOr9~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr9~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr9~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr9~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \b2v_inst34|C.01000_5760 (
// Equation(s):
// \b2v_inst34|C.01000_5760~combout  = (!\b2v_inst34|Equal3~0_combout  & ((GLOBAL(\b2v_inst34|Mux68~0_combout ) & (\b2v_inst34|~QUARTUS_CREATED_GND~I_combout )) # (!GLOBAL(\b2v_inst34|Mux68~0_combout ) & ((\b2v_inst34|C.01000_5760~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|~QUARTUS_CREATED_GND~I_combout ),
	.datab(\b2v_inst34|Mux68~0_combout ),
	.datac(\b2v_inst34|C.01000_5760~combout ),
	.datad(\b2v_inst34|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.01000_5760~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.01000_5760 .lut_mask = "00b8";
defparam \b2v_inst34|C.01000_5760 .operation_mode = "normal";
defparam \b2v_inst34|C.01000_5760 .output_mode = "comb_only";
defparam \b2v_inst34|C.01000_5760 .register_cascade_mode = "off";
defparam \b2v_inst34|C.01000_5760 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.01000_5760 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \b2v_inst34|C.01110_5688 (
// Equation(s):
// \b2v_inst34|C.01110_5688~combout  = (!\b2v_inst34|Equal3~0_combout  & ((GLOBAL(\b2v_inst34|Mux68~0_combout ) & (\b2v_inst34|~QUARTUS_CREATED_GND~I_combout )) # (!GLOBAL(\b2v_inst34|Mux68~0_combout ) & ((\b2v_inst34|C.01110_5688~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|~QUARTUS_CREATED_GND~I_combout ),
	.datab(\b2v_inst34|Mux68~0_combout ),
	.datac(\b2v_inst34|C.01110_5688~combout ),
	.datad(\b2v_inst34|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.01110_5688~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.01110_5688 .lut_mask = "00b8";
defparam \b2v_inst34|C.01110_5688 .operation_mode = "normal";
defparam \b2v_inst34|C.01110_5688 .output_mode = "comb_only";
defparam \b2v_inst34|C.01110_5688 .register_cascade_mode = "off";
defparam \b2v_inst34|C.01110_5688 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.01110_5688 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \b2v_inst34|numb_temp[1]~0 (
// Equation(s):
// \b2v_inst34|numb_temp[1]~0_combout  = (!\b2v_inst34|C.01000_5760~combout  & (!\b2v_inst34|C.01010_5736~combout  & (!\b2v_inst34|C.01110_5688~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01000_5760~combout ),
	.datab(\b2v_inst34|C.01010_5736~combout ),
	.datac(\b2v_inst34|C.01110_5688~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[1]~0 .lut_mask = "0101";
defparam \b2v_inst34|numb_temp[1]~0 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[1]~0 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[1]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[1]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \b2v_inst34|Selector4~0 (
// Equation(s):
// \b2v_inst34|Selector4~0_combout  = (((\b2v_inst34|Add0~0_combout  & !\key_row~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Add0~0_combout ),
	.datad(\key_row~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector4~0 .lut_mask = "00f0";
defparam \b2v_inst34|Selector4~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector4~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector4~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector4~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \b2v_inst34|C.00111_5772 (
// Equation(s):
// \b2v_inst34|C.00111_5772~combout  = (!\b2v_inst34|Equal3~0_combout  & ((GLOBAL(\b2v_inst34|Mux68~0_combout ) & (\b2v_inst34|Selector4~0_combout )) # (!GLOBAL(\b2v_inst34|Mux68~0_combout ) & ((\b2v_inst34|C.00111_5772~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector4~0_combout ),
	.datab(\b2v_inst34|C.00111_5772~combout ),
	.datac(\b2v_inst34|Mux68~0_combout ),
	.datad(\b2v_inst34|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.00111_5772~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.00111_5772 .lut_mask = "00ac";
defparam \b2v_inst34|C.00111_5772 .operation_mode = "normal";
defparam \b2v_inst34|C.00111_5772 .output_mode = "comb_only";
defparam \b2v_inst34|C.00111_5772 .register_cascade_mode = "off";
defparam \b2v_inst34|C.00111_5772 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.00111_5772 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \b2v_inst34|WideOr2~0 (
// Equation(s):
// \b2v_inst34|WideOr2~0_combout  = (\b2v_inst34|numb_temp[1]~0_combout  & (\b2v_inst34|WideOr20~0_combout  & (\b2v_inst34|WideOr20~1_combout  & !\b2v_inst34|C.00111_5772~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|numb_temp[1]~0_combout ),
	.datab(\b2v_inst34|WideOr20~0_combout ),
	.datac(\b2v_inst34|WideOr20~1_combout ),
	.datad(\b2v_inst34|C.00111_5772~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr2~0 .lut_mask = "0080";
defparam \b2v_inst34|WideOr2~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr2~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr2~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr2~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \b2v_inst34|WideOr9 (
// Equation(s):
// \b2v_inst34|WideOr9~combout  = (!\b2v_inst34|C.00001_5844~combout  & (\b2v_inst34|WideOr9~0_combout  & (!\b2v_inst34|C.00011_5820~combout  & !\b2v_inst34|WideOr2~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00001_5844~combout ),
	.datab(\b2v_inst34|WideOr9~0_combout ),
	.datac(\b2v_inst34|C.00011_5820~combout ),
	.datad(\b2v_inst34|WideOr2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr9~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr9 .lut_mask = "0004";
defparam \b2v_inst34|WideOr9 .operation_mode = "normal";
defparam \b2v_inst34|WideOr9 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr9 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr9 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \b2v_inst34|Mux66~0 (
// Equation(s):
// \b2v_inst34|Mux66~0_combout  = (((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout  & !\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout )) # 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux66~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux66~0 .lut_mask = "05ff";
defparam \b2v_inst34|Mux66~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux66~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux66~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux66~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux66~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \b2v_inst34|numb_temp[0]~3 (
// Equation(s):
// \b2v_inst34|numb_temp[0]~3_combout  = ((\b2v_inst34|always2~0_combout  & (\b2v_inst34|WideOr9~combout )) # (!\b2v_inst34|always2~0_combout  & ((\b2v_inst34|Mux66~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|WideOr9~combout ),
	.datac(\b2v_inst34|always2~0_combout ),
	.datad(\b2v_inst34|Mux66~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[0]~3 .lut_mask = "cfc0";
defparam \b2v_inst34|numb_temp[0]~3 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[0]~3 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[0]~3 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[0]~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \b2v_inst34|numb_temp[0] (
// Equation(s):
// \b2v_inst34|numb_temp [0] = ((\b2v_inst34|numb_temp[0]~3_combout  & ((\b2v_inst34|numb_temp[0]~11_combout ))) # (!\b2v_inst34|numb_temp[0]~3_combout  & (\b2v_inst34|numb_temp [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|numb_temp [0]),
	.datac(\b2v_inst34|numb_temp[0]~11_combout ),
	.datad(\b2v_inst34|numb_temp[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[0] .lut_mask = "f0cc";
defparam \b2v_inst34|numb_temp[0] .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[0] .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[0] .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \b2v_inst34|Decoder2~5 (
// Equation(s):
// \b2v_inst34|Decoder2~5_combout  = (\b2v_inst34|sel60 [3] & (((!\b2v_inst34|sel60 [2])))) # (!\b2v_inst34|sel60 [3] & (((\b2v_inst34|sel60 [2]) # (\b2v_inst34|sel60 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [3]),
	.datab(vcc),
	.datac(\b2v_inst34|sel60 [2]),
	.datad(\b2v_inst34|sel60 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~5 .lut_mask = "5f5a";
defparam \b2v_inst34|Decoder2~5 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~5 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \b2v_inst34|Decoder2~45 (
// Equation(s):
// \b2v_inst34|Decoder2~45_combout  = ((\b2v_inst34|sel60 [5] & (\b2v_inst34|sel60 [4] & \b2v_inst34|Decoder2~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel60 [5]),
	.datac(\b2v_inst34|sel60 [4]),
	.datad(\b2v_inst34|Decoder2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~45 .lut_mask = "c000";
defparam \b2v_inst34|Decoder2~45 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~45 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~45 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~45 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \b2v_inst34|Decoder2~40 (
// Equation(s):
// \b2v_inst34|Decoder2~40_combout  = (\b2v_inst34|sel60 [2]) # (((\b2v_inst34|sel60 [3])))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst34|sel60 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~40 .lut_mask = "ffaa";
defparam \b2v_inst34|Decoder2~40 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~40 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~40 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~40 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \b2v_inst34|Decoder2~42 (
// Equation(s):
// \b2v_inst34|Decoder2~42_combout  = ((!\b2v_inst34|sel60 [1] & ((!\b2v_inst34|sel60 [2])))) # (!\b2v_inst34|sel60 [3])

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [3]),
	.datab(\b2v_inst34|sel60 [1]),
	.datac(vcc),
	.datad(\b2v_inst34|sel60 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~42 .lut_mask = "5577";
defparam \b2v_inst34|Decoder2~42 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~42 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~42 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~42 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \b2v_inst34|Decoder2~44 (
// Equation(s):
// \b2v_inst34|Decoder2~44_combout  = (!\b2v_inst34|sel60 [5] & ((\b2v_inst34|sel60 [4] & (!\b2v_inst34|Decoder2~40_combout )) # (!\b2v_inst34|sel60 [4] & ((!\b2v_inst34|Decoder2~42_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Decoder2~40_combout ),
	.datab(\b2v_inst34|Decoder2~42_combout ),
	.datac(\b2v_inst34|sel60 [5]),
	.datad(\b2v_inst34|sel60 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~44 .lut_mask = "0503";
defparam \b2v_inst34|Decoder2~44 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~44 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~44 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~44 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \b2v_inst34|Decoder2~46 (
// Equation(s):
// \b2v_inst34|Decoder2~46_combout  = ((\b2v_inst34|sel60 [1] & (\b2v_inst34|sel60 [3] $ (\b2v_inst34|sel60 [0])))) # (!\b2v_inst34|sel60 [2])

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [1]),
	.datab(\b2v_inst34|sel60 [3]),
	.datac(\b2v_inst34|sel60 [0]),
	.datad(\b2v_inst34|sel60 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~46 .lut_mask = "28ff";
defparam \b2v_inst34|Decoder2~46 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~46 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~46 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~46 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \b2v_inst34|Decoder2~47 (
// Equation(s):
// \b2v_inst34|Decoder2~47_combout  = (\b2v_inst34|sel60 [5] & ((\b2v_inst34|Decoder2~46_combout ) # ((\b2v_inst34|sel60 [3] & \b2v_inst34|sel60 [2])))) # (!\b2v_inst34|sel60 [5] & (\b2v_inst34|sel60 [3] & (\b2v_inst34|sel60 [2] & 
// \b2v_inst34|Decoder2~46_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [3]),
	.datab(\b2v_inst34|sel60 [2]),
	.datac(\b2v_inst34|sel60 [5]),
	.datad(\b2v_inst34|Decoder2~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~47 .lut_mask = "f880";
defparam \b2v_inst34|Decoder2~47 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~47 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~47 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~47 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \b2v_inst34|Decoder2~38 (
// Equation(s):
// \b2v_inst34|Decoder2~38_combout  = (\b2v_inst34|sel60 [4] & (((!\b2v_inst34|sel60 [5] & \b2v_inst34|Decoder2~47_combout )))) # (!\b2v_inst34|sel60 [4] & (\b2v_inst34|sel60 [5] & ((!\b2v_inst34|Decoder2~47_combout ) # (!\b2v_inst34|Decoder2~40_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Decoder2~40_combout ),
	.datab(\b2v_inst34|sel60 [4]),
	.datac(\b2v_inst34|sel60 [5]),
	.datad(\b2v_inst34|Decoder2~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~38 .lut_mask = "1c30";
defparam \b2v_inst34|Decoder2~38 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~38 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~38 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~38 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \b2v_inst34|Decoder2~36 (
// Equation(s):
// \b2v_inst34|Decoder2~36_combout  = (\b2v_inst34|sel60 [2] & ((\b2v_inst34|sel60 [3] & (!\b2v_inst34|sel60 [5] & \b2v_inst34|sel60 [4])) # (!\b2v_inst34|sel60 [3] & (\b2v_inst34|sel60 [5] & !\b2v_inst34|sel60 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [3]),
	.datab(\b2v_inst34|sel60 [2]),
	.datac(\b2v_inst34|sel60 [5]),
	.datad(\b2v_inst34|sel60 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~36 .lut_mask = "0840";
defparam \b2v_inst34|Decoder2~36 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~36 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~36 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~36 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \b2v_inst34|Decoder2~39 (
// Equation(s):
// \b2v_inst34|Decoder2~39_combout  = (\b2v_inst34|Decoder2~38_combout ) # ((\b2v_inst34|sel60 [1] & (\b2v_inst34|sel60 [0] & \b2v_inst34|Decoder2~36_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Decoder2~38_combout ),
	.datab(\b2v_inst34|sel60 [1]),
	.datac(\b2v_inst34|sel60 [0]),
	.datad(\b2v_inst34|Decoder2~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~39 .lut_mask = "eaaa";
defparam \b2v_inst34|Decoder2~39 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~39 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~39 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~39 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \b2v_inst34|WideOr26 (
// Equation(s):
// \b2v_inst34|WideOr26~combout  = (!\b2v_inst34|Decoder2~45_combout  & (!\b2v_inst34|Decoder2~44_combout  & (!\b2v_inst34|Decoder2~34_combout  & !\b2v_inst34|Decoder2~39_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Decoder2~45_combout ),
	.datab(\b2v_inst34|Decoder2~44_combout ),
	.datac(\b2v_inst34|Decoder2~34_combout ),
	.datad(\b2v_inst34|Decoder2~39_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr26~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr26 .lut_mask = "0001";
defparam \b2v_inst34|WideOr26 .operation_mode = "normal";
defparam \b2v_inst34|WideOr26 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr26 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr26 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \b2v_inst34|nums_temp[2]~12 (
// Equation(s):
// \b2v_inst34|nums_temp[2]~12_combout  = ((\b2v_inst34|always2~0_combout  & ((\b2v_inst34|WideOr9~0_combout ))) # (!\b2v_inst34|always2~0_combout  & (\b2v_inst34|WideOr26~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|WideOr26~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|always2~0_combout ),
	.datad(\b2v_inst34|WideOr9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp[2]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[2]~12 .lut_mask = "fa0a";
defparam \b2v_inst34|nums_temp[2]~12 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[2]~12 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp[2]~12 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[2]~12 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \b2v_inst34|nums_temp[2] (
// Equation(s):
// \b2v_inst34|nums_temp [2] = (\b2v_inst34|nums_temp[0]~11_combout  & (((\b2v_inst34|nums_temp[2]~12_combout )))) # (!\b2v_inst34|nums_temp[0]~11_combout  & (\b2v_inst34|nums_temp [2]))

	.clk(gnd),
	.dataa(\b2v_inst34|nums_temp [2]),
	.datab(\b2v_inst34|nums_temp[0]~11_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|nums_temp[2]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[2] .lut_mask = "ee22";
defparam \b2v_inst34|nums_temp[2] .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[2] .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp[2] .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \b2v_inst14|always6~1 (
// Equation(s):
// \b2v_inst14|always6~1_combout  = (!\b2v_inst34|nums_temp [5] & (\b2v_inst34|nums_temp [4] & (\b2v_inst34|numb_temp [0] & !\b2v_inst34|nums_temp [2])))

	.clk(gnd),
	.dataa(\b2v_inst34|nums_temp [5]),
	.datab(\b2v_inst34|nums_temp [4]),
	.datac(\b2v_inst34|numb_temp [0]),
	.datad(\b2v_inst34|nums_temp [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~1 .lut_mask = "0040";
defparam \b2v_inst14|always6~1 .operation_mode = "normal";
defparam \b2v_inst14|always6~1 .output_mode = "comb_only";
defparam \b2v_inst14|always6~1 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \b2v_inst34|WideOr2~1 (
// Equation(s):
// \b2v_inst34|WideOr2~1_combout  = (!\b2v_inst34|C.01000_5760~combout  & (!\b2v_inst34|C.01110_5688~combout  & (!\b2v_inst34|C.01010_5736~combout  & \b2v_inst34|WideOr20~1_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01000_5760~combout ),
	.datab(\b2v_inst34|C.01110_5688~combout ),
	.datac(\b2v_inst34|C.01010_5736~combout ),
	.datad(\b2v_inst34|WideOr20~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr2~1 .lut_mask = "0100";
defparam \b2v_inst34|WideOr2~1 .operation_mode = "normal";
defparam \b2v_inst34|WideOr2~1 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr2~1 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr2~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \b2v_inst34|numb_temp[2]~12 (
// Equation(s):
// \b2v_inst34|numb_temp[2]~12_combout  = ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ) # ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ) # 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp[2]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[2]~12 .lut_mask = "ffcf";
defparam \b2v_inst34|numb_temp[2]~12 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[2]~12 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[2]~12 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[2]~12 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \b2v_inst34|numb_temp[2]~13 (
// Equation(s):
// \b2v_inst34|numb_temp[2]~13_combout  = (\b2v_inst34|always2~0_combout  & (((\b2v_inst34|WideOr2~1_combout )))) # (!\b2v_inst34|always2~0_combout  & (!\b2v_inst34|sel60 [0] & ((\b2v_inst34|numb_temp[2]~12_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [0]),
	.datab(\b2v_inst34|WideOr2~1_combout ),
	.datac(\b2v_inst34|always2~0_combout ),
	.datad(\b2v_inst34|numb_temp[2]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp[2]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[2]~13 .lut_mask = "c5c0";
defparam \b2v_inst34|numb_temp[2]~13 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[2]~13 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[2]~13 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[2]~13 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[2]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \b2v_inst34|numb_temp[2] (
// Equation(s):
// \b2v_inst34|numb_temp [2] = ((\b2v_inst34|numb_temp[0]~3_combout  & ((\b2v_inst34|numb_temp[2]~13_combout ))) # (!\b2v_inst34|numb_temp[0]~3_combout  & (\b2v_inst34|numb_temp [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|numb_temp [2]),
	.datac(\b2v_inst34|numb_temp[2]~13_combout ),
	.datad(\b2v_inst34|numb_temp[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[2] .lut_mask = "f0cc";
defparam \b2v_inst34|numb_temp[2] .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[2] .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[2] .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \b2v_inst34|numb_temp~5 (
// Equation(s):
// \b2v_inst34|numb_temp~5_combout  = (((!\b2v_inst34|C.01011_5724~combout  & !\b2v_inst34|C.01000_5760~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|C.01011_5724~combout ),
	.datad(\b2v_inst34|C.01000_5760~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp~5 .lut_mask = "000f";
defparam \b2v_inst34|numb_temp~5 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp~5 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp~5 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \b2v_inst34|numb_temp[6]~14 (
// Equation(s):
// \b2v_inst34|numb_temp[6]~14_combout  = ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ) # (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout  $ (!\b2v_inst34|sel60 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.datad(\b2v_inst34|sel60 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp[6]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[6]~14 .lut_mask = "fccf";
defparam \b2v_inst34|numb_temp[6]~14 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[6]~14 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[6]~14 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[6]~14 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[6]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \b2v_inst34|numb_temp[6]~15 (
// Equation(s):
// \b2v_inst34|numb_temp[6]~15_combout  = (\b2v_inst34|always2~0_combout  & (((\b2v_inst34|numb_temp~5_combout )))) # (!\b2v_inst34|always2~0_combout  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ) # 
// ((\b2v_inst34|numb_temp[6]~14_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|always2~0_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.datac(\b2v_inst34|numb_temp~5_combout ),
	.datad(\b2v_inst34|numb_temp[6]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp[6]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[6]~15 .lut_mask = "f5e4";
defparam \b2v_inst34|numb_temp[6]~15 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[6]~15 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[6]~15 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[6]~15 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[6]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \b2v_inst34|numb_temp[6] (
// Equation(s):
// \b2v_inst34|numb_temp [6] = ((\b2v_inst34|numb_temp[0]~3_combout  & ((\b2v_inst34|numb_temp[6]~15_combout ))) # (!\b2v_inst34|numb_temp[0]~3_combout  & (\b2v_inst34|numb_temp [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|numb_temp [6]),
	.datac(\b2v_inst34|numb_temp[0]~3_combout ),
	.datad(\b2v_inst34|numb_temp[6]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[6] .lut_mask = "fc0c";
defparam \b2v_inst34|numb_temp[6] .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[6] .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[6] .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[6] .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxii_lcell \b2v_inst34|WideOr7~0 (
// Equation(s):
// \b2v_inst34|WideOr7~0_combout  = ((!\b2v_inst34|C.00100_5808~combout  & (!\b2v_inst34|C.00011_5820~combout  & !\b2v_inst34|C.00010_5832~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|C.00100_5808~combout ),
	.datac(\b2v_inst34|C.00011_5820~combout ),
	.datad(\b2v_inst34|C.00010_5832~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr7~0 .lut_mask = "0003";
defparam \b2v_inst34|WideOr7~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr7~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr7~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr7~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \b2v_inst34|Decoder2~37 (
// Equation(s):
// \b2v_inst34|Decoder2~37_combout  = ((\b2v_inst34|sel60 [1] & (\b2v_inst34|sel60 [0] & \b2v_inst34|Decoder2~36_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel60 [1]),
	.datac(\b2v_inst34|sel60 [0]),
	.datad(\b2v_inst34|Decoder2~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~37 .lut_mask = "c000";
defparam \b2v_inst34|Decoder2~37 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~37 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~37 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~37 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \b2v_inst34|Decoder2~31 (
// Equation(s):
// \b2v_inst34|Decoder2~31_combout  = ((\b2v_inst34|sel60 [3] & ((!\b2v_inst34|sel60 [2]) # (!\b2v_inst34|sel60 [1]))) # (!\b2v_inst34|sel60 [3] & ((\b2v_inst34|sel60 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [1]),
	.datab(vcc),
	.datac(\b2v_inst34|sel60 [3]),
	.datad(\b2v_inst34|sel60 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~31 .lut_mask = "5ff0";
defparam \b2v_inst34|Decoder2~31 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~31 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~31 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~31 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \b2v_inst34|Decoder2~43 (
// Equation(s):
// \b2v_inst34|Decoder2~43_combout  = ((\b2v_inst34|Decoder2~31_combout  & (!\b2v_inst34|sel60 [5] & \b2v_inst34|sel60 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Decoder2~31_combout ),
	.datac(\b2v_inst34|sel60 [5]),
	.datad(\b2v_inst34|sel60 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~43 .lut_mask = "0c00";
defparam \b2v_inst34|Decoder2~43 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~43 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~43 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~43 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \b2v_inst34|WideOr28~0 (
// Equation(s):
// \b2v_inst34|WideOr28~0_combout  = (!\b2v_inst34|Decoder2~37_combout  & (!\b2v_inst34|Decoder2~38_combout  & (!\b2v_inst34|Decoder2~43_combout  & !\b2v_inst34|Decoder2~44_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Decoder2~37_combout ),
	.datab(\b2v_inst34|Decoder2~38_combout ),
	.datac(\b2v_inst34|Decoder2~43_combout ),
	.datad(\b2v_inst34|Decoder2~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr28~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr28~0 .lut_mask = "0001";
defparam \b2v_inst34|WideOr28~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr28~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr28~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr28~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr28~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \b2v_inst34|nums_temp[1]~15 (
// Equation(s):
// \b2v_inst34|nums_temp[1]~15_combout  = ((\b2v_inst34|always2~0_combout  & (\b2v_inst34|WideOr7~0_combout )) # (!\b2v_inst34|always2~0_combout  & ((\b2v_inst34|WideOr28~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|WideOr7~0_combout ),
	.datac(\b2v_inst34|WideOr28~0_combout ),
	.datad(\b2v_inst34|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp[1]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[1]~15 .lut_mask = "ccf0";
defparam \b2v_inst34|nums_temp[1]~15 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[1]~15 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp[1]~15 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[1]~15 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[1]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \b2v_inst34|nums_temp[1] (
// Equation(s):
// \b2v_inst34|nums_temp [1] = ((\b2v_inst34|nums_temp[0]~11_combout  & ((\b2v_inst34|nums_temp[1]~15_combout ))) # (!\b2v_inst34|nums_temp[0]~11_combout  & (\b2v_inst34|nums_temp [1])))

	.clk(gnd),
	.dataa(\b2v_inst34|nums_temp [1]),
	.datab(vcc),
	.datac(\b2v_inst34|nums_temp[0]~11_combout ),
	.datad(\b2v_inst34|nums_temp[1]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[1] .lut_mask = "fa0a";
defparam \b2v_inst34|nums_temp[1] .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[1] .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp[1] .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \b2v_inst34|nums_temp~16 (
// Equation(s):
// \b2v_inst34|nums_temp~16_combout  = (((!\b2v_inst34|Decoder2~34_combout  & !\b2v_inst34|Decoder2~44_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Decoder2~34_combout ),
	.datad(\b2v_inst34|Decoder2~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp~16 .lut_mask = "000f";
defparam \b2v_inst34|nums_temp~16 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp~16 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp~16 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp~16 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \b2v_inst34|nums_temp[6]~17 (
// Equation(s):
// \b2v_inst34|nums_temp[6]~17_combout  = (\b2v_inst34|always2~0_combout  & (((\b2v_inst34|C.00010_5832~combout ) # (\b2v_inst34|C.00101_5796~combout )))) # (!\b2v_inst34|always2~0_combout  & (!\b2v_inst34|nums_temp~16_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|nums_temp~16_combout ),
	.datab(\b2v_inst34|C.00010_5832~combout ),
	.datac(\b2v_inst34|C.00101_5796~combout ),
	.datad(\b2v_inst34|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp[6]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[6]~17 .lut_mask = "fc55";
defparam \b2v_inst34|nums_temp[6]~17 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[6]~17 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp[6]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[6]~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[6]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \b2v_inst34|nums_temp[3] (
// Equation(s):
// \b2v_inst34|nums_temp [3] = ((\b2v_inst34|nums_temp[0]~11_combout  & ((!\b2v_inst34|nums_temp[6]~17_combout ))) # (!\b2v_inst34|nums_temp[0]~11_combout  & (\b2v_inst34|nums_temp [3])))

	.clk(gnd),
	.dataa(\b2v_inst34|nums_temp [3]),
	.datab(vcc),
	.datac(\b2v_inst34|nums_temp[0]~11_combout ),
	.datad(\b2v_inst34|nums_temp[6]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[3] .lut_mask = "0afa";
defparam \b2v_inst34|nums_temp[3] .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[3] .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp[3] .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \b2v_inst14|always6~2 (
// Equation(s):
// \b2v_inst14|always6~2_combout  = (!\b2v_inst34|numb_temp [2] & (\b2v_inst34|numb_temp [6] & (\b2v_inst34|nums_temp [1] & \b2v_inst34|nums_temp [3])))

	.clk(gnd),
	.dataa(\b2v_inst34|numb_temp [2]),
	.datab(\b2v_inst34|numb_temp [6]),
	.datac(\b2v_inst34|nums_temp [1]),
	.datad(\b2v_inst34|nums_temp [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~2 .lut_mask = "4000";
defparam \b2v_inst14|always6~2 .operation_mode = "normal";
defparam \b2v_inst14|always6~2 .output_mode = "comb_only";
defparam \b2v_inst14|always6~2 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~2 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \b2v_inst34|Mux11~0 (
// Equation(s):
// \b2v_inst34|Mux11~0_combout  = ((!\b2v_inst34|sel60 [0] & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout  & \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel60 [0]),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux11~0 .lut_mask = "0300";
defparam \b2v_inst34|Mux11~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux11~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux11~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux11~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \b2v_inst34|numb_temp[4]~7 (
// Equation(s):
// \b2v_inst34|numb_temp[4]~7_combout  = (\b2v_inst34|always2~0_combout  & (((!\b2v_inst34|C.01001_5748~combout )))) # (!\b2v_inst34|always2~0_combout  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ) # 
// ((!\b2v_inst34|Mux11~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.datab(\b2v_inst34|C.01001_5748~combout ),
	.datac(\b2v_inst34|always2~0_combout ),
	.datad(\b2v_inst34|Mux11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp[4]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[4]~7 .lut_mask = "3a3f";
defparam \b2v_inst34|numb_temp[4]~7 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[4]~7 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[4]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[4]~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[4]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \b2v_inst34|numb_temp[4] (
// Equation(s):
// \b2v_inst34|numb_temp [4] = ((\b2v_inst34|numb_temp[0]~3_combout  & ((\b2v_inst34|numb_temp[4]~7_combout ))) # (!\b2v_inst34|numb_temp[0]~3_combout  & (\b2v_inst34|numb_temp [4])))

	.clk(gnd),
	.dataa(\b2v_inst34|numb_temp [4]),
	.datab(vcc),
	.datac(\b2v_inst34|numb_temp[0]~3_combout ),
	.datad(\b2v_inst34|numb_temp[4]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[4] .lut_mask = "fa0a";
defparam \b2v_inst34|numb_temp[4] .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[4] .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[4] .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \b2v_inst34|numb_temp[5]~8 (
// Equation(s):
// \b2v_inst34|numb_temp[5]~8_combout  = (((!\b2v_inst34|C.01101_5700~combout  & !\b2v_inst34|C.01100_5712~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|C.01101_5700~combout ),
	.datad(\b2v_inst34|C.01100_5712~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp[5]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[5]~8 .lut_mask = "000f";
defparam \b2v_inst34|numb_temp[5]~8 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[5]~8 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[5]~8 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[5]~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[5]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \b2v_inst34|Mux10~0 (
// Equation(s):
// \b2v_inst34|Mux10~0_combout  = ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout  & (\b2v_inst34|sel60 [0] $ (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel60 [0]),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux10~0 .lut_mask = "30c0";
defparam \b2v_inst34|Mux10~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux10~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux10~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux10~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \b2v_inst34|numb_temp[5]~9 (
// Equation(s):
// \b2v_inst34|numb_temp[5]~9_combout  = (\b2v_inst34|always2~0_combout  & (\b2v_inst34|numb_temp[5]~8_combout )) # (!\b2v_inst34|always2~0_combout  & (((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ) # (!\b2v_inst34|Mux10~0_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb_temp[5]~8_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.datac(\b2v_inst34|always2~0_combout ),
	.datad(\b2v_inst34|Mux10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp[5]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[5]~9 .lut_mask = "acaf";
defparam \b2v_inst34|numb_temp[5]~9 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[5]~9 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[5]~9 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[5]~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[5]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \b2v_inst34|numb_temp[5] (
// Equation(s):
// \b2v_inst34|numb_temp [5] = ((\b2v_inst34|numb_temp[0]~3_combout  & ((\b2v_inst34|numb_temp[5]~9_combout ))) # (!\b2v_inst34|numb_temp[0]~3_combout  & (\b2v_inst34|numb_temp [5])))

	.clk(gnd),
	.dataa(\b2v_inst34|numb_temp [5]),
	.datab(vcc),
	.datac(\b2v_inst34|numb_temp[0]~3_combout ),
	.datad(\b2v_inst34|numb_temp[5]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[5] .lut_mask = "fa0a";
defparam \b2v_inst34|numb_temp[5] .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[5] .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[5] .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \b2v_inst34|numb_temp[1]~1 (
// Equation(s):
// \b2v_inst34|numb_temp[1]~1_combout  = (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ) # ((\b2v_inst34|sel60 [0] & (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout )) # (!\b2v_inst34|sel60 [0] & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ) # (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [0]),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[1]~1 .lut_mask = "f4fd";
defparam \b2v_inst34|numb_temp[1]~1 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[1]~1 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[1]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[1]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \b2v_inst34|numb_temp[1]~2 (
// Equation(s):
// \b2v_inst34|numb_temp[1]~2_combout  = (\b2v_inst34|always2~0_combout  & (!\b2v_inst34|C.01001_5748~combout  & (\b2v_inst34|numb_temp[1]~0_combout ))) # (!\b2v_inst34|always2~0_combout  & (((\b2v_inst34|numb_temp[1]~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01001_5748~combout ),
	.datab(\b2v_inst34|numb_temp[1]~0_combout ),
	.datac(\b2v_inst34|always2~0_combout ),
	.datad(\b2v_inst34|numb_temp[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[1]~2 .lut_mask = "4f40";
defparam \b2v_inst34|numb_temp[1]~2 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[1]~2 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[1]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[1]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \b2v_inst34|numb_temp[1] (
// Equation(s):
// \b2v_inst34|numb_temp [1] = ((\b2v_inst34|numb_temp[0]~3_combout  & ((\b2v_inst34|numb_temp[1]~2_combout ))) # (!\b2v_inst34|numb_temp[0]~3_combout  & (\b2v_inst34|numb_temp [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|numb_temp [1]),
	.datac(\b2v_inst34|numb_temp[1]~2_combout ),
	.datad(\b2v_inst34|numb_temp[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[1] .lut_mask = "f0cc";
defparam \b2v_inst34|numb_temp[1] .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[1] .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[1] .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \b2v_inst34|numb_temp[3]~4 (
// Equation(s):
// \b2v_inst34|numb_temp[3]~4_combout  = (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ) # ((\b2v_inst34|sel60 [0] & (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout  $ 
// (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ))) # (!\b2v_inst34|sel60 [0] & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ) # (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [0]),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[3]~4 .lut_mask = "ff6d";
defparam \b2v_inst34|numb_temp[3]~4 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[3]~4 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[3]~4 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[3]~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \b2v_inst34|numb_temp[3]~6 (
// Equation(s):
// \b2v_inst34|numb_temp[3]~6_combout  = (\b2v_inst34|always2~0_combout  & (!\b2v_inst34|C.01110_5688~combout  & (\b2v_inst34|numb_temp~5_combout ))) # (!\b2v_inst34|always2~0_combout  & (((\b2v_inst34|numb_temp[3]~4_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|always2~0_combout ),
	.datab(\b2v_inst34|C.01110_5688~combout ),
	.datac(\b2v_inst34|numb_temp~5_combout ),
	.datad(\b2v_inst34|numb_temp[3]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp[3]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[3]~6 .lut_mask = "7520";
defparam \b2v_inst34|numb_temp[3]~6 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[3]~6 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[3]~6 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[3]~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[3]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \b2v_inst34|numb_temp[3] (
// Equation(s):
// \b2v_inst34|numb_temp [3] = ((\b2v_inst34|numb_temp[0]~3_combout  & ((\b2v_inst34|numb_temp[3]~6_combout ))) # (!\b2v_inst34|numb_temp[0]~3_combout  & (\b2v_inst34|numb_temp [3])))

	.clk(gnd),
	.dataa(\b2v_inst34|numb_temp [3]),
	.datab(vcc),
	.datac(\b2v_inst34|numb_temp[0]~3_combout ),
	.datad(\b2v_inst34|numb_temp[3]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[3] .lut_mask = "fa0a";
defparam \b2v_inst34|numb_temp[3] .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[3] .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[3] .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \b2v_inst14|always6~0 (
// Equation(s):
// \b2v_inst14|always6~0_combout  = (\b2v_inst34|numb_temp [4] & (\b2v_inst34|numb_temp [5] & (\b2v_inst34|numb_temp [1] & \b2v_inst34|numb_temp [3])))

	.clk(gnd),
	.dataa(\b2v_inst34|numb_temp [4]),
	.datab(\b2v_inst34|numb_temp [5]),
	.datac(\b2v_inst34|numb_temp [1]),
	.datad(\b2v_inst34|numb_temp [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~0 .lut_mask = "8000";
defparam \b2v_inst14|always6~0 .operation_mode = "normal";
defparam \b2v_inst14|always6~0 .output_mode = "comb_only";
defparam \b2v_inst14|always6~0 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \b2v_inst14|always6~3 (
// Equation(s):
// \b2v_inst14|always6~3_combout  = (\b2v_inst34|nums_temp [0] & (\b2v_inst14|always6~1_combout  & (\b2v_inst14|always6~2_combout  & \b2v_inst14|always6~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|nums_temp [0]),
	.datab(\b2v_inst14|always6~1_combout ),
	.datac(\b2v_inst14|always6~2_combout ),
	.datad(\b2v_inst14|always6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~3 .lut_mask = "8000";
defparam \b2v_inst14|always6~3 .operation_mode = "normal";
defparam \b2v_inst14|always6~3 .output_mode = "comb_only";
defparam \b2v_inst14|always6~3 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~3 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxii_lcell \b2v_inst14|Selector7~0 (
// Equation(s):
// \b2v_inst14|Selector7~0_combout  = (((\b2v_inst14|cur_state.0111_2819~combout ) # (\b2v_inst14|cur_state.0110_2858~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|cur_state.0111_2819~combout ),
	.datad(\b2v_inst14|cur_state.0110_2858~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector7~0 .lut_mask = "fff0";
defparam \b2v_inst14|Selector7~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector7~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector7~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector7~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxii_lcell \b2v_inst14|Selector7~1 (
// Equation(s):
// \b2v_inst14|Selector7~1_combout  = (!\b2v_inst14|always6~7_combout  & ((\b2v_inst14|cur_state.0101_2897~combout ) # ((!\b2v_inst14|always6~3_combout  & \b2v_inst14|Selector7~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~3_combout ),
	.datab(\b2v_inst14|cur_state.0101_2897~combout ),
	.datac(\b2v_inst14|always6~7_combout ),
	.datad(\b2v_inst14|Selector7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector7~1 .lut_mask = "0d0c";
defparam \b2v_inst14|Selector7~1 .operation_mode = "normal";
defparam \b2v_inst14|Selector7~1 .output_mode = "comb_only";
defparam \b2v_inst14|Selector7~1 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector7~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \b2v_inst14|Selector7~2 (
// Equation(s):
// \b2v_inst14|Selector7~2_combout  = ((\b2v_inst14|cur_state.0001_3053~combout ) # ((\b2v_inst14|Selector7~1_combout  & !\b2v_inst14|cnt_b0[0]~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0001_3053~combout ),
	.datac(\b2v_inst14|Selector7~1_combout ),
	.datad(\b2v_inst14|cnt_b0[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector7~2 .lut_mask = "ccfc";
defparam \b2v_inst14|Selector7~2 .operation_mode = "normal";
defparam \b2v_inst14|Selector7~2 .output_mode = "comb_only";
defparam \b2v_inst14|Selector7~2 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector7~2 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \b2v_inst14|cur_state.0000_3092 (
// Equation(s):
// \b2v_inst14|cur_state.0000_3092~combout  = ((\b2v_inst14|Selector122~0_combout  & ((\b2v_inst14|cur_state.0000_3092~combout ))) # (!\b2v_inst14|Selector122~0_combout  & (\b2v_inst14|Selector7~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector122~0_combout ),
	.datac(\b2v_inst14|Selector7~2_combout ),
	.datad(\b2v_inst14|cur_state.0000_3092~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.0000_3092~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.0000_3092 .lut_mask = "fc30";
defparam \b2v_inst14|cur_state.0000_3092 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.0000_3092 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.0000_3092 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.0000_3092 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.0000_3092 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \b2v_inst14|Selector122~0 (
// Equation(s):
// \b2v_inst14|Selector122~0_combout  = ((\b2v_inst14|cnt_b0[0]~3_combout  & ((\b2v_inst14|cur_state.0001_3053~combout ))) # (!\b2v_inst14|cnt_b0[0]~3_combout  & (\b2v_inst14|cur_state.0000_3092~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_b0[0]~3_combout ),
	.datac(\b2v_inst14|cur_state.0000_3092~combout ),
	.datad(\b2v_inst14|cur_state.0001_3053~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector122~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector122~0 .lut_mask = "fc30";
defparam \b2v_inst14|Selector122~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector122~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector122~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector122~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector122~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \b2v_inst14|Selector12~0 (
// Equation(s):
// \b2v_inst14|Selector12~0_combout  = (\b2v_inst14|cnt_b0[0]~3_combout  & ((\b2v_inst14|cur_state.0101_2897~combout ) # ((\b2v_inst14|Selector7~0_combout )))) # (!\b2v_inst14|cnt_b0[0]~3_combout  & (((\b2v_inst14|Selector7~0_combout  & 
// \b2v_inst14|always6~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_b0[0]~3_combout ),
	.datab(\b2v_inst14|cur_state.0101_2897~combout ),
	.datac(\b2v_inst14|Selector7~0_combout ),
	.datad(\b2v_inst14|always6~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector12~0 .lut_mask = "f8a8";
defparam \b2v_inst14|Selector12~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector12~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector12~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector12~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \b2v_inst14|Selector12~1 (
// Equation(s):
// \b2v_inst14|Selector12~1_combout  = (!\b2v_inst14|always6~7_combout  & (((\b2v_inst14|Selector12~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~7_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst14|Selector12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector12~1 .lut_mask = "5500";
defparam \b2v_inst14|Selector12~1 .operation_mode = "normal";
defparam \b2v_inst14|Selector12~1 .output_mode = "comb_only";
defparam \b2v_inst14|Selector12~1 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector12~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \b2v_inst14|cur_state.0101_2897 (
// Equation(s):
// \b2v_inst14|cur_state.0101_2897~combout  = ((\b2v_inst14|Selector122~0_combout  & (\b2v_inst14|cur_state.0101_2897~combout )) # (!\b2v_inst14|Selector122~0_combout  & ((\b2v_inst14|Selector12~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector122~0_combout ),
	.datac(\b2v_inst14|cur_state.0101_2897~combout ),
	.datad(\b2v_inst14|Selector12~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.0101_2897~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.0101_2897 .lut_mask = "f3c0";
defparam \b2v_inst14|cur_state.0101_2897 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.0101_2897 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.0101_2897 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.0101_2897 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.0101_2897 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \b2v_inst14|WideOr5~0 (
// Equation(s):
// \b2v_inst14|WideOr5~0_combout  = ((!\b2v_inst14|cur_state.0111_2819~combout  & (!\b2v_inst14|cur_state.0101_2897~combout  & !\b2v_inst14|cur_state.0001_3053~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0111_2819~combout ),
	.datac(\b2v_inst14|cur_state.0101_2897~combout ),
	.datad(\b2v_inst14|cur_state.0001_3053~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideOr5~0 .lut_mask = "0003";
defparam \b2v_inst14|WideOr5~0 .operation_mode = "normal";
defparam \b2v_inst14|WideOr5~0 .output_mode = "comb_only";
defparam \b2v_inst14|WideOr5~0 .register_cascade_mode = "off";
defparam \b2v_inst14|WideOr5~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \b2v_inst34|Equal3~0 (
// Equation(s):
// \b2v_inst34|Equal3~0_combout  = ((\b2v_inst14|WideOr5~0_combout  & (\b2v_inst14|WideOr3~0_combout  & !\b2v_inst30|col_g[4]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|WideOr5~0_combout ),
	.datac(\b2v_inst14|WideOr3~0_combout ),
	.datad(\b2v_inst30|col_g[4]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Equal3~0 .lut_mask = "00c0";
defparam \b2v_inst34|Equal3~0 .operation_mode = "normal";
defparam \b2v_inst34|Equal3~0 .output_mode = "comb_only";
defparam \b2v_inst34|Equal3~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Equal3~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \b2v_inst34|sel60[0] (
// Equation(s):
// \b2v_inst34|sel60 [0] = (!\b2v_inst34|Equal3~0_combout  & ((\b2v_inst34|sel60[5]~0_combout  & ((\b2v_inst34|Add1~17_combout ))) # (!\b2v_inst34|sel60[5]~0_combout  & (\b2v_inst34|sel60 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [0]),
	.datab(\b2v_inst34|Add1~17_combout ),
	.datac(\b2v_inst34|Equal3~0_combout ),
	.datad(\b2v_inst34|sel60[5]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|sel60 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|sel60[0] .lut_mask = "0c0a";
defparam \b2v_inst34|sel60[0] .operation_mode = "normal";
defparam \b2v_inst34|sel60[0] .output_mode = "comb_only";
defparam \b2v_inst34|sel60[0] .register_cascade_mode = "off";
defparam \b2v_inst34|sel60[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|sel60[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \b2v_inst34|Add1~18 (
// Equation(s):
// \b2v_inst34|Add1~18_combout  = \b2v_inst34|sel60 [1] $ ((((\b2v_inst34|Add1~14 ))))
// \b2v_inst34|Add1~20  = CARRY(((!\b2v_inst34|Add1~14 )) # (!\b2v_inst34|sel60 [1]))
// \b2v_inst34|Add1~20COUT1_38  = CARRY(((!\b2v_inst34|Add1~14COUT1_37 )) # (!\b2v_inst34|sel60 [1]))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Add1~14 ),
	.cin1(\b2v_inst34|Add1~14COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~18_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Add1~20 ),
	.cout1(\b2v_inst34|Add1~20COUT1_38 ));
// synopsys translate_off
defparam \b2v_inst34|Add1~18 .cin0_used = "true";
defparam \b2v_inst34|Add1~18 .cin1_used = "true";
defparam \b2v_inst34|Add1~18 .lut_mask = "5a5f";
defparam \b2v_inst34|Add1~18 .operation_mode = "arithmetic";
defparam \b2v_inst34|Add1~18 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~18 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~18 .sum_lutc_input = "cin";
defparam \b2v_inst34|Add1~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \b2v_inst34|Add1~24 (
// Equation(s):
// \b2v_inst34|Add1~24_combout  = \b2v_inst34|sel60 [2] $ ((((!\b2v_inst34|Add1~20 ))))
// \b2v_inst34|Add1~26  = CARRY((\b2v_inst34|sel60 [2] & ((!\b2v_inst34|Add1~20 ))))
// \b2v_inst34|Add1~26COUT1_39  = CARRY((\b2v_inst34|sel60 [2] & ((!\b2v_inst34|Add1~20COUT1_38 ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Add1~20 ),
	.cin1(\b2v_inst34|Add1~20COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~24_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Add1~26 ),
	.cout1(\b2v_inst34|Add1~26COUT1_39 ));
// synopsys translate_off
defparam \b2v_inst34|Add1~24 .cin0_used = "true";
defparam \b2v_inst34|Add1~24 .cin1_used = "true";
defparam \b2v_inst34|Add1~24 .lut_mask = "a50a";
defparam \b2v_inst34|Add1~24 .operation_mode = "arithmetic";
defparam \b2v_inst34|Add1~24 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~24 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~24 .sum_lutc_input = "cin";
defparam \b2v_inst34|Add1~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \b2v_inst34|Add1~6 (
// Equation(s):
// \b2v_inst34|Add1~6_combout  = (\b2v_inst34|sel60 [3] $ ((\b2v_inst34|Add1~26 )))
// \b2v_inst34|Add1~8  = CARRY(((!\b2v_inst34|Add1~26COUT1_39 ) # (!\b2v_inst34|sel60 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel60 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Add1~26 ),
	.cin1(\b2v_inst34|Add1~26COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~6_combout ),
	.regout(),
	.cout(\b2v_inst34|Add1~8 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add1~6 .cin0_used = "true";
defparam \b2v_inst34|Add1~6 .cin1_used = "true";
defparam \b2v_inst34|Add1~6 .lut_mask = "3c3f";
defparam \b2v_inst34|Add1~6 .operation_mode = "arithmetic";
defparam \b2v_inst34|Add1~6 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~6 .sum_lutc_input = "cin";
defparam \b2v_inst34|Add1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \b2v_inst34|Add1~5 (
// Equation(s):
// \b2v_inst34|Add1~5_combout  = ((\b2v_inst34|Add1~0_combout  & ((\b2v_inst34|Equal14~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Add1~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|Equal14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add1~5 .lut_mask = "cc00";
defparam \b2v_inst34|Add1~5 .operation_mode = "normal";
defparam \b2v_inst34|Add1~5 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \b2v_inst34|sel60[4] (
// Equation(s):
// \b2v_inst34|sel60 [4] = (!\b2v_inst34|Equal3~0_combout  & ((\b2v_inst34|sel60[5]~0_combout  & (\b2v_inst34|Add1~5_combout )) # (!\b2v_inst34|sel60[5]~0_combout  & ((\b2v_inst34|sel60 [4])))))

	.clk(gnd),
	.dataa(\b2v_inst34|Add1~5_combout ),
	.datab(\b2v_inst34|sel60 [4]),
	.datac(\b2v_inst34|Equal3~0_combout ),
	.datad(\b2v_inst34|sel60[5]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|sel60 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|sel60[4] .lut_mask = "0a0c";
defparam \b2v_inst34|sel60[4] .operation_mode = "normal";
defparam \b2v_inst34|sel60[4] .output_mode = "comb_only";
defparam \b2v_inst34|sel60[4] .register_cascade_mode = "off";
defparam \b2v_inst34|sel60[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|sel60[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \b2v_inst34|Equal14~0 (
// Equation(s):
// \b2v_inst34|Equal14~0_combout  = ((\b2v_inst34|sel60 [0]) # ((\b2v_inst34|sel60 [1]) # (!\b2v_inst34|sel60 [5]))) # (!\b2v_inst34|sel60 [2])

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [2]),
	.datab(\b2v_inst34|sel60 [0]),
	.datac(\b2v_inst34|sel60 [5]),
	.datad(\b2v_inst34|sel60 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Equal14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Equal14~0 .lut_mask = "ffdf";
defparam \b2v_inst34|Equal14~0 .operation_mode = "normal";
defparam \b2v_inst34|Equal14~0 .output_mode = "comb_only";
defparam \b2v_inst34|Equal14~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Equal14~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Equal14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \b2v_inst34|Equal14~1 (
// Equation(s):
// \b2v_inst34|Equal14~1_combout  = (\b2v_inst34|Equal14~0_combout ) # ((\b2v_inst34|sel60 [2] & ((!\b2v_inst34|sel60 [4]) # (!\b2v_inst34|sel60 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [2]),
	.datab(\b2v_inst34|sel60 [3]),
	.datac(\b2v_inst34|sel60 [4]),
	.datad(\b2v_inst34|Equal14~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Equal14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Equal14~1 .lut_mask = "ff2a";
defparam \b2v_inst34|Equal14~1 .operation_mode = "normal";
defparam \b2v_inst34|Equal14~1 .output_mode = "comb_only";
defparam \b2v_inst34|Equal14~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Equal14~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Equal14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \b2v_inst34|Add1~23 (
// Equation(s):
// \b2v_inst34|Add1~23_combout  = (((\b2v_inst34|Equal14~1_combout  & \b2v_inst34|Add1~18_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Equal14~1_combout ),
	.datad(\b2v_inst34|Add1~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add1~23 .lut_mask = "f000";
defparam \b2v_inst34|Add1~23 .operation_mode = "normal";
defparam \b2v_inst34|Add1~23 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~23 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~23 .sum_lutc_input = "datac";
defparam \b2v_inst34|Add1~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \b2v_inst34|sel60[1] (
// Equation(s):
// \b2v_inst34|sel60 [1] = (!\b2v_inst34|Equal3~0_combout  & ((\b2v_inst34|sel60[5]~0_combout  & (\b2v_inst34|Add1~23_combout )) # (!\b2v_inst34|sel60[5]~0_combout  & ((\b2v_inst34|sel60 [1])))))

	.clk(gnd),
	.dataa(\b2v_inst34|Add1~23_combout ),
	.datab(\b2v_inst34|sel60 [1]),
	.datac(\b2v_inst34|Equal3~0_combout ),
	.datad(\b2v_inst34|sel60[5]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|sel60 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|sel60[1] .lut_mask = "0a0c";
defparam \b2v_inst34|sel60[1] .operation_mode = "normal";
defparam \b2v_inst34|sel60[1] .output_mode = "comb_only";
defparam \b2v_inst34|sel60[1] .register_cascade_mode = "off";
defparam \b2v_inst34|sel60[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|sel60[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \b2v_inst34|Add1~29 (
// Equation(s):
// \b2v_inst34|Add1~29_combout  = (((\b2v_inst34|Add1~24_combout  & \b2v_inst34|Equal14~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Add1~24_combout ),
	.datad(\b2v_inst34|Equal14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add1~29 .lut_mask = "f000";
defparam \b2v_inst34|Add1~29 .operation_mode = "normal";
defparam \b2v_inst34|Add1~29 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~29 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~29 .sum_lutc_input = "datac";
defparam \b2v_inst34|Add1~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \b2v_inst34|sel60[2] (
// Equation(s):
// \b2v_inst34|sel60 [2] = (!\b2v_inst34|Equal3~0_combout  & ((\b2v_inst34|sel60[5]~0_combout  & ((\b2v_inst34|Add1~29_combout ))) # (!\b2v_inst34|sel60[5]~0_combout  & (\b2v_inst34|sel60 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [2]),
	.datab(\b2v_inst34|Add1~29_combout ),
	.datac(\b2v_inst34|Equal3~0_combout ),
	.datad(\b2v_inst34|sel60[5]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|sel60 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|sel60[2] .lut_mask = "0c0a";
defparam \b2v_inst34|sel60[2] .operation_mode = "normal";
defparam \b2v_inst34|sel60[2] .output_mode = "comb_only";
defparam \b2v_inst34|sel60[2] .register_cascade_mode = "off";
defparam \b2v_inst34|sel60[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|sel60[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \b2v_inst34|Add1~11 (
// Equation(s):
// \b2v_inst34|Add1~11_combout  = (((\b2v_inst34|Add1~6_combout  & \b2v_inst34|Equal14~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Add1~6_combout ),
	.datad(\b2v_inst34|Equal14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add1~11 .lut_mask = "f000";
defparam \b2v_inst34|Add1~11 .operation_mode = "normal";
defparam \b2v_inst34|Add1~11 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~11 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~11 .sum_lutc_input = "datac";
defparam \b2v_inst34|Add1~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N0
maxii_lcell \b2v_inst34|sel60[3] (
// Equation(s):
// \b2v_inst34|sel60 [3] = (!\b2v_inst34|Equal3~0_combout  & ((\b2v_inst34|sel60[5]~0_combout  & (\b2v_inst34|Add1~11_combout )) # (!\b2v_inst34|sel60[5]~0_combout  & ((\b2v_inst34|sel60 [3])))))

	.clk(gnd),
	.dataa(\b2v_inst34|Add1~11_combout ),
	.datab(\b2v_inst34|sel60 [3]),
	.datac(\b2v_inst34|Equal3~0_combout ),
	.datad(\b2v_inst34|sel60[5]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|sel60 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|sel60[3] .lut_mask = "0a0c";
defparam \b2v_inst34|sel60[3] .operation_mode = "normal";
defparam \b2v_inst34|sel60[3] .output_mode = "comb_only";
defparam \b2v_inst34|sel60[3] .register_cascade_mode = "off";
defparam \b2v_inst34|sel60[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|sel60[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \b2v_inst34|Decoder2~41 (
// Equation(s):
// \b2v_inst34|Decoder2~41_combout  = (\b2v_inst34|sel60 [3]) # (((\b2v_inst34|sel60 [2]) # (\b2v_inst34|sel60 [1])))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [3]),
	.datab(vcc),
	.datac(\b2v_inst34|sel60 [2]),
	.datad(\b2v_inst34|sel60 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~41 .lut_mask = "fffa";
defparam \b2v_inst34|Decoder2~41 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~41 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~41 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~41 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \b2v_inst34|Decoder2~34 (
// Equation(s):
// \b2v_inst34|Decoder2~34_combout  = (\b2v_inst34|sel60 [5] & ((\b2v_inst34|sel60 [4] & ((!\b2v_inst34|Decoder2~41_combout ))) # (!\b2v_inst34|sel60 [4] & (\b2v_inst34|sel60 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [3]),
	.datab(\b2v_inst34|Decoder2~41_combout ),
	.datac(\b2v_inst34|sel60 [4]),
	.datad(\b2v_inst34|sel60 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~34 .lut_mask = "3a00";
defparam \b2v_inst34|Decoder2~34 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~34 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~34 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~34 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \b2v_inst34|WideOr21~12 (
// Equation(s):
// \b2v_inst34|WideOr21~12_combout  = (\b2v_inst34|sel60 [5] & (\b2v_inst34|sel60 [4] & ((\b2v_inst34|Decoder2~40_combout ) # (\b2v_inst34|sel60 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Decoder2~40_combout ),
	.datab(\b2v_inst34|sel60 [5]),
	.datac(\b2v_inst34|sel60 [4]),
	.datad(\b2v_inst34|sel60 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr21~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr21~12 .lut_mask = "c080";
defparam \b2v_inst34|WideOr21~12 .operation_mode = "normal";
defparam \b2v_inst34|WideOr21~12 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr21~12 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr21~12 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr21~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \b2v_inst34|Decoder2~35 (
// Equation(s):
// \b2v_inst34|Decoder2~35_combout  = ((!\b2v_inst34|sel60 [4] & (!\b2v_inst34|sel60 [5] & \b2v_inst34|Decoder2~42_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel60 [4]),
	.datac(\b2v_inst34|sel60 [5]),
	.datad(\b2v_inst34|Decoder2~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~35 .lut_mask = "0300";
defparam \b2v_inst34|Decoder2~35 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~35 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~35 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~35 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \b2v_inst34|WideOr21~11 (
// Equation(s):
// \b2v_inst34|WideOr21~11_combout  = (\b2v_inst34|Decoder2~34_combout ) # ((\b2v_inst34|WideOr21~12_combout ) # ((\b2v_inst34|Decoder2~35_combout ) # (!\b2v_inst34|WideOr28~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Decoder2~34_combout ),
	.datab(\b2v_inst34|WideOr21~12_combout ),
	.datac(\b2v_inst34|Decoder2~35_combout ),
	.datad(\b2v_inst34|WideOr28~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr21~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr21~11 .lut_mask = "feff";
defparam \b2v_inst34|WideOr21~11 .operation_mode = "normal";
defparam \b2v_inst34|WideOr21~11 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr21~11 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr21~11 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr21~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \b2v_inst34|WideOr2 (
// Equation(s):
// \b2v_inst34|WideOr2~combout  = (\b2v_inst34|WideOr2~0_combout  & ((\b2v_inst34|C.00001_5844~combout ) # ((\b2v_inst34|C.00011_5820~combout ) # (!\b2v_inst34|WideOr9~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00001_5844~combout ),
	.datab(\b2v_inst34|WideOr9~0_combout ),
	.datac(\b2v_inst34|C.00011_5820~combout ),
	.datad(\b2v_inst34|WideOr2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr2~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr2 .lut_mask = "fb00";
defparam \b2v_inst34|WideOr2 .operation_mode = "normal";
defparam \b2v_inst34|WideOr2 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr2 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr2 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \b2v_inst34|nums_temp[0]~11 (
// Equation(s):
// \b2v_inst34|nums_temp[0]~11_combout  = ((\b2v_inst34|always2~0_combout  & ((\b2v_inst34|WideOr2~combout ))) # (!\b2v_inst34|always2~0_combout  & (\b2v_inst34|WideOr21~11_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|WideOr21~11_combout ),
	.datac(\b2v_inst34|WideOr2~combout ),
	.datad(\b2v_inst34|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp[0]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[0]~11 .lut_mask = "f0cc";
defparam \b2v_inst34|nums_temp[0]~11 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[0]~11 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp[0]~11 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[0]~11 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[0]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \b2v_inst34|nums_temp[4]~14 (
// Equation(s):
// \b2v_inst34|nums_temp[4]~14_combout  = (\b2v_inst34|always2~0_combout  & (\b2v_inst34|C.00011_5820~combout )) # (!\b2v_inst34|always2~0_combout  & (((\b2v_inst34|Decoder2~43_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|always2~0_combout ),
	.datab(\b2v_inst34|C.00011_5820~combout ),
	.datac(\b2v_inst34|Decoder2~43_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp[4]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[4]~14 .lut_mask = "d8d8";
defparam \b2v_inst34|nums_temp[4]~14 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[4]~14 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp[4]~14 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[4]~14 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[4]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \b2v_inst34|nums_temp[4] (
// Equation(s):
// \b2v_inst34|nums_temp [4] = ((\b2v_inst34|nums_temp[0]~11_combout  & ((!\b2v_inst34|nums_temp[4]~14_combout ))) # (!\b2v_inst34|nums_temp[0]~11_combout  & (\b2v_inst34|nums_temp [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|nums_temp[0]~11_combout ),
	.datac(\b2v_inst34|nums_temp [4]),
	.datad(\b2v_inst34|nums_temp[4]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[4] .lut_mask = "30fc";
defparam \b2v_inst34|nums_temp[4] .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[4] .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp[4] .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \b2v_inst14|always6~6 (
// Equation(s):
// \b2v_inst14|always6~6_combout  = (!\b2v_inst34|nums_temp [0] & (!\b2v_inst34|nums_temp [1] & (!\b2v_inst34|numb_temp [6] & !\b2v_inst34|nums_temp [3])))

	.clk(gnd),
	.dataa(\b2v_inst34|nums_temp [0]),
	.datab(\b2v_inst34|nums_temp [1]),
	.datac(\b2v_inst34|numb_temp [6]),
	.datad(\b2v_inst34|nums_temp [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~6 .lut_mask = "0001";
defparam \b2v_inst14|always6~6 .operation_mode = "normal";
defparam \b2v_inst14|always6~6 .output_mode = "comb_only";
defparam \b2v_inst14|always6~6 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~6 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \b2v_inst14|always6~5 (
// Equation(s):
// \b2v_inst14|always6~5_combout  = (!\b2v_inst34|numb_temp [5] & (!\b2v_inst34|numb_temp [3] & (!\b2v_inst34|numb_temp [1] & !\b2v_inst34|numb_temp [4])))

	.clk(gnd),
	.dataa(\b2v_inst34|numb_temp [5]),
	.datab(\b2v_inst34|numb_temp [3]),
	.datac(\b2v_inst34|numb_temp [1]),
	.datad(\b2v_inst34|numb_temp [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~5 .lut_mask = "0001";
defparam \b2v_inst14|always6~5 .operation_mode = "normal";
defparam \b2v_inst14|always6~5 .output_mode = "comb_only";
defparam \b2v_inst14|always6~5 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~5 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \b2v_inst14|always6~4 (
// Equation(s):
// \b2v_inst14|always6~4_combout  = (!\b2v_inst34|numb_temp [2] & (!\b2v_inst34|numb_temp [0] & (!\b2v_inst34|nums_temp [2] & !\b2v_inst34|nums_temp [5])))

	.clk(gnd),
	.dataa(\b2v_inst34|numb_temp [2]),
	.datab(\b2v_inst34|numb_temp [0]),
	.datac(\b2v_inst34|nums_temp [2]),
	.datad(\b2v_inst34|nums_temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~4 .lut_mask = "0001";
defparam \b2v_inst14|always6~4 .operation_mode = "normal";
defparam \b2v_inst14|always6~4 .output_mode = "comb_only";
defparam \b2v_inst14|always6~4 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~4 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \b2v_inst14|always6~7 (
// Equation(s):
// \b2v_inst14|always6~7_combout  = (!\b2v_inst34|nums_temp [4] & (\b2v_inst14|always6~6_combout  & (\b2v_inst14|always6~5_combout  & \b2v_inst14|always6~4_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|nums_temp [4]),
	.datab(\b2v_inst14|always6~6_combout ),
	.datac(\b2v_inst14|always6~5_combout ),
	.datad(\b2v_inst14|always6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~7 .lut_mask = "4000";
defparam \b2v_inst14|always6~7 .operation_mode = "normal";
defparam \b2v_inst14|always6~7 .output_mode = "comb_only";
defparam \b2v_inst14|always6~7 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~7 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \b2v_inst14|Selector14~0 (
// Equation(s):
// \b2v_inst14|Selector14~0_combout  = (((\b2v_inst14|always6~7_combout  & \b2v_inst14|cur_state.0110_2858~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|always6~7_combout ),
	.datad(\b2v_inst14|cur_state.0110_2858~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector14~0 .lut_mask = "f000";
defparam \b2v_inst14|Selector14~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector14~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector14~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector14~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \b2v_inst14|cur_state.0111_2819 (
// Equation(s):
// \b2v_inst14|cur_state.0111_2819~combout  = ((\b2v_inst14|Selector122~0_combout  & (\b2v_inst14|cur_state.0111_2819~combout )) # (!\b2v_inst14|Selector122~0_combout  & ((\b2v_inst14|Selector14~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0111_2819~combout ),
	.datac(\b2v_inst14|Selector14~0_combout ),
	.datad(\b2v_inst14|Selector122~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.0111_2819~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.0111_2819 .lut_mask = "ccf0";
defparam \b2v_inst14|cur_state.0111_2819 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.0111_2819 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.0111_2819 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.0111_2819 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.0111_2819 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxii_lcell \b2v_inst31|always2~4 (
// Equation(s):
// \b2v_inst31|always2~4_combout  = ((!\b2v_inst14|cur_state.0111_2819~combout  & (!\b2v_inst14|cur_state.0101_2897~combout  & !\b2v_inst14|cur_state.0110_2858~combout ))) # (!\b2v_inst30|col_g[4]~0_combout )

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0111_2819~combout ),
	.datab(\b2v_inst14|cur_state.0101_2897~combout ),
	.datac(\b2v_inst30|col_g[4]~0_combout ),
	.datad(\b2v_inst14|cur_state.0110_2858~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst31|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst31|always2~4 .lut_mask = "0f1f";
defparam \b2v_inst31|always2~4 .operation_mode = "normal";
defparam \b2v_inst31|always2~4 .output_mode = "comb_only";
defparam \b2v_inst31|always2~4 .register_cascade_mode = "off";
defparam \b2v_inst31|always2~4 .sum_lutc_input = "datac";
defparam \b2v_inst31|always2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \b2v_inst31|buzz_out~0 (
// Equation(s):
// \b2v_inst31|buzz_out~0_combout  = (((\clock~combout  & !\b2v_inst31|always2~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\b2v_inst31|always2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst31|buzz_out~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst31|buzz_out~0 .lut_mask = "00f0";
defparam \b2v_inst31|buzz_out~0 .operation_mode = "normal";
defparam \b2v_inst31|buzz_out~0 .output_mode = "comb_only";
defparam \b2v_inst31|buzz_out~0 .register_cascade_mode = "off";
defparam \b2v_inst31|buzz_out~0 .sum_lutc_input = "datac";
defparam \b2v_inst31|buzz_out~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxii_lcell \b2v_inst35|xhdl0.cnt[3]~8 (
// Equation(s):
// \b2v_inst35|xhdl0.cnt[3]~8_combout  = (((\b2v_inst35|Add0~22_combout  & !\b2v_inst35|Equal0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst35|Add0~22_combout ),
	.datad(\b2v_inst35|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|xhdl0.cnt[3]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|xhdl0.cnt[3]~8 .lut_mask = "00f0";
defparam \b2v_inst35|xhdl0.cnt[3]~8 .operation_mode = "normal";
defparam \b2v_inst35|xhdl0.cnt[3]~8 .output_mode = "comb_only";
defparam \b2v_inst35|xhdl0.cnt[3]~8 .register_cascade_mode = "off";
defparam \b2v_inst35|xhdl0.cnt[3]~8 .sum_lutc_input = "datac";
defparam \b2v_inst35|xhdl0.cnt[3]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N3
maxii_lcell \b2v_inst35|xhdl0.cnt[0]~6 (
// Equation(s):
// \b2v_inst35|xhdl0.cnt[0]~6_combout  = (((!\b2v_inst35|Equal0~1_combout  & !\b2v_inst35|xhdl0.cnt[0]~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst35|Equal0~1_combout ),
	.datad(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|xhdl0.cnt[0]~6 .lut_mask = "000f";
defparam \b2v_inst35|xhdl0.cnt[0]~6 .operation_mode = "normal";
defparam \b2v_inst35|xhdl0.cnt[0]~6 .output_mode = "comb_only";
defparam \b2v_inst35|xhdl0.cnt[0]~6 .register_cascade_mode = "off";
defparam \b2v_inst35|xhdl0.cnt[0]~6 .sum_lutc_input = "datac";
defparam \b2v_inst35|xhdl0.cnt[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxii_lcell \b2v_inst35|Add0~7 (
// Equation(s):
// \b2v_inst35|Add0~7_combout  = \b2v_inst35|xhdl0.cnt[0]~6_combout  $ ((\b2v_inst35|Mux2~16_combout ))
// \b2v_inst35|Add0~9  = CARRY((\b2v_inst35|xhdl0.cnt[0]~6_combout  & (\b2v_inst35|Mux2~16_combout )))
// \b2v_inst35|Add0~9COUT1_28  = CARRY((\b2v_inst35|xhdl0.cnt[0]~6_combout  & (\b2v_inst35|Mux2~16_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.datab(\b2v_inst35|Mux2~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Add0~7_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst35|Add0~9 ),
	.cout1(\b2v_inst35|Add0~9COUT1_28 ));
// synopsys translate_off
defparam \b2v_inst35|Add0~7 .lut_mask = "6688";
defparam \b2v_inst35|Add0~7 .operation_mode = "arithmetic";
defparam \b2v_inst35|Add0~7 .output_mode = "comb_only";
defparam \b2v_inst35|Add0~7 .register_cascade_mode = "off";
defparam \b2v_inst35|Add0~7 .sum_lutc_input = "datac";
defparam \b2v_inst35|Add0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxii_lcell \b2v_inst35|Mux2~16 (
// Equation(s):
// \b2v_inst35|Mux2~16_combout  = ((\b2v_inst35|Add0~7_combout  & (!\b2v_inst35|Equal0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst35|Add0~7_combout ),
	.datac(\b2v_inst35|Equal0~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux2~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux2~16 .lut_mask = "0c0c";
defparam \b2v_inst35|Mux2~16 .operation_mode = "normal";
defparam \b2v_inst35|Mux2~16 .output_mode = "comb_only";
defparam \b2v_inst35|Mux2~16 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux2~16 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux2~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell \b2v_inst35|Add0~12 (
// Equation(s):
// \b2v_inst35|Add0~12_combout  = \b2v_inst35|Add0~9  $ (((!\b2v_inst35|Equal0~1_combout  & (\b2v_inst35|Add0~12_combout ))))
// \b2v_inst35|Add0~14  = CARRY((\b2v_inst35|Equal0~1_combout ) # ((!\b2v_inst35|Add0~9 ) # (!\b2v_inst35|Add0~12_combout )))
// \b2v_inst35|Add0~14COUT1_29  = CARRY((\b2v_inst35|Equal0~1_combout ) # ((!\b2v_inst35|Add0~9COUT1_28 ) # (!\b2v_inst35|Add0~12_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Equal0~1_combout ),
	.datab(\b2v_inst35|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst35|Add0~9 ),
	.cin1(\b2v_inst35|Add0~9COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Add0~12_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst35|Add0~14 ),
	.cout1(\b2v_inst35|Add0~14COUT1_29 ));
// synopsys translate_off
defparam \b2v_inst35|Add0~12 .cin0_used = "true";
defparam \b2v_inst35|Add0~12 .cin1_used = "true";
defparam \b2v_inst35|Add0~12 .lut_mask = "b4bf";
defparam \b2v_inst35|Add0~12 .operation_mode = "arithmetic";
defparam \b2v_inst35|Add0~12 .output_mode = "comb_only";
defparam \b2v_inst35|Add0~12 .register_cascade_mode = "off";
defparam \b2v_inst35|Add0~12 .sum_lutc_input = "cin";
defparam \b2v_inst35|Add0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \b2v_inst35|Add0~22 (
// Equation(s):
// \b2v_inst35|Add0~22_combout  = \b2v_inst35|Add0~14  $ (((\b2v_inst35|Equal0~1_combout ) # ((!\b2v_inst35|Add0~22_combout ))))
// \b2v_inst35|Add0~24  = CARRY((!\b2v_inst35|Equal0~1_combout  & (\b2v_inst35|Add0~22_combout  & !\b2v_inst35|Add0~14 )))
// \b2v_inst35|Add0~24COUT1_30  = CARRY((!\b2v_inst35|Equal0~1_combout  & (\b2v_inst35|Add0~22_combout  & !\b2v_inst35|Add0~14COUT1_29 )))

	.clk(gnd),
	.dataa(\b2v_inst35|Equal0~1_combout ),
	.datab(\b2v_inst35|Add0~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst35|Add0~14 ),
	.cin1(\b2v_inst35|Add0~14COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Add0~22_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst35|Add0~24 ),
	.cout1(\b2v_inst35|Add0~24COUT1_30 ));
// synopsys translate_off
defparam \b2v_inst35|Add0~22 .cin0_used = "true";
defparam \b2v_inst35|Add0~22 .cin1_used = "true";
defparam \b2v_inst35|Add0~22 .lut_mask = "4b04";
defparam \b2v_inst35|Add0~22 .operation_mode = "arithmetic";
defparam \b2v_inst35|Add0~22 .output_mode = "comb_only";
defparam \b2v_inst35|Add0~22 .register_cascade_mode = "off";
defparam \b2v_inst35|Add0~22 .sum_lutc_input = "cin";
defparam \b2v_inst35|Add0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \b2v_inst35|Add0~17 (
// Equation(s):
// \b2v_inst35|Add0~17_combout  = \b2v_inst35|xhdl0.cnt[4]~7_combout  $ ((((\b2v_inst35|Add0~24 ))))
// \b2v_inst35|Add0~19  = CARRY(((!\b2v_inst35|Add0~24 )) # (!\b2v_inst35|xhdl0.cnt[4]~7_combout ))
// \b2v_inst35|Add0~19COUT1_31  = CARRY(((!\b2v_inst35|Add0~24COUT1_30 )) # (!\b2v_inst35|xhdl0.cnt[4]~7_combout ))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt[4]~7_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst35|Add0~24 ),
	.cin1(\b2v_inst35|Add0~24COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Add0~17_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst35|Add0~19 ),
	.cout1(\b2v_inst35|Add0~19COUT1_31 ));
// synopsys translate_off
defparam \b2v_inst35|Add0~17 .cin0_used = "true";
defparam \b2v_inst35|Add0~17 .cin1_used = "true";
defparam \b2v_inst35|Add0~17 .lut_mask = "5a5f";
defparam \b2v_inst35|Add0~17 .operation_mode = "arithmetic";
defparam \b2v_inst35|Add0~17 .output_mode = "comb_only";
defparam \b2v_inst35|Add0~17 .register_cascade_mode = "off";
defparam \b2v_inst35|Add0~17 .sum_lutc_input = "cin";
defparam \b2v_inst35|Add0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \b2v_inst35|xhdl0.cnt[4]~7 (
// Equation(s):
// \b2v_inst35|xhdl0.cnt[4]~7_combout  = (((!\b2v_inst35|Equal0~1_combout  & \b2v_inst35|Add0~17_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst35|Equal0~1_combout ),
	.datad(\b2v_inst35|Add0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|xhdl0.cnt[4]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|xhdl0.cnt[4]~7 .lut_mask = "0f00";
defparam \b2v_inst35|xhdl0.cnt[4]~7 .operation_mode = "normal";
defparam \b2v_inst35|xhdl0.cnt[4]~7 .output_mode = "comb_only";
defparam \b2v_inst35|xhdl0.cnt[4]~7 .register_cascade_mode = "off";
defparam \b2v_inst35|xhdl0.cnt[4]~7 .sum_lutc_input = "datac";
defparam \b2v_inst35|xhdl0.cnt[4]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \b2v_inst35|Add0~2 (
// Equation(s):
// \b2v_inst35|Add0~2_combout  = ((\b2v_inst35|Add0~19  $ (!\b2v_inst35|xhdl0.cnt[5]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst35|xhdl0.cnt[5]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst35|Add0~19 ),
	.cin1(\b2v_inst35|Add0~19COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Add0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Add0~2 .cin0_used = "true";
defparam \b2v_inst35|Add0~2 .cin1_used = "true";
defparam \b2v_inst35|Add0~2 .lut_mask = "f00f";
defparam \b2v_inst35|Add0~2 .operation_mode = "normal";
defparam \b2v_inst35|Add0~2 .output_mode = "comb_only";
defparam \b2v_inst35|Add0~2 .register_cascade_mode = "off";
defparam \b2v_inst35|Add0~2 .sum_lutc_input = "cin";
defparam \b2v_inst35|Add0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \b2v_inst35|xhdl0.cnt[5]~5 (
// Equation(s):
// \b2v_inst35|xhdl0.cnt[5]~5_combout  = (((\b2v_inst35|Add0~2_combout  & !\b2v_inst35|Equal0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst35|Add0~2_combout ),
	.datad(\b2v_inst35|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|xhdl0.cnt[5]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|xhdl0.cnt[5]~5 .lut_mask = "00f0";
defparam \b2v_inst35|xhdl0.cnt[5]~5 .operation_mode = "normal";
defparam \b2v_inst35|xhdl0.cnt[5]~5 .output_mode = "comb_only";
defparam \b2v_inst35|xhdl0.cnt[5]~5 .register_cascade_mode = "off";
defparam \b2v_inst35|xhdl0.cnt[5]~5 .sum_lutc_input = "datac";
defparam \b2v_inst35|xhdl0.cnt[5]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxii_lcell \b2v_inst35|Equal0~0 (
// Equation(s):
// \b2v_inst35|Equal0~0_combout  = (\b2v_inst35|Add0~12_combout  & (!\b2v_inst35|Add0~17_combout  & (!\b2v_inst35|Equal0~1_combout  & \b2v_inst35|xhdl0.cnt[0]~6_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~12_combout ),
	.datab(\b2v_inst35|Add0~17_combout ),
	.datac(\b2v_inst35|Equal0~1_combout ),
	.datad(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Equal0~0 .lut_mask = "0200";
defparam \b2v_inst35|Equal0~0 .operation_mode = "normal";
defparam \b2v_inst35|Equal0~0 .output_mode = "comb_only";
defparam \b2v_inst35|Equal0~0 .register_cascade_mode = "off";
defparam \b2v_inst35|Equal0~0 .sum_lutc_input = "datac";
defparam \b2v_inst35|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxii_lcell \b2v_inst35|Equal0~1 (
// Equation(s):
// \b2v_inst35|Equal0~1_combout  = (!\b2v_inst35|xhdl0.cnt[3]~8_combout  & (\b2v_inst35|xhdl0.cnt[5]~5_combout  & (\b2v_inst35|Equal0~0_combout  & \b2v_inst35|Mux2~16_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt[3]~8_combout ),
	.datab(\b2v_inst35|xhdl0.cnt[5]~5_combout ),
	.datac(\b2v_inst35|Equal0~0_combout ),
	.datad(\b2v_inst35|Mux2~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Equal0~1 .lut_mask = "4000";
defparam \b2v_inst35|Equal0~1 .operation_mode = "normal";
defparam \b2v_inst35|Equal0~1 .output_mode = "comb_only";
defparam \b2v_inst35|Equal0~1 .register_cascade_mode = "off";
defparam \b2v_inst35|Equal0~1 .sum_lutc_input = "datac";
defparam \b2v_inst35|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \b2v_inst35|xhdl0.cnt[2]~9 (
// Equation(s):
// \b2v_inst35|xhdl0.cnt[2]~9_combout  = (\b2v_inst35|Add0~12_combout  & (((!\b2v_inst35|Equal0~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst35|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|xhdl0.cnt[2]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|xhdl0.cnt[2]~9 .lut_mask = "00aa";
defparam \b2v_inst35|xhdl0.cnt[2]~9 .operation_mode = "normal";
defparam \b2v_inst35|xhdl0.cnt[2]~9 .output_mode = "comb_only";
defparam \b2v_inst35|xhdl0.cnt[2]~9 .register_cascade_mode = "off";
defparam \b2v_inst35|xhdl0.cnt[2]~9 .sum_lutc_input = "datac";
defparam \b2v_inst35|xhdl0.cnt[2]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \b2v_inst35|WideOr2~8 (
// Equation(s):
// \b2v_inst35|WideOr2~8_combout  = (\b2v_inst35|xhdl0.cnt[2]~9_combout  & ((\b2v_inst35|Mux2~16_combout ) # (\b2v_inst35|xhdl0.cnt[4]~7_combout  $ (\b2v_inst35|xhdl0.cnt[0]~6_combout )))) # (!\b2v_inst35|xhdl0.cnt[2]~9_combout  & 
// (\b2v_inst35|xhdl0.cnt[4]~7_combout ))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt[4]~7_combout ),
	.datab(\b2v_inst35|Mux2~16_combout ),
	.datac(\b2v_inst35|xhdl0.cnt[2]~9_combout ),
	.datad(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|WideOr2~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|WideOr2~8 .lut_mask = "daea";
defparam \b2v_inst35|WideOr2~8 .operation_mode = "normal";
defparam \b2v_inst35|WideOr2~8 .output_mode = "comb_only";
defparam \b2v_inst35|WideOr2~8 .register_cascade_mode = "off";
defparam \b2v_inst35|WideOr2~8 .sum_lutc_input = "datac";
defparam \b2v_inst35|WideOr2~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \b2v_inst35|WideOr2~9 (
// Equation(s):
// \b2v_inst35|WideOr2~9_combout  = (\b2v_inst35|WideOr2~8_combout ) # ((!\b2v_inst35|Equal0~1_combout  & ((\b2v_inst35|Add0~22_combout ) # (\b2v_inst35|Add0~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~22_combout ),
	.datab(\b2v_inst35|WideOr2~8_combout ),
	.datac(\b2v_inst35|Add0~2_combout ),
	.datad(\b2v_inst35|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|WideOr2~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|WideOr2~9 .lut_mask = "ccfe";
defparam \b2v_inst35|WideOr2~9 .operation_mode = "normal";
defparam \b2v_inst35|WideOr2~9 .output_mode = "comb_only";
defparam \b2v_inst35|WideOr2~9 .register_cascade_mode = "off";
defparam \b2v_inst35|WideOr2~9 .sum_lutc_input = "datac";
defparam \b2v_inst35|WideOr2~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \b2v_inst35|WideOr0~11 (
// Equation(s):
// \b2v_inst35|WideOr0~11_combout  = (\b2v_inst35|Add0~22_combout ) # ((!\b2v_inst35|xhdl0.cnt[0]~6_combout  & (\b2v_inst35|Add0~12_combout  & \b2v_inst35|Add0~7_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.datab(\b2v_inst35|Add0~12_combout ),
	.datac(\b2v_inst35|Add0~7_combout ),
	.datad(\b2v_inst35|Add0~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|WideOr0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|WideOr0~11 .lut_mask = "ff40";
defparam \b2v_inst35|WideOr0~11 .operation_mode = "normal";
defparam \b2v_inst35|WideOr0~11 .output_mode = "comb_only";
defparam \b2v_inst35|WideOr0~11 .register_cascade_mode = "off";
defparam \b2v_inst35|WideOr0~11 .sum_lutc_input = "datac";
defparam \b2v_inst35|WideOr0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \b2v_inst35|WideOr0~23 (
// Equation(s):
// \b2v_inst35|WideOr0~23_combout  = (\b2v_inst35|Add0~2_combout  & (!\b2v_inst35|Equal0~1_combout  & ((\b2v_inst35|WideOr0~11_combout ) # (\b2v_inst35|Add0~17_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~2_combout ),
	.datab(\b2v_inst35|WideOr0~11_combout ),
	.datac(\b2v_inst35|Equal0~1_combout ),
	.datad(\b2v_inst35|Add0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|WideOr0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|WideOr0~23 .lut_mask = "0a08";
defparam \b2v_inst35|WideOr0~23 .operation_mode = "normal";
defparam \b2v_inst35|WideOr0~23 .output_mode = "comb_only";
defparam \b2v_inst35|WideOr0~23 .register_cascade_mode = "off";
defparam \b2v_inst35|WideOr0~23 .sum_lutc_input = "datac";
defparam \b2v_inst35|WideOr0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \b2v_inst35|LCD_RS (
// Equation(s):
// \b2v_inst35|LCD_RS~combout  = ((GLOBAL(\b2v_inst35|WideOr0~23_combout ) & ((\b2v_inst35|LCD_RS~combout ))) # (!GLOBAL(\b2v_inst35|WideOr0~23_combout ) & (\b2v_inst35|WideOr2~9_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst35|WideOr2~9_combout ),
	.datac(\b2v_inst35|WideOr0~23_combout ),
	.datad(\b2v_inst35|LCD_RS~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|LCD_RS~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|LCD_RS .lut_mask = "fc0c";
defparam \b2v_inst35|LCD_RS .operation_mode = "normal";
defparam \b2v_inst35|LCD_RS .output_mode = "comb_only";
defparam \b2v_inst35|LCD_RS .register_cascade_mode = "off";
defparam \b2v_inst35|LCD_RS .sum_lutc_input = "datac";
defparam \b2v_inst35|LCD_RS .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \b2v_inst34|always3~4 (
// Equation(s):
// \b2v_inst34|always3~4_combout  = (!\b2v_inst30|col_g[4]~0_combout  & (!\b2v_inst14|cur_state.0101_2897~combout  & (!\b2v_inst14|cur_state.0111_2819~combout  & !\b2v_inst14|cur_state.0110_2858~combout )))

	.clk(gnd),
	.dataa(\b2v_inst30|col_g[4]~0_combout ),
	.datab(\b2v_inst14|cur_state.0101_2897~combout ),
	.datac(\b2v_inst14|cur_state.0111_2819~combout ),
	.datad(\b2v_inst14|cur_state.0110_2858~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|always3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|always3~4 .lut_mask = "0001";
defparam \b2v_inst34|always3~4 .operation_mode = "normal";
defparam \b2v_inst34|always3~4 .output_mode = "comb_only";
defparam \b2v_inst34|always3~4 .register_cascade_mode = "off";
defparam \b2v_inst34|always3~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|always3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N1
maxii_lcell \b2v_inst34|p2.count.010_5442 (
// Equation(s):
// \b2v_inst34|p2.count.010_5442~combout  = ((GLOBAL(\b2v_inst34|always3~4_combout ) & ((\b2v_inst34|p2.count.010_5442~combout ))) # (!GLOBAL(\b2v_inst34|always3~4_combout ) & (\b2v_inst34|p2.count.001_5449~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|always3~4_combout ),
	.datac(\b2v_inst34|p2.count.001_5449~combout ),
	.datad(\b2v_inst34|p2.count.010_5442~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|p2.count.010_5442~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|p2.count.010_5442 .lut_mask = "fc30";
defparam \b2v_inst34|p2.count.010_5442 .operation_mode = "normal";
defparam \b2v_inst34|p2.count.010_5442 .output_mode = "comb_only";
defparam \b2v_inst34|p2.count.010_5442 .register_cascade_mode = "off";
defparam \b2v_inst34|p2.count.010_5442 .sum_lutc_input = "datac";
defparam \b2v_inst34|p2.count.010_5442 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N6
maxii_lcell \b2v_inst34|p2.count.011_5435 (
// Equation(s):
// \b2v_inst34|p2.count.011_5435~combout  = ((GLOBAL(\b2v_inst34|always3~4_combout ) & ((\b2v_inst34|p2.count.011_5435~combout ))) # (!GLOBAL(\b2v_inst34|always3~4_combout ) & (\b2v_inst34|p2.count.010_5442~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.010_5442~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|p2.count.011_5435~combout ),
	.datad(\b2v_inst34|always3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|p2.count.011_5435~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|p2.count.011_5435 .lut_mask = "f0aa";
defparam \b2v_inst34|p2.count.011_5435 .operation_mode = "normal";
defparam \b2v_inst34|p2.count.011_5435 .output_mode = "comb_only";
defparam \b2v_inst34|p2.count.011_5435 .register_cascade_mode = "off";
defparam \b2v_inst34|p2.count.011_5435 .sum_lutc_input = "datac";
defparam \b2v_inst34|p2.count.011_5435 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N0
maxii_lcell \b2v_inst34|p2.count.100_5428 (
// Equation(s):
// \b2v_inst34|p2.count.100_5428~combout  = ((GLOBAL(\b2v_inst34|always3~4_combout ) & ((\b2v_inst34|p2.count.100_5428~combout ))) # (!GLOBAL(\b2v_inst34|always3~4_combout ) & (\b2v_inst34|p2.count.011_5435~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|p2.count.011_5435~combout ),
	.datac(\b2v_inst34|p2.count.100_5428~combout ),
	.datad(\b2v_inst34|always3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|p2.count.100_5428~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|p2.count.100_5428 .lut_mask = "f0cc";
defparam \b2v_inst34|p2.count.100_5428 .operation_mode = "normal";
defparam \b2v_inst34|p2.count.100_5428 .output_mode = "comb_only";
defparam \b2v_inst34|p2.count.100_5428 .register_cascade_mode = "off";
defparam \b2v_inst34|p2.count.100_5428 .sum_lutc_input = "datac";
defparam \b2v_inst34|p2.count.100_5428 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N9
maxii_lcell \b2v_inst34|p2.count.101_5421 (
// Equation(s):
// \b2v_inst34|p2.count.101_5421~combout  = ((GLOBAL(\b2v_inst34|always3~4_combout ) & ((\b2v_inst34|p2.count.101_5421~combout ))) # (!GLOBAL(\b2v_inst34|always3~4_combout ) & (\b2v_inst34|p2.count.100_5428~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|always3~4_combout ),
	.datac(\b2v_inst34|p2.count.100_5428~combout ),
	.datad(\b2v_inst34|p2.count.101_5421~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|p2.count.101_5421~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|p2.count.101_5421 .lut_mask = "fc30";
defparam \b2v_inst34|p2.count.101_5421 .operation_mode = "normal";
defparam \b2v_inst34|p2.count.101_5421 .output_mode = "comb_only";
defparam \b2v_inst34|p2.count.101_5421 .register_cascade_mode = "off";
defparam \b2v_inst34|p2.count.101_5421 .sum_lutc_input = "datac";
defparam \b2v_inst34|p2.count.101_5421 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N0
maxii_lcell \b2v_inst34|p2.count.110_5414 (
// Equation(s):
// \b2v_inst34|p2.count.110_5414~combout  = ((GLOBAL(\b2v_inst34|always3~4_combout ) & ((\b2v_inst34|p2.count.110_5414~combout ))) # (!GLOBAL(\b2v_inst34|always3~4_combout ) & (\b2v_inst34|p2.count.101_5421~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|always3~4_combout ),
	.datac(\b2v_inst34|p2.count.101_5421~combout ),
	.datad(\b2v_inst34|p2.count.110_5414~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|p2.count.110_5414~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|p2.count.110_5414 .lut_mask = "fc30";
defparam \b2v_inst34|p2.count.110_5414 .operation_mode = "normal";
defparam \b2v_inst34|p2.count.110_5414 .output_mode = "comb_only";
defparam \b2v_inst34|p2.count.110_5414 .register_cascade_mode = "off";
defparam \b2v_inst34|p2.count.110_5414 .sum_lutc_input = "datac";
defparam \b2v_inst34|p2.count.110_5414 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N3
maxii_lcell \b2v_inst34|p2.count.111_5407 (
// Equation(s):
// \b2v_inst34|p2.count.111_5407~combout  = ((GLOBAL(\b2v_inst34|always3~4_combout ) & (\b2v_inst34|p2.count.111_5407~combout )) # (!GLOBAL(\b2v_inst34|always3~4_combout ) & ((\b2v_inst34|p2.count.110_5414~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.111_5407~combout ),
	.datab(\b2v_inst34|p2.count.110_5414~combout ),
	.datac(vcc),
	.datad(\b2v_inst34|always3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|p2.count.111_5407~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|p2.count.111_5407 .lut_mask = "aacc";
defparam \b2v_inst34|p2.count.111_5407 .operation_mode = "normal";
defparam \b2v_inst34|p2.count.111_5407 .output_mode = "comb_only";
defparam \b2v_inst34|p2.count.111_5407 .register_cascade_mode = "off";
defparam \b2v_inst34|p2.count.111_5407 .sum_lutc_input = "datac";
defparam \b2v_inst34|p2.count.111_5407 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \b2v_inst34|p2.count.000_5456 (
// Equation(s):
// \b2v_inst34|p2.count.000_5456~combout  = ((GLOBAL(\b2v_inst34|always3~4_combout ) & ((\b2v_inst34|p2.count.000_5456~combout ))) # (!GLOBAL(\b2v_inst34|always3~4_combout ) & (\b2v_inst34|p2.count.111_5407~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|always3~4_combout ),
	.datac(\b2v_inst34|p2.count.111_5407~combout ),
	.datad(\b2v_inst34|p2.count.000_5456~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|p2.count.000_5456~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|p2.count.000_5456 .lut_mask = "fc30";
defparam \b2v_inst34|p2.count.000_5456 .operation_mode = "normal";
defparam \b2v_inst34|p2.count.000_5456 .output_mode = "comb_only";
defparam \b2v_inst34|p2.count.000_5456 .register_cascade_mode = "off";
defparam \b2v_inst34|p2.count.000_5456 .sum_lutc_input = "datac";
defparam \b2v_inst34|p2.count.000_5456 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \b2v_inst34|p2.count.001_5449 (
// Equation(s):
// \b2v_inst34|p2.count.001_5449~combout  = ((GLOBAL(\b2v_inst34|always3~4_combout ) & ((\b2v_inst34|p2.count.001_5449~combout ))) # (!GLOBAL(\b2v_inst34|always3~4_combout ) & (\b2v_inst34|p2.count.000_5456~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|p2.count.000_5456~combout ),
	.datac(\b2v_inst34|always3~4_combout ),
	.datad(\b2v_inst34|p2.count.001_5449~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|p2.count.001_5449~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|p2.count.001_5449 .lut_mask = "fc0c";
defparam \b2v_inst34|p2.count.001_5449 .operation_mode = "normal";
defparam \b2v_inst34|p2.count.001_5449 .output_mode = "comb_only";
defparam \b2v_inst34|p2.count.001_5449 .register_cascade_mode = "off";
defparam \b2v_inst34|p2.count.001_5449 .sum_lutc_input = "datac";
defparam \b2v_inst34|p2.count.001_5449 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \b2v_inst34|cat[0]~0 (
// Equation(s):
// \b2v_inst34|cat[0]~0_combout  = (((\b2v_inst14|WideOr3~0_combout  & !\b2v_inst30|col_g[4]~0_combout )) # (!\b2v_inst34|p2.count.001_5449~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|p2.count.001_5449~combout ),
	.datac(\b2v_inst14|WideOr3~0_combout ),
	.datad(\b2v_inst30|col_g[4]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|cat[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|cat[0]~0 .lut_mask = "33f3";
defparam \b2v_inst34|cat[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|cat[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|cat[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|cat[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|cat[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \b2v_inst34|cat[1]~1 (
// Equation(s):
// \b2v_inst34|cat[1]~1_combout  = (((\b2v_inst14|WideOr3~0_combout  & !\b2v_inst30|col_g[4]~0_combout )) # (!\b2v_inst34|p2.count.000_5456~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|WideOr3~0_combout ),
	.datac(\b2v_inst34|p2.count.000_5456~combout ),
	.datad(\b2v_inst30|col_g[4]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|cat[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|cat[1]~1 .lut_mask = "0fcf";
defparam \b2v_inst34|cat[1]~1 .operation_mode = "normal";
defparam \b2v_inst34|cat[1]~1 .output_mode = "comb_only";
defparam \b2v_inst34|cat[1]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|cat[1]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|cat[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N1
maxii_lcell \b2v_inst34|cat[2]~2 (
// Equation(s):
// \b2v_inst34|cat[2]~2_combout  = (((\b2v_inst14|WideOr3~0_combout  & !\b2v_inst30|col_g[4]~0_combout )) # (!\b2v_inst34|p2.count.110_5414~combout ))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr3~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst30|col_g[4]~0_combout ),
	.datad(\b2v_inst34|p2.count.110_5414~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|cat[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|cat[2]~2 .lut_mask = "0aff";
defparam \b2v_inst34|cat[2]~2 .operation_mode = "normal";
defparam \b2v_inst34|cat[2]~2 .output_mode = "comb_only";
defparam \b2v_inst34|cat[2]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|cat[2]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|cat[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \b2v_inst34|cat[3]~3 (
// Equation(s):
// \b2v_inst34|cat[3]~3_combout  = (((\b2v_inst14|WideOr3~0_combout  & !\b2v_inst30|col_g[4]~0_combout )) # (!\b2v_inst34|p2.count.111_5407~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|p2.count.111_5407~combout ),
	.datac(\b2v_inst14|WideOr3~0_combout ),
	.datad(\b2v_inst30|col_g[4]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|cat[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|cat[3]~3 .lut_mask = "33f3";
defparam \b2v_inst34|cat[3]~3 .operation_mode = "normal";
defparam \b2v_inst34|cat[3]~3 .output_mode = "comb_only";
defparam \b2v_inst34|cat[3]~3 .register_cascade_mode = "off";
defparam \b2v_inst34|cat[3]~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|cat[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxii_lcell \b2v_inst34|cat[4]~4 (
// Equation(s):
// \b2v_inst34|cat[4]~4_combout  = ((\b2v_inst14|WideOr3~0_combout  & (!\b2v_inst30|col_g[4]~0_combout ))) # (!\b2v_inst34|p2.count.100_5428~combout )

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr3~0_combout ),
	.datab(\b2v_inst34|p2.count.100_5428~combout ),
	.datac(\b2v_inst30|col_g[4]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|cat[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|cat[4]~4 .lut_mask = "3b3b";
defparam \b2v_inst34|cat[4]~4 .operation_mode = "normal";
defparam \b2v_inst34|cat[4]~4 .output_mode = "comb_only";
defparam \b2v_inst34|cat[4]~4 .register_cascade_mode = "off";
defparam \b2v_inst34|cat[4]~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|cat[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxii_lcell \b2v_inst34|cat[5]~5 (
// Equation(s):
// \b2v_inst34|cat[5]~5_combout  = (((\b2v_inst14|WideOr3~0_combout  & !\b2v_inst30|col_g[4]~0_combout )) # (!\b2v_inst34|p2.count.101_5421~combout ))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr3~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst30|col_g[4]~0_combout ),
	.datad(\b2v_inst34|p2.count.101_5421~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|cat[5]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|cat[5]~5 .lut_mask = "0aff";
defparam \b2v_inst34|cat[5]~5 .operation_mode = "normal";
defparam \b2v_inst34|cat[5]~5 .output_mode = "comb_only";
defparam \b2v_inst34|cat[5]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|cat[5]~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|cat[5]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N5
maxii_lcell \b2v_inst34|cat[6]~6 (
// Equation(s):
// \b2v_inst34|cat[6]~6_combout  = (((\b2v_inst14|WideOr3~0_combout  & !\b2v_inst30|col_g[4]~0_combout )) # (!\b2v_inst34|p2.count.010_5442~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|p2.count.010_5442~combout ),
	.datac(\b2v_inst14|WideOr3~0_combout ),
	.datad(\b2v_inst30|col_g[4]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|cat[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|cat[6]~6 .lut_mask = "33f3";
defparam \b2v_inst34|cat[6]~6 .operation_mode = "normal";
defparam \b2v_inst34|cat[6]~6 .output_mode = "comb_only";
defparam \b2v_inst34|cat[6]~6 .register_cascade_mode = "off";
defparam \b2v_inst34|cat[6]~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|cat[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N8
maxii_lcell \b2v_inst34|cat[7]~7 (
// Equation(s):
// \b2v_inst34|cat[7]~7_combout  = (((!\b2v_inst30|col_g[4]~0_combout  & \b2v_inst14|WideOr3~0_combout )) # (!\b2v_inst34|p2.count.011_5435~combout ))

	.clk(gnd),
	.dataa(\b2v_inst30|col_g[4]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst14|WideOr3~0_combout ),
	.datad(\b2v_inst34|p2.count.011_5435~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|cat[7]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|cat[7]~7 .lut_mask = "50ff";
defparam \b2v_inst34|cat[7]~7 .operation_mode = "normal";
defparam \b2v_inst34|cat[7]~7 .output_mode = "comb_only";
defparam \b2v_inst34|cat[7]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|cat[7]~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|cat[7]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \b2v_inst30|col_r[7]~1 (
// Equation(s):
// \b2v_inst30|col_r[7]~1_combout  = (((\b2v_inst14|cur_state.0110_2858~combout )) # (!\b2v_inst14|cur_state.0000_3092~combout )) # (!\b2v_inst14|WideOr5~0_combout )

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr5~0_combout ),
	.datab(\b2v_inst14|cur_state.0000_3092~combout ),
	.datac(\b2v_inst14|cur_state.0110_2858~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_r[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_r[7]~1 .lut_mask = "f7f7";
defparam \b2v_inst30|col_r[7]~1 .operation_mode = "normal";
defparam \b2v_inst30|col_r[7]~1 .output_mode = "comb_only";
defparam \b2v_inst30|col_r[7]~1 .register_cascade_mode = "off";
defparam \b2v_inst30|col_r[7]~1 .sum_lutc_input = "datac";
defparam \b2v_inst30|col_r[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N7
maxii_lcell \b2v_inst30|Add0~3 (
// Equation(s):
// \b2v_inst30|Add0~3_combout  = (((\b2v_inst30|Add0~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst30|Add0~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|Add0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|Add0~3 .lut_mask = "f0f0";
defparam \b2v_inst30|Add0~3 .operation_mode = "normal";
defparam \b2v_inst30|Add0~3 .output_mode = "comb_only";
defparam \b2v_inst30|Add0~3 .register_cascade_mode = "off";
defparam \b2v_inst30|Add0~3 .sum_lutc_input = "datac";
defparam \b2v_inst30|Add0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N4
maxii_lcell \b2v_inst30|Add0~4 (
// Equation(s):
// \b2v_inst30|Add0~4_combout  = (((\b2v_inst30|Add0~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst30|Add0~4_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|Add0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|Add0~4 .lut_mask = "f0f0";
defparam \b2v_inst30|Add0~4 .operation_mode = "normal";
defparam \b2v_inst30|Add0~4 .output_mode = "comb_only";
defparam \b2v_inst30|Add0~4 .register_cascade_mode = "off";
defparam \b2v_inst30|Add0~4 .sum_lutc_input = "datac";
defparam \b2v_inst30|Add0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N3
maxii_lcell \b2v_inst30|col_r~0 (
// Equation(s):
// \b2v_inst30|col_r~0_combout  = (((\b2v_inst30|Add0~4_combout )) # (!\b2v_inst30|Add0~3_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst30|Add0~3_combout ),
	.datac(\b2v_inst30|Add0~4_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_r~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_r~0 .lut_mask = "f3f3";
defparam \b2v_inst30|col_r~0 .operation_mode = "normal";
defparam \b2v_inst30|col_r~0 .output_mode = "comb_only";
defparam \b2v_inst30|col_r~0 .register_cascade_mode = "off";
defparam \b2v_inst30|col_r~0 .sum_lutc_input = "datac";
defparam \b2v_inst30|col_r~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \b2v_inst30|col_g[3] (
// Equation(s):
// \b2v_inst30|col_g [3] = (!\b2v_inst34|Equal3~0_combout  & ((\b2v_inst30|col_r[7]~1_combout  & (!\b2v_inst30|col_r~0_combout )) # (!\b2v_inst30|col_r[7]~1_combout  & ((\b2v_inst30|col_g [3])))))

	.clk(gnd),
	.dataa(\b2v_inst30|col_r[7]~1_combout ),
	.datab(\b2v_inst30|col_r~0_combout ),
	.datac(\b2v_inst30|col_g [3]),
	.datad(\b2v_inst34|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_g [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_g[3] .lut_mask = "0072";
defparam \b2v_inst30|col_g[3] .operation_mode = "normal";
defparam \b2v_inst30|col_g[3] .output_mode = "comb_only";
defparam \b2v_inst30|col_g[3] .register_cascade_mode = "off";
defparam \b2v_inst30|col_g[3] .sum_lutc_input = "datac";
defparam \b2v_inst30|col_g[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \b2v_inst30|col_g[6] (
// Equation(s):
// \b2v_inst30|col_g [6] = (!\b2v_inst34|Equal3~0_combout  & ((\b2v_inst30|col_r[7]~1_combout  & ((!\b2v_inst30|col_r~0_combout ))) # (!\b2v_inst30|col_r[7]~1_combout  & (\b2v_inst30|col_g [6]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~0_combout ),
	.datab(\b2v_inst30|col_r[7]~1_combout ),
	.datac(\b2v_inst30|col_g [6]),
	.datad(\b2v_inst30|col_r~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_g [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_g[6] .lut_mask = "1054";
defparam \b2v_inst30|col_g[6] .operation_mode = "normal";
defparam \b2v_inst30|col_g[6] .output_mode = "comb_only";
defparam \b2v_inst30|col_g[6] .register_cascade_mode = "off";
defparam \b2v_inst30|col_g[6] .sum_lutc_input = "datac";
defparam \b2v_inst30|col_g[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \b2v_inst30|col_r[0] (
// Equation(s):
// \b2v_inst30|col_r [0] = (!\b2v_inst34|Equal3~0_combout  & ((\b2v_inst30|col_r[7]~1_combout  & ((!\b2v_inst30|col_r~0_combout ))) # (!\b2v_inst30|col_r[7]~1_combout  & (\b2v_inst30|col_r [0]))))

	.clk(gnd),
	.dataa(\b2v_inst30|col_r [0]),
	.datab(\b2v_inst30|col_r[7]~1_combout ),
	.datac(\b2v_inst34|Equal3~0_combout ),
	.datad(\b2v_inst30|col_r~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_r [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_r[0] .lut_mask = "020e";
defparam \b2v_inst30|col_r[0] .operation_mode = "normal";
defparam \b2v_inst30|col_r[0] .output_mode = "comb_only";
defparam \b2v_inst30|col_r[0] .register_cascade_mode = "off";
defparam \b2v_inst30|col_r[0] .sum_lutc_input = "datac";
defparam \b2v_inst30|col_r[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N7
maxii_lcell \b2v_inst35|Mux0~39 (
// Equation(s):
// \b2v_inst35|Mux0~39_combout  = (\b2v_inst35|Add0~17_combout  & (!\b2v_inst35|xhdl0.cnt[0]~6_combout  & ((!\b2v_inst35|Add0~7_combout )))) # (!\b2v_inst35|Add0~17_combout  & (((!\b2v_inst35|Add0~2_combout  & \b2v_inst35|Add0~7_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.datab(\b2v_inst35|Add0~2_combout ),
	.datac(\b2v_inst35|Add0~17_combout ),
	.datad(\b2v_inst35|Add0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux0~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux0~39 .lut_mask = "0350";
defparam \b2v_inst35|Mux0~39 .operation_mode = "normal";
defparam \b2v_inst35|Mux0~39 .output_mode = "comb_only";
defparam \b2v_inst35|Mux0~39 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux0~39 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux0~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxii_lcell \b2v_inst35|Mux0~40 (
// Equation(s):
// \b2v_inst35|Mux0~40_combout  = (\b2v_inst35|Mux0~39_combout  & ((\b2v_inst35|Add0~12_combout  & (!\b2v_inst35|Add0~17_combout  & !\b2v_inst35|xhdl0.cnt[0]~6_combout )) # (!\b2v_inst35|Add0~12_combout  & (\b2v_inst35|Add0~17_combout  $ 
// (\b2v_inst35|xhdl0.cnt[0]~6_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~12_combout ),
	.datab(\b2v_inst35|Add0~17_combout ),
	.datac(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.datad(\b2v_inst35|Mux0~39_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux0~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux0~40 .lut_mask = "1600";
defparam \b2v_inst35|Mux0~40 .operation_mode = "normal";
defparam \b2v_inst35|Mux0~40 .output_mode = "comb_only";
defparam \b2v_inst35|Mux0~40 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux0~40 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxii_lcell \b2v_inst35|Mux0~38 (
// Equation(s):
// \b2v_inst35|Mux0~38_combout  = ((!\b2v_inst35|Add0~22_combout  & (!\b2v_inst35|Equal0~1_combout  & \b2v_inst35|Mux0~40_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst35|Add0~22_combout ),
	.datac(\b2v_inst35|Equal0~1_combout ),
	.datad(\b2v_inst35|Mux0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux0~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux0~38 .lut_mask = "0300";
defparam \b2v_inst35|Mux0~38 .operation_mode = "normal";
defparam \b2v_inst35|Mux0~38 .output_mode = "comb_only";
defparam \b2v_inst35|Mux0~38 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux0~38 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux0~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N9
maxii_lcell \b2v_inst35|lcd_data[0] (
// Equation(s):
// \b2v_inst35|lcd_data [0] = ((GLOBAL(\b2v_inst35|WideOr0~23_combout ) & ((\b2v_inst35|lcd_data [0]))) # (!GLOBAL(\b2v_inst35|WideOr0~23_combout ) & (\b2v_inst35|Mux0~38_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux0~38_combout ),
	.datab(vcc),
	.datac(\b2v_inst35|WideOr0~23_combout ),
	.datad(\b2v_inst35|lcd_data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[0] .lut_mask = "fa0a";
defparam \b2v_inst35|lcd_data[0] .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[0] .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[0] .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[0] .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxii_lcell \b2v_inst35|Mux1~13 (
// Equation(s):
// \b2v_inst35|Mux1~13_combout  = (\b2v_inst35|Add0~17_combout  & (!\b2v_inst35|Add0~12_combout  & (!\b2v_inst35|Add0~22_combout  & !\b2v_inst35|xhdl0.cnt[0]~6_combout ))) # (!\b2v_inst35|Add0~17_combout  & (\b2v_inst35|Add0~22_combout  & 
// ((\b2v_inst35|Add0~12_combout ) # (\b2v_inst35|xhdl0.cnt[0]~6_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~12_combout ),
	.datab(\b2v_inst35|Add0~17_combout ),
	.datac(\b2v_inst35|Add0~22_combout ),
	.datad(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux1~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux1~13 .lut_mask = "3024";
defparam \b2v_inst35|Mux1~13 .operation_mode = "normal";
defparam \b2v_inst35|Mux1~13 .output_mode = "comb_only";
defparam \b2v_inst35|Mux1~13 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux1~13 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux1~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxii_lcell \b2v_inst35|Mux1~22 (
// Equation(s):
// \b2v_inst35|Mux1~22_combout  = (!\b2v_inst35|Add0~22_combout  & ((\b2v_inst35|xhdl0.cnt[0]~6_combout  & (\b2v_inst35|Add0~17_combout )) # (!\b2v_inst35|xhdl0.cnt[0]~6_combout  & (!\b2v_inst35|Add0~17_combout  & !\b2v_inst35|Add0~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.datab(\b2v_inst35|Add0~17_combout ),
	.datac(\b2v_inst35|Add0~2_combout ),
	.datad(\b2v_inst35|Add0~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux1~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux1~22 .lut_mask = "0089";
defparam \b2v_inst35|Mux1~22 .operation_mode = "normal";
defparam \b2v_inst35|Mux1~22 .output_mode = "comb_only";
defparam \b2v_inst35|Mux1~22 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux1~22 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux1~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxii_lcell \b2v_inst35|Mux1~23 (
// Equation(s):
// \b2v_inst35|Mux1~23_combout  = (!\b2v_inst35|Add0~22_combout  & (((!\b2v_inst35|Add0~12_combout  & \b2v_inst35|Mux1~22_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~22_combout ),
	.datab(vcc),
	.datac(\b2v_inst35|Add0~12_combout ),
	.datad(\b2v_inst35|Mux1~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux1~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux1~23 .lut_mask = "0500";
defparam \b2v_inst35|Mux1~23 .operation_mode = "normal";
defparam \b2v_inst35|Mux1~23 .output_mode = "comb_only";
defparam \b2v_inst35|Mux1~23 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux1~23 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux1~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N7
maxii_lcell \b2v_inst35|Mux1~21 (
// Equation(s):
// \b2v_inst35|Mux1~21_combout  = (!\b2v_inst35|Equal0~1_combout  & ((\b2v_inst35|Add0~7_combout  & ((\b2v_inst35|Mux1~23_combout ))) # (!\b2v_inst35|Add0~7_combout  & (\b2v_inst35|Mux1~13_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux1~13_combout ),
	.datab(\b2v_inst35|Add0~7_combout ),
	.datac(\b2v_inst35|Equal0~1_combout ),
	.datad(\b2v_inst35|Mux1~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux1~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux1~21 .lut_mask = "0e02";
defparam \b2v_inst35|Mux1~21 .operation_mode = "normal";
defparam \b2v_inst35|Mux1~21 .output_mode = "comb_only";
defparam \b2v_inst35|Mux1~21 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux1~21 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux1~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N2
maxii_lcell \b2v_inst35|lcd_data[1] (
// Equation(s):
// \b2v_inst35|lcd_data [1] = ((GLOBAL(\b2v_inst35|WideOr0~23_combout ) & ((\b2v_inst35|lcd_data [1]))) # (!GLOBAL(\b2v_inst35|WideOr0~23_combout ) & (\b2v_inst35|Mux1~21_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst35|Mux1~21_combout ),
	.datac(\b2v_inst35|WideOr0~23_combout ),
	.datad(\b2v_inst35|lcd_data [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[1] .lut_mask = "fc0c";
defparam \b2v_inst35|lcd_data[1] .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[1] .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[1] .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[1] .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \b2v_inst35|Mux2~3 (
// Equation(s):
// \b2v_inst35|Mux2~3_combout  = (!\b2v_inst35|Add0~12_combout  & (((\b2v_inst35|xhdl0.cnt[0]~6_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux2~3 .lut_mask = "5500";
defparam \b2v_inst35|Mux2~3 .operation_mode = "normal";
defparam \b2v_inst35|Mux2~3 .output_mode = "comb_only";
defparam \b2v_inst35|Mux2~3 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux2~3 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \b2v_inst35|Mux2~18 (
// Equation(s):
// \b2v_inst35|Mux2~18_combout  = (!\b2v_inst35|Equal0~1_combout  & (\b2v_inst35|Add0~7_combout  & (!\b2v_inst35|Add0~22_combout  & \b2v_inst35|Mux2~3_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Equal0~1_combout ),
	.datab(\b2v_inst35|Add0~7_combout ),
	.datac(\b2v_inst35|Add0~22_combout ),
	.datad(\b2v_inst35|Mux2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux2~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux2~18 .lut_mask = "0400";
defparam \b2v_inst35|Mux2~18 .operation_mode = "normal";
defparam \b2v_inst35|Mux2~18 .output_mode = "comb_only";
defparam \b2v_inst35|Mux2~18 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux2~18 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux2~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \b2v_inst35|Mux2~12 (
// Equation(s):
// \b2v_inst35|Mux2~12_combout  = (\b2v_inst35|Add0~22_combout  & (\b2v_inst35|Add0~12_combout  $ (((\b2v_inst35|xhdl0.cnt[0]~6_combout ))))) # (!\b2v_inst35|Add0~22_combout  & (!\b2v_inst35|Add0~12_combout  & (!\b2v_inst35|Add0~2_combout  & 
// !\b2v_inst35|xhdl0.cnt[0]~6_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~12_combout ),
	.datab(\b2v_inst35|Add0~22_combout ),
	.datac(\b2v_inst35|Add0~2_combout ),
	.datad(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux2~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux2~12 .lut_mask = "4489";
defparam \b2v_inst35|Mux2~12 .operation_mode = "normal";
defparam \b2v_inst35|Mux2~12 .output_mode = "comb_only";
defparam \b2v_inst35|Mux2~12 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux2~12 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux2~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \b2v_inst35|Mux2~13 (
// Equation(s):
// \b2v_inst35|Mux2~13_combout  = (!\b2v_inst35|Add0~2_combout  & (!\b2v_inst35|xhdl0.cnt[0]~6_combout  & (\b2v_inst35|Add0~12_combout  $ (!\b2v_inst35|Add0~22_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~12_combout ),
	.datab(\b2v_inst35|Add0~22_combout ),
	.datac(\b2v_inst35|Add0~2_combout ),
	.datad(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux2~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux2~13 .lut_mask = "0009";
defparam \b2v_inst35|Mux2~13 .operation_mode = "normal";
defparam \b2v_inst35|Mux2~13 .output_mode = "comb_only";
defparam \b2v_inst35|Mux2~13 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux2~13 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux2~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \b2v_inst35|Mux2~19 (
// Equation(s):
// \b2v_inst35|Mux2~19_combout  = (!\b2v_inst35|Equal0~1_combout  & ((\b2v_inst35|Add0~7_combout  & ((\b2v_inst35|Mux2~13_combout ))) # (!\b2v_inst35|Add0~7_combout  & (\b2v_inst35|Mux2~12_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux2~12_combout ),
	.datab(\b2v_inst35|Mux2~13_combout ),
	.datac(\b2v_inst35|Equal0~1_combout ),
	.datad(\b2v_inst35|Add0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux2~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux2~19 .lut_mask = "0c0a";
defparam \b2v_inst35|Mux2~19 .operation_mode = "normal";
defparam \b2v_inst35|Mux2~19 .output_mode = "comb_only";
defparam \b2v_inst35|Mux2~19 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux2~19 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux2~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \b2v_inst35|Mux4~13 (
// Equation(s):
// \b2v_inst35|Mux4~13_combout  = (\b2v_inst35|Add0~22_combout  & (((\b2v_inst35|Add0~12_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst35|Add0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~13 .lut_mask = "aa00";
defparam \b2v_inst35|Mux4~13 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~13 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~13 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~13 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \b2v_inst35|Mux4~11 (
// Equation(s):
// \b2v_inst35|Mux4~11_combout  = (!\b2v_inst35|xhdl0.cnt[4]~7_combout  & ((\b2v_inst35|xhdl0.cnt[5]~5_combout ) # ((!\b2v_inst35|Mux4~13_combout ) # (!\b2v_inst35|Mux2~16_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt[5]~5_combout ),
	.datab(\b2v_inst35|Mux2~16_combout ),
	.datac(\b2v_inst35|Mux4~13_combout ),
	.datad(\b2v_inst35|xhdl0.cnt[4]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~11 .lut_mask = "00bf";
defparam \b2v_inst35|Mux4~11 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~11 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~11 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~11 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxii_lcell \b2v_inst35|Mux1~20 (
// Equation(s):
// \b2v_inst35|Mux1~20_combout  = (\b2v_inst35|Add0~17_combout  & (!\b2v_inst35|Equal0~1_combout  & ((!\b2v_inst35|Add0~12_combout ) # (!\b2v_inst35|Add0~22_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~17_combout ),
	.datab(\b2v_inst35|Add0~22_combout ),
	.datac(\b2v_inst35|Equal0~1_combout ),
	.datad(\b2v_inst35|Add0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux1~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux1~20 .lut_mask = "020a";
defparam \b2v_inst35|Mux1~20 .operation_mode = "normal";
defparam \b2v_inst35|Mux1~20 .output_mode = "comb_only";
defparam \b2v_inst35|Mux1~20 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux1~20 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \b2v_inst35|Mux2~17 (
// Equation(s):
// \b2v_inst35|Mux2~17_combout  = (\b2v_inst35|Mux2~18_combout  & ((\b2v_inst35|Mux1~20_combout ) # ((\b2v_inst35|Mux2~19_combout  & \b2v_inst35|Mux4~11_combout )))) # (!\b2v_inst35|Mux2~18_combout  & (\b2v_inst35|Mux2~19_combout  & 
// (\b2v_inst35|Mux4~11_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux2~18_combout ),
	.datab(\b2v_inst35|Mux2~19_combout ),
	.datac(\b2v_inst35|Mux4~11_combout ),
	.datad(\b2v_inst35|Mux1~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux2~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux2~17 .lut_mask = "eac0";
defparam \b2v_inst35|Mux2~17 .operation_mode = "normal";
defparam \b2v_inst35|Mux2~17 .output_mode = "comb_only";
defparam \b2v_inst35|Mux2~17 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux2~17 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux2~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell \b2v_inst35|lcd_data[2] (
// Equation(s):
// \b2v_inst35|lcd_data [2] = ((GLOBAL(\b2v_inst35|WideOr0~23_combout ) & ((\b2v_inst35|lcd_data [2]))) # (!GLOBAL(\b2v_inst35|WideOr0~23_combout ) & (\b2v_inst35|Mux2~17_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst35|Mux2~17_combout ),
	.datac(\b2v_inst35|WideOr0~23_combout ),
	.datad(\b2v_inst35|lcd_data [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[2] .lut_mask = "fc0c";
defparam \b2v_inst35|lcd_data[2] .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[2] .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[2] .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[2] .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxii_lcell \b2v_inst35|Mux3~3 (
// Equation(s):
// \b2v_inst35|Mux3~3_combout  = (\b2v_inst35|Add0~22_combout  & (\b2v_inst35|Add0~12_combout  $ (((\b2v_inst35|xhdl0.cnt[0]~6_combout ))))) # (!\b2v_inst35|Add0~22_combout  & (!\b2v_inst35|Add0~12_combout  & (!\b2v_inst35|Add0~2_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~12_combout ),
	.datab(\b2v_inst35|Add0~22_combout ),
	.datac(\b2v_inst35|Add0~2_combout ),
	.datad(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~3 .lut_mask = "4589";
defparam \b2v_inst35|Mux3~3 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~3 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~3 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~3 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \b2v_inst35|Mux3~4 (
// Equation(s):
// \b2v_inst35|Mux3~4_combout  = (!\b2v_inst35|xhdl0.cnt[0]~6_combout  & (\b2v_inst35|Add0~22_combout  & (!\b2v_inst35|Add0~2_combout  & \b2v_inst35|Add0~12_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.datab(\b2v_inst35|Add0~22_combout ),
	.datac(\b2v_inst35|Add0~2_combout ),
	.datad(\b2v_inst35|Add0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~4 .lut_mask = "0400";
defparam \b2v_inst35|Mux3~4 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~4 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~4 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~4 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N1
maxii_lcell \b2v_inst35|Mux3~8 (
// Equation(s):
// \b2v_inst35|Mux3~8_combout  = (\b2v_inst35|Equal0~1_combout ) # ((\b2v_inst35|Add0~7_combout  & ((\b2v_inst35|Mux3~4_combout ))) # (!\b2v_inst35|Add0~7_combout  & (\b2v_inst35|Mux3~3_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~7_combout ),
	.datab(\b2v_inst35|Mux3~3_combout ),
	.datac(\b2v_inst35|Equal0~1_combout ),
	.datad(\b2v_inst35|Mux3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~8 .lut_mask = "fef4";
defparam \b2v_inst35|Mux3~8 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~8 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~8 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~8 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \b2v_inst35|Mux3~7 (
// Equation(s):
// \b2v_inst35|Mux3~7_combout  = (\b2v_inst35|Mux2~18_combout  & ((\b2v_inst35|Mux1~20_combout ) # ((\b2v_inst35|Mux4~11_combout  & \b2v_inst35|Mux3~8_combout )))) # (!\b2v_inst35|Mux2~18_combout  & (((\b2v_inst35|Mux4~11_combout  & 
// \b2v_inst35|Mux3~8_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux2~18_combout ),
	.datab(\b2v_inst35|Mux1~20_combout ),
	.datac(\b2v_inst35|Mux4~11_combout ),
	.datad(\b2v_inst35|Mux3~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~7 .lut_mask = "f888";
defparam \b2v_inst35|Mux3~7 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~7 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~7 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~7 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N2
maxii_lcell \b2v_inst35|lcd_data[3] (
// Equation(s):
// \b2v_inst35|lcd_data [3] = ((GLOBAL(\b2v_inst35|WideOr0~23_combout ) & ((\b2v_inst35|lcd_data [3]))) # (!GLOBAL(\b2v_inst35|WideOr0~23_combout ) & (\b2v_inst35|Mux3~7_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst35|Mux3~7_combout ),
	.datac(\b2v_inst35|WideOr0~23_combout ),
	.datad(\b2v_inst35|lcd_data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[3] .lut_mask = "fc0c";
defparam \b2v_inst35|lcd_data[3] .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[3] .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[3] .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[3] .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \b2v_inst35|Mux4~7 (
// Equation(s):
// \b2v_inst35|Mux4~7_combout  = (\b2v_inst35|xhdl0.cnt[0]~6_combout  & (!\b2v_inst35|Add0~12_combout  & ((\b2v_inst35|Add0~22_combout ) # (!\b2v_inst35|Add0~2_combout )))) # (!\b2v_inst35|xhdl0.cnt[0]~6_combout  & (\b2v_inst35|Add0~22_combout  & 
// ((\b2v_inst35|Add0~12_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.datab(\b2v_inst35|Add0~22_combout ),
	.datac(\b2v_inst35|Add0~2_combout ),
	.datad(\b2v_inst35|Add0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~7 .lut_mask = "448a";
defparam \b2v_inst35|Mux4~7 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~7 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~7 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~7 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxii_lcell \b2v_inst35|Mux4~14 (
// Equation(s):
// \b2v_inst35|Mux4~14_combout  = (\b2v_inst35|Equal0~1_combout ) # ((\b2v_inst35|Add0~7_combout  & ((\b2v_inst35|Mux3~4_combout ))) # (!\b2v_inst35|Add0~7_combout  & (\b2v_inst35|Mux4~7_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Equal0~1_combout ),
	.datab(\b2v_inst35|Mux4~7_combout ),
	.datac(\b2v_inst35|Add0~7_combout ),
	.datad(\b2v_inst35|Mux3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~14 .lut_mask = "feae";
defparam \b2v_inst35|Mux4~14 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~14 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~14 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~14 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \b2v_inst35|Mux4~12 (
// Equation(s):
// \b2v_inst35|Mux4~12_combout  = (\b2v_inst35|Mux2~18_combout  & ((\b2v_inst35|Mux1~20_combout ) # ((\b2v_inst35|Mux4~11_combout  & \b2v_inst35|Mux4~14_combout )))) # (!\b2v_inst35|Mux2~18_combout  & (((\b2v_inst35|Mux4~11_combout  & 
// \b2v_inst35|Mux4~14_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux2~18_combout ),
	.datab(\b2v_inst35|Mux1~20_combout ),
	.datac(\b2v_inst35|Mux4~11_combout ),
	.datad(\b2v_inst35|Mux4~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~12 .lut_mask = "f888";
defparam \b2v_inst35|Mux4~12 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~12 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~12 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~12 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N2
maxii_lcell \b2v_inst35|lcd_data[4] (
// Equation(s):
// \b2v_inst35|lcd_data [4] = ((GLOBAL(\b2v_inst35|WideOr0~23_combout ) & ((\b2v_inst35|lcd_data [4]))) # (!GLOBAL(\b2v_inst35|WideOr0~23_combout ) & (\b2v_inst35|Mux4~12_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst35|Mux4~12_combout ),
	.datac(\b2v_inst35|WideOr0~23_combout ),
	.datad(\b2v_inst35|lcd_data [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[4] .lut_mask = "fc0c";
defparam \b2v_inst35|lcd_data[4] .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[4] .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[4] .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[4] .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxii_lcell \b2v_inst35|Mux5~10 (
// Equation(s):
// \b2v_inst35|Mux5~10_combout  = (!\b2v_inst35|Equal0~1_combout  & (\b2v_inst35|Add0~22_combout  & (!\b2v_inst35|Add0~7_combout  & \b2v_inst35|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Equal0~1_combout ),
	.datab(\b2v_inst35|Add0~22_combout ),
	.datac(\b2v_inst35|Add0~7_combout ),
	.datad(\b2v_inst35|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~10 .lut_mask = "0400";
defparam \b2v_inst35|Mux5~10 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~10 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~10 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~10 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \b2v_inst35|Mux5~8 (
// Equation(s):
// \b2v_inst35|Mux5~8_combout  = (\b2v_inst35|Mux2~16_combout  & (!\b2v_inst35|xhdl0.cnt[4]~7_combout  & ((\b2v_inst35|xhdl0.cnt[0]~6_combout ) # (!\b2v_inst35|xhdl0.cnt[2]~9_combout )))) # (!\b2v_inst35|Mux2~16_combout  & (\b2v_inst35|xhdl0.cnt[0]~6_combout 
//  $ (((!\b2v_inst35|xhdl0.cnt[4]~7_combout  & \b2v_inst35|xhdl0.cnt[2]~9_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt[4]~7_combout ),
	.datab(\b2v_inst35|Mux2~16_combout ),
	.datac(\b2v_inst35|xhdl0.cnt[2]~9_combout ),
	.datad(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~8 .lut_mask = "6714";
defparam \b2v_inst35|Mux5~8 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~8 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~8 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~8 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N9
maxii_lcell \b2v_inst35|Mux5~9 (
// Equation(s):
// \b2v_inst35|Mux5~9_combout  = (\b2v_inst35|xhdl0.cnt[5]~5_combout ) # ((!\b2v_inst35|Mux5~10_combout  & ((\b2v_inst35|xhdl0.cnt[3]~8_combout ) # (!\b2v_inst35|Mux5~8_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt[3]~8_combout ),
	.datab(\b2v_inst35|xhdl0.cnt[5]~5_combout ),
	.datac(\b2v_inst35|Mux5~10_combout ),
	.datad(\b2v_inst35|Mux5~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~9 .lut_mask = "cecf";
defparam \b2v_inst35|Mux5~9 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~9 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~9 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~9 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxii_lcell \b2v_inst35|lcd_data[5] (
// Equation(s):
// \b2v_inst35|lcd_data [5] = ((GLOBAL(\b2v_inst35|WideOr0~23_combout ) & ((\b2v_inst35|lcd_data [5]))) # (!GLOBAL(\b2v_inst35|WideOr0~23_combout ) & (\b2v_inst35|Mux5~9_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst35|Mux5~9_combout ),
	.datac(\b2v_inst35|WideOr0~23_combout ),
	.datad(\b2v_inst35|lcd_data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[5] .lut_mask = "fc0c";
defparam \b2v_inst35|lcd_data[5] .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[5] .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[5] .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[5] .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \b2v_inst35|Mux6~2 (
// Equation(s):
// \b2v_inst35|Mux6~2_combout  = (\b2v_inst35|xhdl0.cnt[0]~6_combout  & ((\b2v_inst35|xhdl0.cnt[4]~7_combout  & (!\b2v_inst35|Mux2~16_combout )) # (!\b2v_inst35|xhdl0.cnt[4]~7_combout  & (\b2v_inst35|Mux2~16_combout  & \b2v_inst35|xhdl0.cnt[2]~9_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt[4]~7_combout ),
	.datab(\b2v_inst35|Mux2~16_combout ),
	.datac(\b2v_inst35|xhdl0.cnt[2]~9_combout ),
	.datad(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~2 .lut_mask = "6200";
defparam \b2v_inst35|Mux6~2 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~2 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~2 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~2 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxii_lcell \b2v_inst35|Mux6~3 (
// Equation(s):
// \b2v_inst35|Mux6~3_combout  = (\b2v_inst35|Mux5~10_combout ) # ((\b2v_inst35|Mux6~2_combout  & ((\b2v_inst35|Equal0~1_combout ) # (!\b2v_inst35|Add0~22_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Equal0~1_combout ),
	.datab(\b2v_inst35|Mux6~2_combout ),
	.datac(\b2v_inst35|Add0~22_combout ),
	.datad(\b2v_inst35|Mux5~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~3 .lut_mask = "ff8c";
defparam \b2v_inst35|Mux6~3 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~3 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~3 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~3 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N1
maxii_lcell \b2v_inst35|lcd_data[6] (
// Equation(s):
// \b2v_inst35|lcd_data [6] = ((GLOBAL(\b2v_inst35|WideOr0~23_combout ) & ((\b2v_inst35|lcd_data [6]))) # (!GLOBAL(\b2v_inst35|WideOr0~23_combout ) & (\b2v_inst35|Mux6~3_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux6~3_combout ),
	.datab(vcc),
	.datac(\b2v_inst35|WideOr0~23_combout ),
	.datad(\b2v_inst35|lcd_data [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[6] .lut_mask = "fa0a";
defparam \b2v_inst35|lcd_data[6] .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[6] .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[6] .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[6] .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxii_lcell \b2v_inst35|Mux7~16 (
// Equation(s):
// \b2v_inst35|Mux7~16_combout  = (\b2v_inst35|Add0~17_combout  & (!\b2v_inst35|Add0~2_combout  & ((!\b2v_inst35|Add0~7_combout ) # (!\b2v_inst35|xhdl0.cnt[0]~6_combout )))) # (!\b2v_inst35|Add0~17_combout  & ((\b2v_inst35|Add0~7_combout  & 
// ((\b2v_inst35|Add0~2_combout ))) # (!\b2v_inst35|Add0~7_combout  & (!\b2v_inst35|xhdl0.cnt[0]~6_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.datab(\b2v_inst35|Add0~2_combout ),
	.datac(\b2v_inst35|Add0~17_combout ),
	.datad(\b2v_inst35|Add0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~16 .lut_mask = "1c35";
defparam \b2v_inst35|Mux7~16 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~16 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~16 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~16 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxii_lcell \b2v_inst35|Mux7~17 (
// Equation(s):
// \b2v_inst35|Mux7~17_combout  = (\b2v_inst35|xhdl0.cnt[0]~6_combout  & (\b2v_inst35|Mux7~16_combout  $ (((\b2v_inst35|Add0~12_combout  & !\b2v_inst35|Add0~2_combout ))))) # (!\b2v_inst35|xhdl0.cnt[0]~6_combout  & (\b2v_inst35|Mux7~16_combout  & 
// (\b2v_inst35|Add0~12_combout  $ (\b2v_inst35|Add0~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~12_combout ),
	.datab(\b2v_inst35|Add0~2_combout ),
	.datac(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.datad(\b2v_inst35|Mux7~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~17 .lut_mask = "d620";
defparam \b2v_inst35|Mux7~17 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~17 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~17 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~17 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxii_lcell \b2v_inst35|Mux7~14 (
// Equation(s):
// \b2v_inst35|Mux7~14_combout  = (!\b2v_inst35|Add0~2_combout  & (\b2v_inst35|Add0~17_combout  $ (((!\b2v_inst35|Add0~12_combout  & \b2v_inst35|Add0~7_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~12_combout ),
	.datab(\b2v_inst35|Add0~2_combout ),
	.datac(\b2v_inst35|Add0~17_combout ),
	.datad(\b2v_inst35|Add0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~14 .lut_mask = "2130";
defparam \b2v_inst35|Mux7~14 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~14 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~14 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~14 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxii_lcell \b2v_inst35|Mux7~15 (
// Equation(s):
// \b2v_inst35|Mux7~15_combout  = (\b2v_inst35|Mux7~14_combout  & ((\b2v_inst35|Add0~12_combout  $ (!\b2v_inst35|xhdl0.cnt[0]~6_combout )) # (!\b2v_inst35|Add0~7_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~12_combout ),
	.datab(\b2v_inst35|Mux7~14_combout ),
	.datac(\b2v_inst35|xhdl0.cnt[0]~6_combout ),
	.datad(\b2v_inst35|Add0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~15 .lut_mask = "84cc";
defparam \b2v_inst35|Mux7~15 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~15 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~15 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~15 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N0
maxii_lcell \b2v_inst35|Mux7~13 (
// Equation(s):
// \b2v_inst35|Mux7~13_combout  = (!\b2v_inst35|Equal0~1_combout  & ((\b2v_inst35|Add0~22_combout  & ((\b2v_inst35|Mux7~15_combout ))) # (!\b2v_inst35|Add0~22_combout  & (\b2v_inst35|Mux7~17_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux7~17_combout ),
	.datab(\b2v_inst35|Add0~22_combout ),
	.datac(\b2v_inst35|Equal0~1_combout ),
	.datad(\b2v_inst35|Mux7~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~13 .lut_mask = "0e02";
defparam \b2v_inst35|Mux7~13 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~13 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~13 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~13 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxii_lcell \b2v_inst35|lcd_data[7] (
// Equation(s):
// \b2v_inst35|lcd_data [7] = ((GLOBAL(\b2v_inst35|WideOr0~23_combout ) & ((\b2v_inst35|lcd_data [7]))) # (!GLOBAL(\b2v_inst35|WideOr0~23_combout ) & (\b2v_inst35|Mux7~13_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst35|Mux7~13_combout ),
	.datac(\b2v_inst35|WideOr0~23_combout ),
	.datad(\b2v_inst35|lcd_data [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[7] .lut_mask = "fc0c";
defparam \b2v_inst35|lcd_data[7] .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[7] .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[7] .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[7] .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N5
maxii_lcell \b2v_inst30|Decoder1~0 (
// Equation(s):
// \b2v_inst30|Decoder1~0_combout  = ((!\b2v_inst30|Add0~3_combout  & (!\b2v_inst30|Add0~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst30|Add0~3_combout ),
	.datac(\b2v_inst30|Add0~4_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|Decoder1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|Decoder1~0 .lut_mask = "0303";
defparam \b2v_inst30|Decoder1~0 .operation_mode = "normal";
defparam \b2v_inst30|Decoder1~0 .output_mode = "comb_only";
defparam \b2v_inst30|Decoder1~0 .register_cascade_mode = "off";
defparam \b2v_inst30|Decoder1~0 .sum_lutc_input = "datac";
defparam \b2v_inst30|Decoder1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N9
maxii_lcell \b2v_inst30|Decoder1~2 (
// Equation(s):
// \b2v_inst30|Decoder1~2_combout  = ((!\b2v_inst30|Add0~3_combout  & (\b2v_inst30|Add0~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst30|Add0~3_combout ),
	.datac(\b2v_inst30|Add0~4_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|Decoder1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|Decoder1~2 .lut_mask = "3030";
defparam \b2v_inst30|Decoder1~2 .operation_mode = "normal";
defparam \b2v_inst30|Decoder1~2 .output_mode = "comb_only";
defparam \b2v_inst30|Decoder1~2 .register_cascade_mode = "off";
defparam \b2v_inst30|Decoder1~2 .sum_lutc_input = "datac";
defparam \b2v_inst30|Decoder1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N2
maxii_lcell \b2v_inst30|Decoder1~4 (
// Equation(s):
// \b2v_inst30|Decoder1~4_combout  = ((\b2v_inst30|Add0~3_combout  & (!\b2v_inst30|Add0~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst30|Add0~3_combout ),
	.datac(\b2v_inst30|Add0~4_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|Decoder1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|Decoder1~4 .lut_mask = "0c0c";
defparam \b2v_inst30|Decoder1~4 .operation_mode = "normal";
defparam \b2v_inst30|Decoder1~4 .output_mode = "comb_only";
defparam \b2v_inst30|Decoder1~4 .register_cascade_mode = "off";
defparam \b2v_inst30|Decoder1~4 .sum_lutc_input = "datac";
defparam \b2v_inst30|Decoder1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N8
maxii_lcell \b2v_inst30|Decoder1~6 (
// Equation(s):
// \b2v_inst30|Decoder1~6_combout  = ((\b2v_inst30|Add0~3_combout  & (\b2v_inst30|Add0~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst30|Add0~3_combout ),
	.datac(\b2v_inst30|Add0~4_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|Decoder1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|Decoder1~6 .lut_mask = "c0c0";
defparam \b2v_inst30|Decoder1~6 .operation_mode = "normal";
defparam \b2v_inst30|Decoder1~6 .output_mode = "comb_only";
defparam \b2v_inst30|Decoder1~6 .register_cascade_mode = "off";
defparam \b2v_inst30|Decoder1~6 .sum_lutc_input = "datac";
defparam \b2v_inst30|Decoder1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \b2v_inst34|seg[6]~0 (
// Equation(s):
// \b2v_inst34|seg[6]~0_combout  = ((\b2v_inst14|WideOr3~0_combout  & ((\b2v_inst14|cur_state.0000_3092~combout ) # (\b2v_inst14|cur_state.0001_3053~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0000_3092~combout ),
	.datac(\b2v_inst14|WideOr3~0_combout ),
	.datad(\b2v_inst14|cur_state.0001_3053~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg[6]~0 .lut_mask = "f0c0";
defparam \b2v_inst34|seg[6]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg[6]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg[6]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg[6]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N5
maxii_lcell \b2v_inst34|WideOr32~0 (
// Equation(s):
// \b2v_inst34|WideOr32~0_combout  = (\b2v_inst34|p2.count.011_5435~combout ) # ((\b2v_inst34|p2.count.111_5407~combout ) # ((\b2v_inst34|p2.count.101_5421~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.011_5435~combout ),
	.datab(\b2v_inst34|p2.count.111_5407~combout ),
	.datac(\b2v_inst34|p2.count.101_5421~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr32~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr32~0 .lut_mask = "fefe";
defparam \b2v_inst34|WideOr32~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr32~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr32~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr32~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr32~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N1
maxii_lcell \b2v_inst34|seg_tempna[0]~0 (
// Equation(s):
// \b2v_inst34|seg_tempna[0]~0_combout  = (\b2v_inst34|WideOr32~0_combout  & ((\b2v_inst30|col_g[4]~0_combout ) # ((!\b2v_inst14|WideOr3~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst30|col_g[4]~0_combout ),
	.datab(\b2v_inst34|WideOr32~0_combout ),
	.datac(\b2v_inst14|WideOr3~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempna[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempna[0]~0 .lut_mask = "8c8c";
defparam \b2v_inst34|seg_tempna[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_tempna[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempna[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempna[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempna[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxii_lcell \b2v_inst14|Selector120~0 (
// Equation(s):
// \b2v_inst14|Selector120~0_combout  = ((!\b2v_inst14|always6~3_combout  & ((!\b2v_inst14|always6~7_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|always6~3_combout ),
	.datac(vcc),
	.datad(\b2v_inst14|always6~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector120~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector120~0 .lut_mask = "0033";
defparam \b2v_inst14|Selector120~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector120~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector120~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector120~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector120~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxii_lcell \b2v_inst14|Selector119~0 (
// Equation(s):
// \b2v_inst14|Selector119~0_combout  = (\b2v_inst14|Selector120~0_combout  & (!\b2v_inst14|cnt_b0[0]~3_combout  & ((\b2v_inst14|cur_state.0111_2819~combout ) # (\b2v_inst14|cur_state.0110_2858~combout )))) # (!\b2v_inst14|Selector120~0_combout  & 
// (((\b2v_inst14|cur_state.0111_2819~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_b0[0]~3_combout ),
	.datab(\b2v_inst14|cur_state.0111_2819~combout ),
	.datac(\b2v_inst14|Selector120~0_combout ),
	.datad(\b2v_inst14|cur_state.0110_2858~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector119~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector119~0 .lut_mask = "5c4c";
defparam \b2v_inst14|Selector119~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector119~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector119~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector119~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector119~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxii_lcell \b2v_inst14|Add7~0 (
// Equation(s):
// \b2v_inst14|Add7~0_combout  = ((!\b2v_inst14|cnt_u2 [0]))
// \b2v_inst14|Add7~2  = CARRY(((\b2v_inst14|cnt_u2 [0])))
// \b2v_inst14|Add7~2COUT1_31  = CARRY(((\b2v_inst14|cnt_u2 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add7~0_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst14|Add7~2 ),
	.cout1(\b2v_inst14|Add7~2COUT1_31 ));
// synopsys translate_off
defparam \b2v_inst14|Add7~0 .lut_mask = "33cc";
defparam \b2v_inst14|Add7~0 .operation_mode = "arithmetic";
defparam \b2v_inst14|Add7~0 .output_mode = "comb_only";
defparam \b2v_inst14|Add7~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Add7~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxii_lcell \b2v_inst14|Add7~5 (
// Equation(s):
// \b2v_inst14|Add7~5_combout  = (\b2v_inst14|Add7~0_combout  & (\b2v_inst14|cur_state.0111_2819~combout  & ((\b2v_inst14|always6~3_combout ) # (\b2v_inst14|always6~7_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|Add7~0_combout ),
	.datab(\b2v_inst14|always6~3_combout ),
	.datac(\b2v_inst14|cur_state.0111_2819~combout ),
	.datad(\b2v_inst14|always6~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add7~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add7~5 .lut_mask = "a080";
defparam \b2v_inst14|Add7~5 .operation_mode = "normal";
defparam \b2v_inst14|Add7~5 .output_mode = "comb_only";
defparam \b2v_inst14|Add7~5 .register_cascade_mode = "off";
defparam \b2v_inst14|Add7~5 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add7~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxii_lcell \b2v_inst14|cnt_u2[0] (
// Equation(s):
// \b2v_inst14|cnt_u2 [0] = (\b2v_inst14|Selector119~0_combout  & (\b2v_inst14|Add7~5_combout )) # (!\b2v_inst14|Selector119~0_combout  & (((\b2v_inst14|cnt_u2 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector119~0_combout ),
	.datab(\b2v_inst14|Add7~5_combout ),
	.datac(vcc),
	.datad(\b2v_inst14|cnt_u2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u2 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u2[0] .lut_mask = "dd88";
defparam \b2v_inst14|cnt_u2[0] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u2[0] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u2[0] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u2[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxii_lcell \b2v_inst14|Add7~6 (
// Equation(s):
// \b2v_inst14|Add7~6_combout  = (\b2v_inst14|cnt_u2 [1] $ ((\b2v_inst14|Add7~2 )))
// \b2v_inst14|Add7~8  = CARRY(((!\b2v_inst14|Add7~2 ) # (!\b2v_inst14|cnt_u2 [1])))
// \b2v_inst14|Add7~8COUT1_32  = CARRY(((!\b2v_inst14|Add7~2COUT1_31 ) # (!\b2v_inst14|cnt_u2 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst14|Add7~2 ),
	.cin1(\b2v_inst14|Add7~2COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add7~6_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst14|Add7~8 ),
	.cout1(\b2v_inst14|Add7~8COUT1_32 ));
// synopsys translate_off
defparam \b2v_inst14|Add7~6 .cin0_used = "true";
defparam \b2v_inst14|Add7~6 .cin1_used = "true";
defparam \b2v_inst14|Add7~6 .lut_mask = "3c3f";
defparam \b2v_inst14|Add7~6 .operation_mode = "arithmetic";
defparam \b2v_inst14|Add7~6 .output_mode = "comb_only";
defparam \b2v_inst14|Add7~6 .register_cascade_mode = "off";
defparam \b2v_inst14|Add7~6 .sum_lutc_input = "cin";
defparam \b2v_inst14|Add7~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxii_lcell \b2v_inst14|Add7~11 (
// Equation(s):
// \b2v_inst14|Add7~11_combout  = (\b2v_inst14|cur_state.0111_2819~combout  & (\b2v_inst14|Add7~6_combout  & ((\b2v_inst14|always6~7_combout ) # (\b2v_inst14|always6~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~7_combout ),
	.datab(\b2v_inst14|always6~3_combout ),
	.datac(\b2v_inst14|cur_state.0111_2819~combout ),
	.datad(\b2v_inst14|Add7~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add7~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add7~11 .lut_mask = "e000";
defparam \b2v_inst14|Add7~11 .operation_mode = "normal";
defparam \b2v_inst14|Add7~11 .output_mode = "comb_only";
defparam \b2v_inst14|Add7~11 .register_cascade_mode = "off";
defparam \b2v_inst14|Add7~11 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add7~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxii_lcell \b2v_inst14|cnt_u2[1] (
// Equation(s):
// \b2v_inst14|cnt_u2 [1] = ((\b2v_inst14|Selector119~0_combout  & ((\b2v_inst14|Add7~11_combout ))) # (!\b2v_inst14|Selector119~0_combout  & (\b2v_inst14|cnt_u2 [1])))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [1]),
	.datab(vcc),
	.datac(\b2v_inst14|Add7~11_combout ),
	.datad(\b2v_inst14|Selector119~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u2 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u2[1] .lut_mask = "f0aa";
defparam \b2v_inst14|cnt_u2[1] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u2[1] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u2[1] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u2[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxii_lcell \b2v_inst14|Add7~12 (
// Equation(s):
// \b2v_inst14|Add7~12_combout  = (\b2v_inst14|cnt_u2 [2] $ ((!\b2v_inst14|Add7~8 )))
// \b2v_inst14|Add7~14  = CARRY(((\b2v_inst14|cnt_u2 [2] & !\b2v_inst14|Add7~8 )))
// \b2v_inst14|Add7~14COUT1_33  = CARRY(((\b2v_inst14|cnt_u2 [2] & !\b2v_inst14|Add7~8COUT1_32 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst14|Add7~8 ),
	.cin1(\b2v_inst14|Add7~8COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add7~12_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst14|Add7~14 ),
	.cout1(\b2v_inst14|Add7~14COUT1_33 ));
// synopsys translate_off
defparam \b2v_inst14|Add7~12 .cin0_used = "true";
defparam \b2v_inst14|Add7~12 .cin1_used = "true";
defparam \b2v_inst14|Add7~12 .lut_mask = "c30c";
defparam \b2v_inst14|Add7~12 .operation_mode = "arithmetic";
defparam \b2v_inst14|Add7~12 .output_mode = "comb_only";
defparam \b2v_inst14|Add7~12 .register_cascade_mode = "off";
defparam \b2v_inst14|Add7~12 .sum_lutc_input = "cin";
defparam \b2v_inst14|Add7~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxii_lcell \b2v_inst14|Add7~17 (
// Equation(s):
// \b2v_inst14|Add7~17_combout  = (\b2v_inst14|Add7~12_combout  & (\b2v_inst14|cur_state.0111_2819~combout  & ((\b2v_inst14|always6~7_combout ) # (\b2v_inst14|always6~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~7_combout ),
	.datab(\b2v_inst14|Add7~12_combout ),
	.datac(\b2v_inst14|always6~3_combout ),
	.datad(\b2v_inst14|cur_state.0111_2819~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add7~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add7~17 .lut_mask = "c800";
defparam \b2v_inst14|Add7~17 .operation_mode = "normal";
defparam \b2v_inst14|Add7~17 .output_mode = "comb_only";
defparam \b2v_inst14|Add7~17 .register_cascade_mode = "off";
defparam \b2v_inst14|Add7~17 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add7~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxii_lcell \b2v_inst14|cnt_u2[2] (
// Equation(s):
// \b2v_inst14|cnt_u2 [2] = ((\b2v_inst14|Selector119~0_combout  & (\b2v_inst14|Add7~17_combout )) # (!\b2v_inst14|Selector119~0_combout  & ((\b2v_inst14|cnt_u2 [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Add7~17_combout ),
	.datac(\b2v_inst14|cnt_u2 [2]),
	.datad(\b2v_inst14|Selector119~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u2 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u2[2] .lut_mask = "ccf0";
defparam \b2v_inst14|cnt_u2[2] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u2[2] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u2[2] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u2[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxii_lcell \b2v_inst14|Add7~18 (
// Equation(s):
// \b2v_inst14|Add7~18_combout  = (\b2v_inst14|cnt_u2 [3] $ ((\b2v_inst14|Add7~14 )))
// \b2v_inst14|Add7~20  = CARRY(((!\b2v_inst14|Add7~14 ) # (!\b2v_inst14|cnt_u2 [3])))
// \b2v_inst14|Add7~20COUT1_34  = CARRY(((!\b2v_inst14|Add7~14COUT1_33 ) # (!\b2v_inst14|cnt_u2 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst14|Add7~14 ),
	.cin1(\b2v_inst14|Add7~14COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add7~18_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst14|Add7~20 ),
	.cout1(\b2v_inst14|Add7~20COUT1_34 ));
// synopsys translate_off
defparam \b2v_inst14|Add7~18 .cin0_used = "true";
defparam \b2v_inst14|Add7~18 .cin1_used = "true";
defparam \b2v_inst14|Add7~18 .lut_mask = "3c3f";
defparam \b2v_inst14|Add7~18 .operation_mode = "arithmetic";
defparam \b2v_inst14|Add7~18 .output_mode = "comb_only";
defparam \b2v_inst14|Add7~18 .register_cascade_mode = "off";
defparam \b2v_inst14|Add7~18 .sum_lutc_input = "cin";
defparam \b2v_inst14|Add7~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxii_lcell \b2v_inst14|Add7~23 (
// Equation(s):
// \b2v_inst14|Add7~23_combout  = (\b2v_inst14|Add7~18_combout  & (\b2v_inst14|cur_state.0111_2819~combout  & ((\b2v_inst14|always6~3_combout ) # (\b2v_inst14|always6~7_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|Add7~18_combout ),
	.datab(\b2v_inst14|always6~3_combout ),
	.datac(\b2v_inst14|always6~7_combout ),
	.datad(\b2v_inst14|cur_state.0111_2819~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add7~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add7~23 .lut_mask = "a800";
defparam \b2v_inst14|Add7~23 .operation_mode = "normal";
defparam \b2v_inst14|Add7~23 .output_mode = "comb_only";
defparam \b2v_inst14|Add7~23 .register_cascade_mode = "off";
defparam \b2v_inst14|Add7~23 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add7~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N0
maxii_lcell \b2v_inst14|cnt_u2[3] (
// Equation(s):
// \b2v_inst14|cnt_u2 [3] = ((\b2v_inst14|Selector119~0_combout  & ((\b2v_inst14|Add7~23_combout ))) # (!\b2v_inst14|Selector119~0_combout  & (\b2v_inst14|cnt_u2 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [3]),
	.datac(\b2v_inst14|Selector119~0_combout ),
	.datad(\b2v_inst14|Add7~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u2 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u2[3] .lut_mask = "fc0c";
defparam \b2v_inst14|cnt_u2[3] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u2[3] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u2[3] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u2[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxii_lcell \b2v_inst14|Add7~24 (
// Equation(s):
// \b2v_inst14|Add7~24_combout  = ((\b2v_inst14|Add7~20  $ (!\b2v_inst14|cnt_u2 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst14|cnt_u2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst14|Add7~20 ),
	.cin1(\b2v_inst14|Add7~20COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add7~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add7~24 .cin0_used = "true";
defparam \b2v_inst14|Add7~24 .cin1_used = "true";
defparam \b2v_inst14|Add7~24 .lut_mask = "f00f";
defparam \b2v_inst14|Add7~24 .operation_mode = "normal";
defparam \b2v_inst14|Add7~24 .output_mode = "comb_only";
defparam \b2v_inst14|Add7~24 .register_cascade_mode = "off";
defparam \b2v_inst14|Add7~24 .sum_lutc_input = "cin";
defparam \b2v_inst14|Add7~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxii_lcell \b2v_inst14|Add7~29 (
// Equation(s):
// \b2v_inst14|Add7~29_combout  = (\b2v_inst14|Add7~24_combout  & (\b2v_inst14|cur_state.0111_2819~combout  & ((\b2v_inst14|always6~7_combout ) # (\b2v_inst14|always6~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~7_combout ),
	.datab(\b2v_inst14|Add7~24_combout ),
	.datac(\b2v_inst14|always6~3_combout ),
	.datad(\b2v_inst14|cur_state.0111_2819~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add7~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add7~29 .lut_mask = "c800";
defparam \b2v_inst14|Add7~29 .operation_mode = "normal";
defparam \b2v_inst14|Add7~29 .output_mode = "comb_only";
defparam \b2v_inst14|Add7~29 .register_cascade_mode = "off";
defparam \b2v_inst14|Add7~29 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add7~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N4
maxii_lcell \b2v_inst14|cnt_u2[4] (
// Equation(s):
// \b2v_inst14|cnt_u2 [4] = ((\b2v_inst14|Selector119~0_combout  & ((\b2v_inst14|Add7~29_combout ))) # (!\b2v_inst14|Selector119~0_combout  & (\b2v_inst14|cnt_u2 [4])))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [4]),
	.datab(vcc),
	.datac(\b2v_inst14|Selector119~0_combout ),
	.datad(\b2v_inst14|Add7~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u2 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u2[4] .lut_mask = "fa0a";
defparam \b2v_inst14|cnt_u2[4] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u2[4] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u2[4] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u2[4] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((\b2v_inst14|cnt_u2 [2]))
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\b2v_inst14|cnt_u2 [2])))
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27  = CARRY(((\b2v_inst14|cnt_u2 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ));
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N5
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24  = CARRY((\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ));
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N6
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (\b2v_inst14|cnt_u2 [3] $ ((!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((!\b2v_inst14|cnt_u2 [3] & !\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25  = CARRY(((!\b2v_inst14|cnt_u2 [3] & !\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ));
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "c303";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N7
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = \b2v_inst14|cnt_u2 [4] $ ((((!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ))))
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY((\b2v_inst14|cnt_u2 [4] & ((!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ))))
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY((\b2v_inst14|cnt_u2 [4] & ((!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "a50a";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N8
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxii_lcell \b2v_inst14|Selector120~1 (
// Equation(s):
// \b2v_inst14|Selector120~1_combout  = (\b2v_inst14|cur_state.0111_2819~combout  & (!\b2v_inst14|cnt_b0[0]~3_combout  & (\b2v_inst14|Selector120~0_combout ))) # (!\b2v_inst14|cur_state.0111_2819~combout  & (\b2v_inst14|cur_state.0110_2858~combout  & 
// ((!\b2v_inst14|Selector120~0_combout ) # (!\b2v_inst14|cnt_b0[0]~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_b0[0]~3_combout ),
	.datab(\b2v_inst14|cur_state.0111_2819~combout ),
	.datac(\b2v_inst14|Selector120~0_combout ),
	.datad(\b2v_inst14|cur_state.0110_2858~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector120~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector120~1 .lut_mask = "5340";
defparam \b2v_inst14|Selector120~1 .operation_mode = "normal";
defparam \b2v_inst14|Selector120~1 .output_mode = "comb_only";
defparam \b2v_inst14|Selector120~1 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector120~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector120~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxii_lcell \b2v_inst14|Add6~0 (
// Equation(s):
// \b2v_inst14|Add6~0_combout  = ((!\b2v_inst14|cnt_u1 [0]))
// \b2v_inst14|Add6~2  = CARRY(((\b2v_inst14|cnt_u1 [0])))
// \b2v_inst14|Add6~2COUT1_31  = CARRY(((\b2v_inst14|cnt_u1 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add6~0_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst14|Add6~2 ),
	.cout1(\b2v_inst14|Add6~2COUT1_31 ));
// synopsys translate_off
defparam \b2v_inst14|Add6~0 .lut_mask = "33cc";
defparam \b2v_inst14|Add6~0 .operation_mode = "arithmetic";
defparam \b2v_inst14|Add6~0 .output_mode = "comb_only";
defparam \b2v_inst14|Add6~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Add6~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxii_lcell \b2v_inst14|Add6~5 (
// Equation(s):
// \b2v_inst14|Add6~5_combout  = (\b2v_inst14|cur_state.0110_2858~combout  & (\b2v_inst14|Add6~0_combout  & ((\b2v_inst14|always6~7_combout ) # (\b2v_inst14|always6~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0110_2858~combout ),
	.datab(\b2v_inst14|Add6~0_combout ),
	.datac(\b2v_inst14|always6~7_combout ),
	.datad(\b2v_inst14|always6~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add6~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add6~5 .lut_mask = "8880";
defparam \b2v_inst14|Add6~5 .operation_mode = "normal";
defparam \b2v_inst14|Add6~5 .output_mode = "comb_only";
defparam \b2v_inst14|Add6~5 .register_cascade_mode = "off";
defparam \b2v_inst14|Add6~5 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add6~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxii_lcell \b2v_inst14|cnt_u1[0] (
// Equation(s):
// \b2v_inst14|cnt_u1 [0] = (\b2v_inst14|Selector120~1_combout  & (((\b2v_inst14|Add6~5_combout )))) # (!\b2v_inst14|Selector120~1_combout  & (((\b2v_inst14|cnt_u1 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector120~1_combout ),
	.datab(vcc),
	.datac(\b2v_inst14|Add6~5_combout ),
	.datad(\b2v_inst14|cnt_u1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u1 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u1[0] .lut_mask = "f5a0";
defparam \b2v_inst14|cnt_u1[0] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u1[0] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u1[0] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u1[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxii_lcell \b2v_inst14|Add6~6 (
// Equation(s):
// \b2v_inst14|Add6~6_combout  = (\b2v_inst14|cnt_u1 [1] $ ((\b2v_inst14|Add6~2 )))
// \b2v_inst14|Add6~8  = CARRY(((!\b2v_inst14|Add6~2 ) # (!\b2v_inst14|cnt_u1 [1])))
// \b2v_inst14|Add6~8COUT1_32  = CARRY(((!\b2v_inst14|Add6~2COUT1_31 ) # (!\b2v_inst14|cnt_u1 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst14|Add6~2 ),
	.cin1(\b2v_inst14|Add6~2COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add6~6_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst14|Add6~8 ),
	.cout1(\b2v_inst14|Add6~8COUT1_32 ));
// synopsys translate_off
defparam \b2v_inst14|Add6~6 .cin0_used = "true";
defparam \b2v_inst14|Add6~6 .cin1_used = "true";
defparam \b2v_inst14|Add6~6 .lut_mask = "3c3f";
defparam \b2v_inst14|Add6~6 .operation_mode = "arithmetic";
defparam \b2v_inst14|Add6~6 .output_mode = "comb_only";
defparam \b2v_inst14|Add6~6 .register_cascade_mode = "off";
defparam \b2v_inst14|Add6~6 .sum_lutc_input = "cin";
defparam \b2v_inst14|Add6~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxii_lcell \b2v_inst14|Add6~11 (
// Equation(s):
// \b2v_inst14|Add6~11_combout  = (\b2v_inst14|Add6~6_combout  & (\b2v_inst14|cur_state.0110_2858~combout  & ((\b2v_inst14|always6~7_combout ) # (\b2v_inst14|always6~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|Add6~6_combout ),
	.datab(\b2v_inst14|always6~7_combout ),
	.datac(\b2v_inst14|always6~3_combout ),
	.datad(\b2v_inst14|cur_state.0110_2858~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add6~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add6~11 .lut_mask = "a800";
defparam \b2v_inst14|Add6~11 .operation_mode = "normal";
defparam \b2v_inst14|Add6~11 .output_mode = "comb_only";
defparam \b2v_inst14|Add6~11 .register_cascade_mode = "off";
defparam \b2v_inst14|Add6~11 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add6~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N0
maxii_lcell \b2v_inst14|cnt_u1[1] (
// Equation(s):
// \b2v_inst14|cnt_u1 [1] = ((\b2v_inst14|Selector120~1_combout  & ((\b2v_inst14|Add6~11_combout ))) # (!\b2v_inst14|Selector120~1_combout  & (\b2v_inst14|cnt_u1 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [1]),
	.datac(\b2v_inst14|Selector120~1_combout ),
	.datad(\b2v_inst14|Add6~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u1 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u1[1] .lut_mask = "fc0c";
defparam \b2v_inst14|cnt_u1[1] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u1[1] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u1[1] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u1[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxii_lcell \b2v_inst14|Add6~12 (
// Equation(s):
// \b2v_inst14|Add6~12_combout  = (\b2v_inst14|cnt_u1 [2] $ ((!\b2v_inst14|Add6~8 )))
// \b2v_inst14|Add6~14  = CARRY(((\b2v_inst14|cnt_u1 [2] & !\b2v_inst14|Add6~8 )))
// \b2v_inst14|Add6~14COUT1_33  = CARRY(((\b2v_inst14|cnt_u1 [2] & !\b2v_inst14|Add6~8COUT1_32 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst14|Add6~8 ),
	.cin1(\b2v_inst14|Add6~8COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add6~12_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst14|Add6~14 ),
	.cout1(\b2v_inst14|Add6~14COUT1_33 ));
// synopsys translate_off
defparam \b2v_inst14|Add6~12 .cin0_used = "true";
defparam \b2v_inst14|Add6~12 .cin1_used = "true";
defparam \b2v_inst14|Add6~12 .lut_mask = "c30c";
defparam \b2v_inst14|Add6~12 .operation_mode = "arithmetic";
defparam \b2v_inst14|Add6~12 .output_mode = "comb_only";
defparam \b2v_inst14|Add6~12 .register_cascade_mode = "off";
defparam \b2v_inst14|Add6~12 .sum_lutc_input = "cin";
defparam \b2v_inst14|Add6~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N3
maxii_lcell \b2v_inst14|Add6~17 (
// Equation(s):
// \b2v_inst14|Add6~17_combout  = (\b2v_inst14|Add6~12_combout  & (\b2v_inst14|cur_state.0110_2858~combout  & ((\b2v_inst14|always6~7_combout ) # (\b2v_inst14|always6~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|Add6~12_combout ),
	.datab(\b2v_inst14|always6~7_combout ),
	.datac(\b2v_inst14|always6~3_combout ),
	.datad(\b2v_inst14|cur_state.0110_2858~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add6~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add6~17 .lut_mask = "a800";
defparam \b2v_inst14|Add6~17 .operation_mode = "normal";
defparam \b2v_inst14|Add6~17 .output_mode = "comb_only";
defparam \b2v_inst14|Add6~17 .register_cascade_mode = "off";
defparam \b2v_inst14|Add6~17 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add6~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N7
maxii_lcell \b2v_inst14|cnt_u1[2] (
// Equation(s):
// \b2v_inst14|cnt_u1 [2] = ((\b2v_inst14|Selector120~1_combout  & ((\b2v_inst14|Add6~17_combout ))) # (!\b2v_inst14|Selector120~1_combout  & (\b2v_inst14|cnt_u1 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [2]),
	.datac(\b2v_inst14|Selector120~1_combout ),
	.datad(\b2v_inst14|Add6~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u1 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u1[2] .lut_mask = "fc0c";
defparam \b2v_inst14|cnt_u1[2] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u1[2] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u1[2] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u1[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxii_lcell \b2v_inst14|Add6~18 (
// Equation(s):
// \b2v_inst14|Add6~18_combout  = (\b2v_inst14|cnt_u1 [3] $ ((\b2v_inst14|Add6~14 )))
// \b2v_inst14|Add6~20  = CARRY(((!\b2v_inst14|Add6~14 ) # (!\b2v_inst14|cnt_u1 [3])))
// \b2v_inst14|Add6~20COUT1_34  = CARRY(((!\b2v_inst14|Add6~14COUT1_33 ) # (!\b2v_inst14|cnt_u1 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst14|Add6~14 ),
	.cin1(\b2v_inst14|Add6~14COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add6~18_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst14|Add6~20 ),
	.cout1(\b2v_inst14|Add6~20COUT1_34 ));
// synopsys translate_off
defparam \b2v_inst14|Add6~18 .cin0_used = "true";
defparam \b2v_inst14|Add6~18 .cin1_used = "true";
defparam \b2v_inst14|Add6~18 .lut_mask = "3c3f";
defparam \b2v_inst14|Add6~18 .operation_mode = "arithmetic";
defparam \b2v_inst14|Add6~18 .output_mode = "comb_only";
defparam \b2v_inst14|Add6~18 .register_cascade_mode = "off";
defparam \b2v_inst14|Add6~18 .sum_lutc_input = "cin";
defparam \b2v_inst14|Add6~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N8
maxii_lcell \b2v_inst14|Add6~23 (
// Equation(s):
// \b2v_inst14|Add6~23_combout  = (\b2v_inst14|Add6~18_combout  & (\b2v_inst14|cur_state.0110_2858~combout  & ((\b2v_inst14|always6~7_combout ) # (\b2v_inst14|always6~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~7_combout ),
	.datab(\b2v_inst14|Add6~18_combout ),
	.datac(\b2v_inst14|always6~3_combout ),
	.datad(\b2v_inst14|cur_state.0110_2858~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add6~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add6~23 .lut_mask = "c800";
defparam \b2v_inst14|Add6~23 .operation_mode = "normal";
defparam \b2v_inst14|Add6~23 .output_mode = "comb_only";
defparam \b2v_inst14|Add6~23 .register_cascade_mode = "off";
defparam \b2v_inst14|Add6~23 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add6~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N4
maxii_lcell \b2v_inst14|cnt_u1[3] (
// Equation(s):
// \b2v_inst14|cnt_u1 [3] = ((\b2v_inst14|Selector120~1_combout  & ((\b2v_inst14|Add6~23_combout ))) # (!\b2v_inst14|Selector120~1_combout  & (\b2v_inst14|cnt_u1 [3])))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [3]),
	.datab(vcc),
	.datac(\b2v_inst14|Selector120~1_combout ),
	.datad(\b2v_inst14|Add6~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u1 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u1[3] .lut_mask = "fa0a";
defparam \b2v_inst14|cnt_u1[3] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u1[3] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u1[3] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u1[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxii_lcell \b2v_inst14|Add6~24 (
// Equation(s):
// \b2v_inst14|Add6~24_combout  = ((\b2v_inst14|Add6~20  $ (!\b2v_inst14|cnt_u1 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst14|cnt_u1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst14|Add6~20 ),
	.cin1(\b2v_inst14|Add6~20COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add6~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add6~24 .cin0_used = "true";
defparam \b2v_inst14|Add6~24 .cin1_used = "true";
defparam \b2v_inst14|Add6~24 .lut_mask = "f00f";
defparam \b2v_inst14|Add6~24 .operation_mode = "normal";
defparam \b2v_inst14|Add6~24 .output_mode = "comb_only";
defparam \b2v_inst14|Add6~24 .register_cascade_mode = "off";
defparam \b2v_inst14|Add6~24 .sum_lutc_input = "cin";
defparam \b2v_inst14|Add6~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N1
maxii_lcell \b2v_inst14|Add6~29 (
// Equation(s):
// \b2v_inst14|Add6~29_combout  = (\b2v_inst14|Add6~24_combout  & (\b2v_inst14|cur_state.0110_2858~combout  & ((\b2v_inst14|always6~7_combout ) # (\b2v_inst14|always6~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|Add6~24_combout ),
	.datab(\b2v_inst14|always6~7_combout ),
	.datac(\b2v_inst14|always6~3_combout ),
	.datad(\b2v_inst14|cur_state.0110_2858~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add6~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add6~29 .lut_mask = "a800";
defparam \b2v_inst14|Add6~29 .operation_mode = "normal";
defparam \b2v_inst14|Add6~29 .output_mode = "comb_only";
defparam \b2v_inst14|Add6~29 .register_cascade_mode = "off";
defparam \b2v_inst14|Add6~29 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add6~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N9
maxii_lcell \b2v_inst14|cnt_u1[4] (
// Equation(s):
// \b2v_inst14|cnt_u1 [4] = ((\b2v_inst14|Selector120~1_combout  & (\b2v_inst14|Add6~29_combout )) # (!\b2v_inst14|Selector120~1_combout  & ((\b2v_inst14|cnt_u1 [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Add6~29_combout ),
	.datac(\b2v_inst14|Selector120~1_combout ),
	.datad(\b2v_inst14|cnt_u1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u1 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u1[4] .lut_mask = "cfc0";
defparam \b2v_inst14|cnt_u1[4] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u1[4] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u1[4] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u1[4] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N5
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((\b2v_inst14|cnt_u1 [2]))
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\b2v_inst14|cnt_u1 [2])))
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27  = CARRY(((\b2v_inst14|cnt_u1 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ));
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N6
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N1
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24  = CARRY((\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ));
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (\b2v_inst14|cnt_u1 [3] $ ((!\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((!\b2v_inst14|cnt_u1 [3] & !\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25  = CARRY(((!\b2v_inst14|cnt_u1 [3] & !\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ));
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "c303";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N3
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (\b2v_inst14|cnt_u1 [4] $ ((!\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((\b2v_inst14|cnt_u1 [4] & !\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY(((\b2v_inst14|cnt_u1 [4] & !\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c30c";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N4
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N3
maxii_lcell \b2v_inst34|Selector175~0 (
// Equation(s):
// \b2v_inst34|Selector175~0_combout  = (\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\b2v_inst34|p2.count.011_5435~combout ) # 
// ((\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \b2v_inst34|p2.count.111_5407~combout )))) # (!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (((\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \b2v_inst34|p2.count.111_5407~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\b2v_inst34|p2.count.011_5435~combout ),
	.datac(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|p2.count.111_5407~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector175~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector175~0 .lut_mask = "f888";
defparam \b2v_inst34|Selector175~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector175~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector175~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector175~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector175~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N4
maxii_lcell \b2v_inst34|seg_tempna[0] (
// Equation(s):
// \b2v_inst34|seg_tempna [0] = (\b2v_inst34|seg_tempna[0]~0_combout  & (((\b2v_inst34|Selector175~0_combout )))) # (!\b2v_inst34|seg_tempna[0]~0_combout  & (\b2v_inst34|seg_tempna [0]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempna [0]),
	.datab(\b2v_inst34|seg_tempna[0]~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|Selector175~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempna [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempna[0] .lut_mask = "ee22";
defparam \b2v_inst34|seg_tempna[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempna[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempna[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempna[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempna[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N6
maxii_lcell \b2v_inst34|Selector184~0 (
// Equation(s):
// \b2v_inst34|Selector184~0_combout  = (!\b2v_inst34|p2.count.010_5442~combout  & (!\b2v_inst34|p2.count.100_5428~combout  & (!\b2v_inst34|p2.count.110_5414~combout  & !\b2v_inst34|WideOr32~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.010_5442~combout ),
	.datab(\b2v_inst34|p2.count.100_5428~combout ),
	.datac(\b2v_inst34|p2.count.110_5414~combout ),
	.datad(\b2v_inst34|WideOr32~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector184~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector184~0 .lut_mask = "0001";
defparam \b2v_inst34|Selector184~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector184~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector184~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector184~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector184~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N8
maxii_lcell \b2v_inst34|Selector184~1 (
// Equation(s):
// \b2v_inst34|Selector184~1_combout  = ((\b2v_inst34|WideOr32~0_combout ) # ((\b2v_inst34|Selector184~0_combout  & \b2v_inst34|p2.count.001_5449~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector184~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|WideOr32~0_combout ),
	.datad(\b2v_inst34|p2.count.001_5449~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector184~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector184~1 .lut_mask = "faf0";
defparam \b2v_inst34|Selector184~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector184~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector184~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector184~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector184~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \b2v_inst34|seg_temp8[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp8[0]~0_combout  = (!\b2v_inst14|WideOr3~0_combout  & (((\b2v_inst30|col_g[4]~0_combout ) # (!\b2v_inst14|WideOr5~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr3~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst30|col_g[4]~0_combout ),
	.datad(\b2v_inst14|WideOr5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[0]~0 .lut_mask = "5055";
defparam \b2v_inst34|seg_temp8[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \b2v_inst34|seg_temp8[0]~1 (
// Equation(s):
// \b2v_inst34|seg_temp8[0]~1_combout  = (\b2v_inst34|p2.count.001_5449~combout  & (\b2v_inst34|seg_temp8[0]~0_combout  & (\b2v_inst34|Mux66~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.001_5449~combout ),
	.datab(\b2v_inst34|seg_temp8[0]~0_combout ),
	.datac(\b2v_inst34|Mux66~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[0]~1 .lut_mask = "8080";
defparam \b2v_inst34|seg_temp8[0]~1 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[0]~1 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[0]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[0]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N8
maxii_lcell \b2v_inst34|Mux63~0 (
// Equation(s):
// \b2v_inst34|Mux63~0_combout  = (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ) # ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout  & 
// ((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ) # (!\b2v_inst34|sel60 [0]))) # (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [0]),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux63~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux63~0 .lut_mask = "f7fc";
defparam \b2v_inst34|Mux63~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux63~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux63~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux63~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux63~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N9
maxii_lcell \b2v_inst34|seg_temp8[0] (
// Equation(s):
// \b2v_inst34|seg_temp8 [0] = ((\b2v_inst34|seg_temp8[0]~1_combout  & ((\b2v_inst34|Mux63~0_combout ))) # (!\b2v_inst34|seg_temp8[0]~1_combout  & (\b2v_inst34|seg_temp8 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp8[0]~1_combout ),
	.datac(\b2v_inst34|seg_temp8 [0]),
	.datad(\b2v_inst34|Mux63~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[0] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp8[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \b2v_inst34|Selector184~2 (
// Equation(s):
// \b2v_inst34|Selector184~2_combout  = ((\b2v_inst14|cur_state.0110_2858~combout  $ (\b2v_inst14|cur_state.0000_3092~combout )) # (!\b2v_inst14|WideOr5~0_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0110_2858~combout ),
	.datac(\b2v_inst14|cur_state.0000_3092~combout ),
	.datad(\b2v_inst14|WideOr5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector184~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector184~2 .lut_mask = "3cff";
defparam \b2v_inst34|Selector184~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector184~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector184~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector184~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector184~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \b2v_inst34|C.00000_5854 (
// Equation(s):
// \b2v_inst34|C.00000_5854~combout  = ((\b2v_inst34|Equal3~0_combout ) # ((!\b2v_inst34|Mux68~0_combout  & \b2v_inst34|C.00000_5854~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Equal3~0_combout ),
	.datac(\b2v_inst34|Mux68~0_combout ),
	.datad(\b2v_inst34|C.00000_5854~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.00000_5854~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.00000_5854 .lut_mask = "cfcc";
defparam \b2v_inst34|C.00000_5854 .operation_mode = "normal";
defparam \b2v_inst34|C.00000_5854 .output_mode = "comb_only";
defparam \b2v_inst34|C.00000_5854 .register_cascade_mode = "off";
defparam \b2v_inst34|C.00000_5854 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.00000_5854 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \b2v_inst34|pre.00000_4364 (
// Equation(s):
// \b2v_inst34|pre.00000_4364~combout  = ((GLOBAL(\b2v_inst34|pre.10000~0_combout ) & ((\b2v_inst34|C.00000_5854~combout ))) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|pre.00000_4364~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|pre.00000_4364~combout ),
	.datac(\b2v_inst34|C.00000_5854~combout ),
	.datad(\b2v_inst34|pre.10000~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.00000_4364~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.00000_4364 .lut_mask = "f0cc";
defparam \b2v_inst34|pre.00000_4364 .operation_mode = "normal";
defparam \b2v_inst34|pre.00000_4364 .output_mode = "comb_only";
defparam \b2v_inst34|pre.00000_4364 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.00000_4364 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.00000_4364 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \b2v_inst34|always4~0 (
// Equation(s):
// \b2v_inst34|always4~0_combout  = ((\b2v_inst34|C.00000_5854~combout  $ (\b2v_inst34|pre.00000_4364~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|C.00000_5854~combout ),
	.datad(\b2v_inst34|pre.00000_4364~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|always4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|always4~0 .lut_mask = "0ff0";
defparam \b2v_inst34|always4~0 .operation_mode = "normal";
defparam \b2v_inst34|always4~0 .output_mode = "comb_only";
defparam \b2v_inst34|always4~0 .register_cascade_mode = "off";
defparam \b2v_inst34|always4~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|always4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N7
maxii_lcell \b2v_inst34|pre.00001_4356 (
// Equation(s):
// \b2v_inst34|pre.00001_4356~combout  = (GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|C.00001_5844~combout )) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (((\b2v_inst34|pre.00001_4356~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00001_5844~combout ),
	.datab(\b2v_inst34|pre.10000~0_combout ),
	.datac(\b2v_inst34|pre.00001_4356~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.00001_4356~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.00001_4356 .lut_mask = "b8b8";
defparam \b2v_inst34|pre.00001_4356 .operation_mode = "normal";
defparam \b2v_inst34|pre.00001_4356 .output_mode = "comb_only";
defparam \b2v_inst34|pre.00001_4356 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.00001_4356 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.00001_4356 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N8
maxii_lcell \b2v_inst34|pre.00010_4348 (
// Equation(s):
// \b2v_inst34|pre.00010_4348~combout  = ((GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|C.00010_5832~combout )) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & ((\b2v_inst34|pre.00010_4348~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|pre.10000~0_combout ),
	.datac(\b2v_inst34|C.00010_5832~combout ),
	.datad(\b2v_inst34|pre.00010_4348~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.00010_4348~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.00010_4348 .lut_mask = "f3c0";
defparam \b2v_inst34|pre.00010_4348 .operation_mode = "normal";
defparam \b2v_inst34|pre.00010_4348 .output_mode = "comb_only";
defparam \b2v_inst34|pre.00010_4348 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.00010_4348 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.00010_4348 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N3
maxii_lcell \b2v_inst34|WideOr35~8 (
// Equation(s):
// \b2v_inst34|WideOr35~8_combout  = (\b2v_inst34|C.00010_5832~combout  & ((\b2v_inst34|pre.00001_4356~combout  $ (\b2v_inst34|C.00001_5844~combout )) # (!\b2v_inst34|pre.00010_4348~combout ))) # (!\b2v_inst34|C.00010_5832~combout  & 
// ((\b2v_inst34|pre.00010_4348~combout ) # (\b2v_inst34|pre.00001_4356~combout  $ (\b2v_inst34|C.00001_5844~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00010_5832~combout ),
	.datab(\b2v_inst34|pre.00001_4356~combout ),
	.datac(\b2v_inst34|C.00001_5844~combout ),
	.datad(\b2v_inst34|pre.00010_4348~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr35~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr35~8 .lut_mask = "7dbe";
defparam \b2v_inst34|WideOr35~8 .operation_mode = "normal";
defparam \b2v_inst34|WideOr35~8 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr35~8 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr35~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr35~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \b2v_inst34|pre.00101_4324 (
// Equation(s):
// \b2v_inst34|pre.00101_4324~combout  = ((GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|C.00101_5796~combout )) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & ((\b2v_inst34|pre.00101_4324~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|pre.10000~0_combout ),
	.datac(\b2v_inst34|C.00101_5796~combout ),
	.datad(\b2v_inst34|pre.00101_4324~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.00101_4324~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.00101_4324 .lut_mask = "f3c0";
defparam \b2v_inst34|pre.00101_4324 .operation_mode = "normal";
defparam \b2v_inst34|pre.00101_4324 .output_mode = "comb_only";
defparam \b2v_inst34|pre.00101_4324 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.00101_4324 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.00101_4324 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxii_lcell \b2v_inst34|pre.00110_4316 (
// Equation(s):
// \b2v_inst34|pre.00110_4316~combout  = (GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (((\b2v_inst34|C.00110_5784~combout )))) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|pre.00110_4316~combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.00110_4316~combout ),
	.datab(\b2v_inst34|pre.10000~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|C.00110_5784~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.00110_4316~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.00110_4316 .lut_mask = "ee22";
defparam \b2v_inst34|pre.00110_4316 .operation_mode = "normal";
defparam \b2v_inst34|pre.00110_4316 .output_mode = "comb_only";
defparam \b2v_inst34|pre.00110_4316 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.00110_4316 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.00110_4316 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxii_lcell \b2v_inst34|WideOr35~6 (
// Equation(s):
// \b2v_inst34|WideOr35~6_combout  = (\b2v_inst34|pre.00101_4324~combout  & ((\b2v_inst34|pre.00110_4316~combout  $ (\b2v_inst34|C.00110_5784~combout )) # (!\b2v_inst34|C.00101_5796~combout ))) # (!\b2v_inst34|pre.00101_4324~combout  & 
// ((\b2v_inst34|C.00101_5796~combout ) # (\b2v_inst34|pre.00110_4316~combout  $ (\b2v_inst34|C.00110_5784~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.00101_4324~combout ),
	.datab(\b2v_inst34|C.00101_5796~combout ),
	.datac(\b2v_inst34|pre.00110_4316~combout ),
	.datad(\b2v_inst34|C.00110_5784~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr35~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr35~6 .lut_mask = "6ff6";
defparam \b2v_inst34|WideOr35~6 .operation_mode = "normal";
defparam \b2v_inst34|WideOr35~6 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr35~6 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr35~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr35~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \b2v_inst34|pre.01000_4300 (
// Equation(s):
// \b2v_inst34|pre.01000_4300~combout  = (GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|C.01000_5760~combout )) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (((\b2v_inst34|pre.01000_4300~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01000_5760~combout ),
	.datab(\b2v_inst34|pre.10000~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|pre.01000_4300~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.01000_4300~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.01000_4300 .lut_mask = "bb88";
defparam \b2v_inst34|pre.01000_4300 .operation_mode = "normal";
defparam \b2v_inst34|pre.01000_4300 .output_mode = "comb_only";
defparam \b2v_inst34|pre.01000_4300 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.01000_4300 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.01000_4300 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \b2v_inst34|pre.00111_4308 (
// Equation(s):
// \b2v_inst34|pre.00111_4308~combout  = ((GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|C.00111_5772~combout )) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & ((\b2v_inst34|pre.00111_4308~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|pre.10000~0_combout ),
	.datac(\b2v_inst34|C.00111_5772~combout ),
	.datad(\b2v_inst34|pre.00111_4308~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.00111_4308~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.00111_4308 .lut_mask = "f3c0";
defparam \b2v_inst34|pre.00111_4308 .operation_mode = "normal";
defparam \b2v_inst34|pre.00111_4308 .output_mode = "comb_only";
defparam \b2v_inst34|pre.00111_4308 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.00111_4308 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.00111_4308 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \b2v_inst34|WideOr35~5 (
// Equation(s):
// \b2v_inst34|WideOr35~5_combout  = (\b2v_inst34|C.01000_5760~combout  & ((\b2v_inst34|C.00111_5772~combout  $ (\b2v_inst34|pre.00111_4308~combout )) # (!\b2v_inst34|pre.01000_4300~combout ))) # (!\b2v_inst34|C.01000_5760~combout  & 
// ((\b2v_inst34|pre.01000_4300~combout ) # (\b2v_inst34|C.00111_5772~combout  $ (\b2v_inst34|pre.00111_4308~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01000_5760~combout ),
	.datab(\b2v_inst34|pre.01000_4300~combout ),
	.datac(\b2v_inst34|C.00111_5772~combout ),
	.datad(\b2v_inst34|pre.00111_4308~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr35~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr35~5 .lut_mask = "6ff6";
defparam \b2v_inst34|WideOr35~5 .operation_mode = "normal";
defparam \b2v_inst34|WideOr35~5 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr35~5 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr35~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr35~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxii_lcell \b2v_inst34|pre.00100_4332 (
// Equation(s):
// \b2v_inst34|pre.00100_4332~combout  = (GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|C.00100_5808~combout )) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (((\b2v_inst34|pre.00100_4332~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00100_5808~combout ),
	.datab(\b2v_inst34|pre.10000~0_combout ),
	.datac(\b2v_inst34|pre.00100_4332~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.00100_4332~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.00100_4332 .lut_mask = "b8b8";
defparam \b2v_inst34|pre.00100_4332 .operation_mode = "normal";
defparam \b2v_inst34|pre.00100_4332 .output_mode = "comb_only";
defparam \b2v_inst34|pre.00100_4332 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.00100_4332 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.00100_4332 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxii_lcell \b2v_inst34|pre.00011_4340 (
// Equation(s):
// \b2v_inst34|pre.00011_4340~combout  = ((GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|C.00011_5820~combout )) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & ((\b2v_inst34|pre.00011_4340~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|pre.10000~0_combout ),
	.datac(\b2v_inst34|C.00011_5820~combout ),
	.datad(\b2v_inst34|pre.00011_4340~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.00011_4340~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.00011_4340 .lut_mask = "f3c0";
defparam \b2v_inst34|pre.00011_4340 .operation_mode = "normal";
defparam \b2v_inst34|pre.00011_4340 .output_mode = "comb_only";
defparam \b2v_inst34|pre.00011_4340 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.00011_4340 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.00011_4340 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \b2v_inst34|WideOr35~7 (
// Equation(s):
// \b2v_inst34|WideOr35~7_combout  = (\b2v_inst34|pre.00100_4332~combout  & ((\b2v_inst34|pre.00011_4340~combout  $ (\b2v_inst34|C.00011_5820~combout )) # (!\b2v_inst34|C.00100_5808~combout ))) # (!\b2v_inst34|pre.00100_4332~combout  & 
// ((\b2v_inst34|C.00100_5808~combout ) # (\b2v_inst34|pre.00011_4340~combout  $ (\b2v_inst34|C.00011_5820~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.00100_4332~combout ),
	.datab(\b2v_inst34|pre.00011_4340~combout ),
	.datac(\b2v_inst34|C.00100_5808~combout ),
	.datad(\b2v_inst34|C.00011_5820~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr35~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr35~7 .lut_mask = "7bde";
defparam \b2v_inst34|WideOr35~7 .operation_mode = "normal";
defparam \b2v_inst34|WideOr35~7 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr35~7 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr35~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr35~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxii_lcell \b2v_inst34|WideOr35~9 (
// Equation(s):
// \b2v_inst34|WideOr35~9_combout  = (\b2v_inst34|WideOr35~8_combout ) # ((\b2v_inst34|WideOr35~6_combout ) # ((\b2v_inst34|WideOr35~5_combout ) # (\b2v_inst34|WideOr35~7_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|WideOr35~8_combout ),
	.datab(\b2v_inst34|WideOr35~6_combout ),
	.datac(\b2v_inst34|WideOr35~5_combout ),
	.datad(\b2v_inst34|WideOr35~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr35~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr35~9 .lut_mask = "fffe";
defparam \b2v_inst34|WideOr35~9 .operation_mode = "normal";
defparam \b2v_inst34|WideOr35~9 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr35~9 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr35~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr35~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \b2v_inst34|pre.01011_4276 (
// Equation(s):
// \b2v_inst34|pre.01011_4276~combout  = ((GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|C.01011_5724~combout )) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & ((\b2v_inst34|pre.01011_4276~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|pre.10000~0_combout ),
	.datac(\b2v_inst34|C.01011_5724~combout ),
	.datad(\b2v_inst34|pre.01011_4276~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.01011_4276~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.01011_4276 .lut_mask = "f3c0";
defparam \b2v_inst34|pre.01011_4276 .operation_mode = "normal";
defparam \b2v_inst34|pre.01011_4276 .output_mode = "comb_only";
defparam \b2v_inst34|pre.01011_4276 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.01011_4276 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.01011_4276 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \b2v_inst34|pre.01100_4268 (
// Equation(s):
// \b2v_inst34|pre.01100_4268~combout  = ((GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|C.01100_5712~combout )) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & ((\b2v_inst34|pre.01100_4268~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|pre.10000~0_combout ),
	.datac(\b2v_inst34|C.01100_5712~combout ),
	.datad(\b2v_inst34|pre.01100_4268~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.01100_4268~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.01100_4268 .lut_mask = "f3c0";
defparam \b2v_inst34|pre.01100_4268 .operation_mode = "normal";
defparam \b2v_inst34|pre.01100_4268 .output_mode = "comb_only";
defparam \b2v_inst34|pre.01100_4268 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.01100_4268 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.01100_4268 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \b2v_inst34|WideOr35~2 (
// Equation(s):
// \b2v_inst34|WideOr35~2_combout  = (\b2v_inst34|pre.01011_4276~combout  & ((\b2v_inst34|pre.01100_4268~combout  $ (\b2v_inst34|C.01100_5712~combout )) # (!\b2v_inst34|C.01011_5724~combout ))) # (!\b2v_inst34|pre.01011_4276~combout  & 
// ((\b2v_inst34|C.01011_5724~combout ) # (\b2v_inst34|pre.01100_4268~combout  $ (\b2v_inst34|C.01100_5712~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.01011_4276~combout ),
	.datab(\b2v_inst34|pre.01100_4268~combout ),
	.datac(\b2v_inst34|C.01100_5712~combout ),
	.datad(\b2v_inst34|C.01011_5724~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr35~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr35~2 .lut_mask = "7dbe";
defparam \b2v_inst34|WideOr35~2 .operation_mode = "normal";
defparam \b2v_inst34|WideOr35~2 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr35~2 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr35~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr35~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \b2v_inst34|pre.01010_4284 (
// Equation(s):
// \b2v_inst34|pre.01010_4284~combout  = (GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (((\b2v_inst34|C.01010_5736~combout )))) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|pre.01010_4284~combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.01010_4284~combout ),
	.datab(\b2v_inst34|pre.10000~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|C.01010_5736~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.01010_4284~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.01010_4284 .lut_mask = "ee22";
defparam \b2v_inst34|pre.01010_4284 .operation_mode = "normal";
defparam \b2v_inst34|pre.01010_4284 .output_mode = "comb_only";
defparam \b2v_inst34|pre.01010_4284 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.01010_4284 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.01010_4284 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \b2v_inst34|pre.01001_4292 (
// Equation(s):
// \b2v_inst34|pre.01001_4292~combout  = ((GLOBAL(\b2v_inst34|pre.10000~0_combout ) & ((\b2v_inst34|C.01001_5748~combout ))) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|pre.01001_4292~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|pre.10000~0_combout ),
	.datac(\b2v_inst34|pre.01001_4292~combout ),
	.datad(\b2v_inst34|C.01001_5748~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.01001_4292~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.01001_4292 .lut_mask = "fc30";
defparam \b2v_inst34|pre.01001_4292 .operation_mode = "normal";
defparam \b2v_inst34|pre.01001_4292 .output_mode = "comb_only";
defparam \b2v_inst34|pre.01001_4292 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.01001_4292 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.01001_4292 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \b2v_inst34|WideOr35~3 (
// Equation(s):
// \b2v_inst34|WideOr35~3_combout  = (\b2v_inst34|pre.01010_4284~combout  & ((\b2v_inst34|pre.01001_4292~combout  $ (\b2v_inst34|C.01001_5748~combout )) # (!\b2v_inst34|C.01010_5736~combout ))) # (!\b2v_inst34|pre.01010_4284~combout  & 
// ((\b2v_inst34|C.01010_5736~combout ) # (\b2v_inst34|pre.01001_4292~combout  $ (\b2v_inst34|C.01001_5748~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.01010_4284~combout ),
	.datab(\b2v_inst34|pre.01001_4292~combout ),
	.datac(\b2v_inst34|C.01010_5736~combout ),
	.datad(\b2v_inst34|C.01001_5748~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr35~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr35~3 .lut_mask = "7bde";
defparam \b2v_inst34|WideOr35~3 .operation_mode = "normal";
defparam \b2v_inst34|WideOr35~3 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr35~3 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr35~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr35~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \b2v_inst34|pre.01111_4244 (
// Equation(s):
// \b2v_inst34|pre.01111_4244~combout  = ((GLOBAL(\b2v_inst34|pre.10000~0_combout ) & ((\b2v_inst34|C.01111_5676~combout ))) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|pre.01111_4244~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|pre.10000~0_combout ),
	.datac(\b2v_inst34|pre.01111_4244~combout ),
	.datad(\b2v_inst34|C.01111_5676~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.01111_4244~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.01111_4244 .lut_mask = "fc30";
defparam \b2v_inst34|pre.01111_4244 .operation_mode = "normal";
defparam \b2v_inst34|pre.01111_4244 .output_mode = "comb_only";
defparam \b2v_inst34|pre.01111_4244 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.01111_4244 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.01111_4244 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \b2v_inst34|pre.10000_4236 (
// Equation(s):
// \b2v_inst34|pre.10000_4236~combout  = ((GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|C.10000_5664~combout )) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & ((\b2v_inst34|pre.10000_4236~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|C.10000_5664~combout ),
	.datac(\b2v_inst34|pre.10000_4236~combout ),
	.datad(\b2v_inst34|pre.10000~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.10000_4236~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.10000_4236 .lut_mask = "ccf0";
defparam \b2v_inst34|pre.10000_4236 .operation_mode = "normal";
defparam \b2v_inst34|pre.10000_4236 .output_mode = "comb_only";
defparam \b2v_inst34|pre.10000_4236 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.10000_4236 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.10000_4236 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \b2v_inst34|WideOr35~0 (
// Equation(s):
// \b2v_inst34|WideOr35~0_combout  = (\b2v_inst34|pre.01111_4244~combout  & ((\b2v_inst34|C.10000_5664~combout  $ (\b2v_inst34|pre.10000_4236~combout )) # (!\b2v_inst34|C.01111_5676~combout ))) # (!\b2v_inst34|pre.01111_4244~combout  & 
// ((\b2v_inst34|C.01111_5676~combout ) # (\b2v_inst34|C.10000_5664~combout  $ (\b2v_inst34|pre.10000_4236~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.01111_4244~combout ),
	.datab(\b2v_inst34|C.10000_5664~combout ),
	.datac(\b2v_inst34|pre.10000_4236~combout ),
	.datad(\b2v_inst34|C.01111_5676~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr35~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr35~0 .lut_mask = "7dbe";
defparam \b2v_inst34|WideOr35~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr35~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr35~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr35~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr35~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \b2v_inst34|pre.01110_4252 (
// Equation(s):
// \b2v_inst34|pre.01110_4252~combout  = ((GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|C.01110_5688~combout )) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & ((\b2v_inst34|pre.01110_4252~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|C.01110_5688~combout ),
	.datac(\b2v_inst34|pre.01110_4252~combout ),
	.datad(\b2v_inst34|pre.10000~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.01110_4252~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.01110_4252 .lut_mask = "ccf0";
defparam \b2v_inst34|pre.01110_4252 .operation_mode = "normal";
defparam \b2v_inst34|pre.01110_4252 .output_mode = "comb_only";
defparam \b2v_inst34|pre.01110_4252 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.01110_4252 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.01110_4252 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \b2v_inst34|pre.01101_4260 (
// Equation(s):
// \b2v_inst34|pre.01101_4260~combout  = ((GLOBAL(\b2v_inst34|pre.10000~0_combout ) & (\b2v_inst34|C.01101_5700~combout )) # (!GLOBAL(\b2v_inst34|pre.10000~0_combout ) & ((\b2v_inst34|pre.01101_4260~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|pre.10000~0_combout ),
	.datac(\b2v_inst34|C.01101_5700~combout ),
	.datad(\b2v_inst34|pre.01101_4260~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.01101_4260~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.01101_4260 .lut_mask = "f3c0";
defparam \b2v_inst34|pre.01101_4260 .operation_mode = "normal";
defparam \b2v_inst34|pre.01101_4260 .output_mode = "comb_only";
defparam \b2v_inst34|pre.01101_4260 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.01101_4260 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.01101_4260 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \b2v_inst34|WideOr35~1 (
// Equation(s):
// \b2v_inst34|WideOr35~1_combout  = (\b2v_inst34|pre.01110_4252~combout  & ((\b2v_inst34|pre.01101_4260~combout  $ (\b2v_inst34|C.01101_5700~combout )) # (!\b2v_inst34|C.01110_5688~combout ))) # (!\b2v_inst34|pre.01110_4252~combout  & 
// ((\b2v_inst34|C.01110_5688~combout ) # (\b2v_inst34|pre.01101_4260~combout  $ (\b2v_inst34|C.01101_5700~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.01110_4252~combout ),
	.datab(\b2v_inst34|pre.01101_4260~combout ),
	.datac(\b2v_inst34|C.01110_5688~combout ),
	.datad(\b2v_inst34|C.01101_5700~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr35~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr35~1 .lut_mask = "7bde";
defparam \b2v_inst34|WideOr35~1 .operation_mode = "normal";
defparam \b2v_inst34|WideOr35~1 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr35~1 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr35~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr35~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \b2v_inst34|WideOr35~4 (
// Equation(s):
// \b2v_inst34|WideOr35~4_combout  = (\b2v_inst34|WideOr35~2_combout ) # ((\b2v_inst34|WideOr35~3_combout ) # ((\b2v_inst34|WideOr35~0_combout ) # (\b2v_inst34|WideOr35~1_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|WideOr35~2_combout ),
	.datab(\b2v_inst34|WideOr35~3_combout ),
	.datac(\b2v_inst34|WideOr35~0_combout ),
	.datad(\b2v_inst34|WideOr35~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr35~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr35~4 .lut_mask = "fffe";
defparam \b2v_inst34|WideOr35~4 .operation_mode = "normal";
defparam \b2v_inst34|WideOr35~4 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr35~4 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr35~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr35~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \b2v_inst34|pre.10000~0 (
// Equation(s):
// \b2v_inst34|pre.10000~0_combout  = (\clock~combout  & ((\b2v_inst34|always4~0_combout ) # ((\b2v_inst34|WideOr35~9_combout ) # (\b2v_inst34|WideOr35~4_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|always4~0_combout ),
	.datab(\clock~combout ),
	.datac(\b2v_inst34|WideOr35~9_combout ),
	.datad(\b2v_inst34|WideOr35~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.10000~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.10000~0 .lut_mask = "ccc8";
defparam \b2v_inst34|pre.10000~0 .operation_mode = "normal";
defparam \b2v_inst34|pre.10000~0 .output_mode = "comb_only";
defparam \b2v_inst34|pre.10000~0 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.10000~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.10000~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \b2v_inst34|seg_temp6[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp6[0]~0_combout  = (\b2v_inst30|always5~0_combout  & (\b2v_inst34|pre.10000~0_combout  & ((\b2v_inst34|WideOr9~combout ) # (\b2v_inst14|WideOr3~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|WideOr9~combout ),
	.datab(\b2v_inst14|WideOr3~0_combout ),
	.datac(\b2v_inst30|always5~0_combout ),
	.datad(\b2v_inst34|pre.10000~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp6[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp6[0]~0 .lut_mask = "e000";
defparam \b2v_inst34|seg_temp6[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp6[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp6[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp6[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp6[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \b2v_inst34|seg_temp4[0]~10 (
// Equation(s):
// \b2v_inst34|seg_temp4[0]~10_combout  = (!\b2v_inst34|Equal3~0_combout  & (((\b2v_inst34|C.01010_5736~combout ) # (!\b2v_inst34|WideOr20~0_combout )) # (!\b2v_inst34|WideOr20~1_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|WideOr20~1_combout ),
	.datab(\b2v_inst34|C.01010_5736~combout ),
	.datac(\b2v_inst34|WideOr20~0_combout ),
	.datad(\b2v_inst34|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp4[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp4[0]~10 .lut_mask = "00df";
defparam \b2v_inst34|seg_temp4[0]~10 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp4[0]~10 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp4[0]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp4[0]~10 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp4[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \b2v_inst34|seg_temp6[0] (
// Equation(s):
// \b2v_inst34|seg_temp6 [0] = ((\b2v_inst34|seg_temp6[0]~0_combout  & (\b2v_inst34|seg_temp4[0]~10_combout )) # (!\b2v_inst34|seg_temp6[0]~0_combout  & ((\b2v_inst34|seg_temp6 [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp6[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp4[0]~10_combout ),
	.datad(\b2v_inst34|seg_temp6 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp6 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp6[0] .lut_mask = "f3c0";
defparam \b2v_inst34|seg_temp6[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp6[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp6[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp6[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp6[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \b2v_inst34|Equal3~1 (
// Equation(s):
// \b2v_inst34|Equal3~1_combout  = ((\b2v_inst30|col_g[4]~0_combout  & (\b2v_inst14|WideOr3~0_combout  & \b2v_inst14|WideOr5~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst30|col_g[4]~0_combout ),
	.datac(\b2v_inst14|WideOr3~0_combout ),
	.datad(\b2v_inst14|WideOr5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Equal3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Equal3~1 .lut_mask = "c000";
defparam \b2v_inst34|Equal3~1 .operation_mode = "normal";
defparam \b2v_inst34|Equal3~1 .output_mode = "comb_only";
defparam \b2v_inst34|Equal3~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Equal3~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Equal3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \b2v_inst34|seg_temp2[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp2[0]~0_combout  = (\b2v_inst34|pre.10000~0_combout  & ((\b2v_inst34|Equal3~0_combout ) # ((\b2v_inst34|Equal3~1_combout  & \b2v_inst34|WideOr9~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~1_combout ),
	.datab(\b2v_inst34|Equal3~0_combout ),
	.datac(\b2v_inst34|WideOr9~combout ),
	.datad(\b2v_inst34|pre.10000~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[0]~0 .lut_mask = "ec00";
defparam \b2v_inst34|seg_temp2[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \b2v_inst34|seg_temp2[0] (
// Equation(s):
// \b2v_inst34|seg_temp2 [0] = ((\b2v_inst34|seg_temp2[0]~0_combout  & (\b2v_inst34|seg_temp4[0]~10_combout )) # (!\b2v_inst34|seg_temp2[0]~0_combout  & ((\b2v_inst34|seg_temp2 [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp2[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp4[0]~10_combout ),
	.datad(\b2v_inst34|seg_temp2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[0] .lut_mask = "f3c0";
defparam \b2v_inst34|seg_temp2[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \b2v_inst34|Selector178~3 (
// Equation(s):
// \b2v_inst34|Selector178~3_combout  = (\b2v_inst14|cur_state.0000_3092~combout  & (\b2v_inst34|seg_temp6 [0])) # (!\b2v_inst14|cur_state.0000_3092~combout  & (((\b2v_inst34|seg_temp2 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0000_3092~combout ),
	.datab(\b2v_inst34|seg_temp6 [0]),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector178~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector178~3 .lut_mask = "dd88";
defparam \b2v_inst34|Selector178~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector178~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector178~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector178~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector178~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \b2v_inst34|Selector178~4 (
// Equation(s):
// \b2v_inst34|Selector178~4_combout  = (\b2v_inst34|Selector184~2_combout  & (\b2v_inst34|seg_temp8 [0])) # (!\b2v_inst34|Selector184~2_combout  & (((\b2v_inst34|Selector178~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp8 [0]),
	.datab(\b2v_inst34|Selector184~2_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|Selector178~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector178~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector178~4 .lut_mask = "bb88";
defparam \b2v_inst34|Selector178~4 .operation_mode = "normal";
defparam \b2v_inst34|Selector178~4 .output_mode = "comb_only";
defparam \b2v_inst34|Selector178~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector178~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector178~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N5
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((\b2v_inst14|cnt_u1 [2]))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\b2v_inst14|cnt_u1 [2])))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24  = CARRY(((\b2v_inst14|cnt_u1 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N6
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N1
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25  = CARRY((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N2
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = \b2v_inst14|cnt_u1 [3] $ ((((!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY((!\b2v_inst14|cnt_u1 [3] & ((!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY((!\b2v_inst14|cnt_u1 [3] & ((!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "a505";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N3
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = \b2v_inst14|cnt_u1 [4] $ ((((!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ))))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY((\b2v_inst14|cnt_u1 [4] & ((!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ))))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27  = CARRY((\b2v_inst14|cnt_u1 [4] & ((!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ));
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "a50a";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N4
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N8
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~1 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~1_combout  = ((\b2v_inst14|cnt_u1 [2] & (!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [2]),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~1 .lut_mask = "0c0c";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~1 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~1 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N0
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~2 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~2_combout  = ((!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & (\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~2 .lut_mask = "3030";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~2 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~2 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N1
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = ((\b2v_inst14|cnt_u1 [1]))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY(((\b2v_inst14|cnt_u1 [1])))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\b2v_inst14|cnt_u1 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "cccc";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N2
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N0
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30  = CARRY((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N1
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~1_combout  & 
// (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~2_combout ))))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~1_combout  & (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~2_combout  & 
// !\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  = CARRY((!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~1_combout  & (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~2_combout  & 
// !\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N9
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8_combout  = (((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8 .lut_mask = "f000";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N2
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7_combout  = (\b2v_inst14|cnt_u1 [4] & (((!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7 .lut_mask = "00aa";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N7
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~5 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~5_combout  = (((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~5 .lut_mask = "f000";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~5 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N0
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~4_combout  = (\b2v_inst14|cnt_u1 [3] & (((!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = "00aa";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~4 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~4 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N2
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  $ (((!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~5_combout  & 
// (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~4_combout ))))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  & ((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~5_combout ) # 
// (\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~4_combout ))))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32  = CARRY((!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  & 
// ((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~5_combout ) # (\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~4_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N3
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8_combout  & (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7_combout  & 
// !\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33  = CARRY((!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8_combout  & (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7_combout  & 
// !\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin0_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin1_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N4
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N6
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout  = (\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout )))) 
// # (!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~1_combout ) # ((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3 .lut_mask = "cfca";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N5
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout  = ((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))) # 
// (!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\b2v_inst14|cnt_u1 [1])))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [1]),
	.datab(vcc),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .lut_mask = "0faa";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N7
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6_combout  = (\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout 
// )))) # (!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~4_combout ) # ((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~5_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6 .lut_mask = "fe0e";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N8
maxii_lcell \b2v_inst34|seg_tempnb[0]~1 (
// Equation(s):
// \b2v_inst34|seg_tempnb[0]~1_combout  = (\b2v_inst34|p2.count.110_5414~combout  & (((!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout  & !\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout )) # 
// (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datab(\b2v_inst34|p2.count.110_5414~combout ),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[0]~1 .lut_mask = "04cc";
defparam \b2v_inst34|seg_tempnb[0]~1 .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[0]~1 .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[0]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[0]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = ((\b2v_inst14|cnt_u2 [1]))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY(((\b2v_inst14|cnt_u2 [1])))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\b2v_inst14|cnt_u2 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "cccc";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((\b2v_inst14|cnt_u2 [2]))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\b2v_inst14|cnt_u2 [2])))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24  = CARRY(((\b2v_inst14|cnt_u2 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N0
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25  = CARRY((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N1
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (\b2v_inst14|cnt_u2 [3] $ ((!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((!\b2v_inst14|cnt_u2 [3] & !\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY(((!\b2v_inst14|cnt_u2 [3] & !\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c303";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (\b2v_inst14|cnt_u2 [4] $ ((!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((\b2v_inst14|cnt_u2 [4] & !\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27  = CARRY(((\b2v_inst14|cnt_u2 [4] & !\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ));
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "c30c";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N3
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8_combout  = ((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & (\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8 .lut_mask = "c0c0";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7_combout  = ((\b2v_inst14|cnt_u2 [4] & ((!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [4]),
	.datac(vcc),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7 .lut_mask = "00cc";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N9
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~4_combout  = (\b2v_inst14|cnt_u2 [3] & (((!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = "00aa";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~4 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~4 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N0
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~5 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~5_combout  = (\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & (\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datab(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~5 .lut_mask = "8888";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~5 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~2 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~2_combout  = (!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & (((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~2 .lut_mask = "5500";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~2 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~2 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~1 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~1_combout  = ((\b2v_inst14|cnt_u2 [2] & (!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [2]),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~1 .lut_mask = "0c0c";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~1 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~1 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N5
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30  = CARRY((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N6
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~2_combout  & 
// (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~1_combout ))))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~2_combout  & (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~1_combout  & 
// !\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  = CARRY((!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~2_combout  & (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~1_combout  & 
// !\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datab(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N7
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  $ (((!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~4_combout  & 
// (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~5_combout ))))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  & ((\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~4_combout ) # 
// (\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~5_combout ))))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32  = CARRY((!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  & 
// ((\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~4_combout ) # (\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~5_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datab(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N8
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8_combout  & (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7_combout  & 
// !\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33  = CARRY((!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8_combout  & (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7_combout  & 
// !\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.datab(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin0_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin1_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N9
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N1
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout  = ((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))) # 
// (!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\b2v_inst14|cnt_u2 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [1]),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .lut_mask = "0fcc";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N4
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout  = (\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout )))) 
// # (!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~1_combout ) # ((\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datab(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3 .lut_mask = "f0ee";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N3
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6_combout  = (\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout 
// )))) # (!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~4_combout ) # ((\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~5_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datab(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6 .lut_mask = "f0ee";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N6
maxii_lcell \b2v_inst34|seg_tempnb[0]~0 (
// Equation(s):
// \b2v_inst34|seg_tempnb[0]~0_combout  = (\b2v_inst34|p2.count.010_5442~combout  & (((!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout  & !\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout )) # 
// (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.010_5442~combout ),
	.datab(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[0]~0 .lut_mask = "02aa";
defparam \b2v_inst34|seg_tempnb[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N7
maxii_lcell \b2v_inst34|seg_tempnb[0]~2 (
// Equation(s):
// \b2v_inst34|seg_tempnb[0]~2_combout  = (!\b2v_inst34|always3~4_combout  & ((\b2v_inst34|p2.count.100_5428~combout ) # ((\b2v_inst34|seg_tempnb[0]~1_combout ) # (\b2v_inst34|seg_tempnb[0]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|always3~4_combout ),
	.datab(\b2v_inst34|p2.count.100_5428~combout ),
	.datac(\b2v_inst34|seg_tempnb[0]~1_combout ),
	.datad(\b2v_inst34|seg_tempnb[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[0]~2 .lut_mask = "5554";
defparam \b2v_inst34|seg_tempnb[0]~2 .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[0]~2 .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[0]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[0]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N7
maxii_lcell \b2v_inst34|Mux21~0 (
// Equation(s):
// \b2v_inst34|Mux21~0_combout  = (\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6_combout ) # ((\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout  & 
// ((!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout ) # (!\b2v_inst14|cnt_u2 [0]))) # (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout  & 
// ((\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [0]),
	.datab(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux21~0 .lut_mask = "dffc";
defparam \b2v_inst34|Mux21~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux21~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux21~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux21~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxii_lcell \b2v_inst34|Mux49~0 (
// Equation(s):
// \b2v_inst34|Mux49~0_combout  = (\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6_combout ) # ((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout  & 
// ((!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ) # (!\b2v_inst14|cnt_u1 [0]))) # (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout  & 
// ((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [0]),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux49~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux49~0 .lut_mask = "dffc";
defparam \b2v_inst34|Mux49~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux49~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux49~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux49~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux49~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N2
maxii_lcell \b2v_inst34|Selector42~0 (
// Equation(s):
// \b2v_inst34|Selector42~0_combout  = (\b2v_inst34|p2.count.110_5414~combout  & ((\b2v_inst34|Mux49~0_combout ) # ((\b2v_inst34|p2.count.010_5442~combout  & \b2v_inst34|Mux21~0_combout )))) # (!\b2v_inst34|p2.count.110_5414~combout  & 
// (\b2v_inst34|p2.count.010_5442~combout  & (\b2v_inst34|Mux21~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.110_5414~combout ),
	.datab(\b2v_inst34|p2.count.010_5442~combout ),
	.datac(\b2v_inst34|Mux21~0_combout ),
	.datad(\b2v_inst34|Mux49~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector42~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector42~0 .lut_mask = "eac0";
defparam \b2v_inst34|Selector42~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector42~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector42~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector42~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector42~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N8
maxii_lcell \b2v_inst34|seg_tempnb[0] (
// Equation(s):
// \b2v_inst34|seg_tempnb [0] = (\b2v_inst34|seg_tempnb[0]~2_combout  & (((\b2v_inst34|Selector42~0_combout )))) # (!\b2v_inst34|seg_tempnb[0]~2_combout  & (\b2v_inst34|seg_tempnb [0]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempnb [0]),
	.datab(\b2v_inst34|seg_tempnb[0]~2_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|Selector42~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[0] .lut_mask = "ee22";
defparam \b2v_inst34|seg_tempnb[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \b2v_inst34|seg_temp7[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp7[0]~0_combout  = (\b2v_inst34|seg_temp8[0]~0_combout  & (\b2v_inst34|p2.count.000_5456~combout  & ((\b2v_inst34|WideOr21~11_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp8[0]~0_combout ),
	.datab(\b2v_inst34|p2.count.000_5456~combout ),
	.datac(vcc),
	.datad(\b2v_inst34|WideOr21~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp7[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp7[0]~0 .lut_mask = "8800";
defparam \b2v_inst34|seg_temp7[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp7[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp7[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp7[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp7[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \b2v_inst34|seg_temp7[0] (
// Equation(s):
// \b2v_inst34|seg_temp7 [0] = ((\b2v_inst34|seg_temp7[0]~0_combout  & (!\b2v_inst34|nums_temp~18_combout )) # (!\b2v_inst34|seg_temp7[0]~0_combout  & ((\b2v_inst34|seg_temp7 [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|nums_temp~18_combout ),
	.datac(\b2v_inst34|seg_temp7 [0]),
	.datad(\b2v_inst34|seg_temp7[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp7 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp7[0] .lut_mask = "33f0";
defparam \b2v_inst34|seg_temp7[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp7[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp7[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp7[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp7[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \b2v_inst34|seg_temp1[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp1[0]~0_combout  = (\b2v_inst34|pre.10000~0_combout  & ((\b2v_inst34|Equal3~0_combout ) # ((\b2v_inst34|Equal3~1_combout  & \b2v_inst34|WideOr2~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~0_combout ),
	.datab(\b2v_inst34|pre.10000~0_combout ),
	.datac(\b2v_inst34|Equal3~1_combout ),
	.datad(\b2v_inst34|WideOr2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[0]~0 .lut_mask = "c888";
defparam \b2v_inst34|seg_temp1[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \b2v_inst34|seg_temp3[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp3[0]~0_combout  = (\b2v_inst34|C.00011_5820~combout  & (((!\b2v_inst14|WideOr3~0_combout )) # (!\b2v_inst30|always5~0_combout ))) # (!\b2v_inst34|C.00011_5820~combout  & (!\b2v_inst34|WideOr8~0_combout  & 
// ((!\b2v_inst14|WideOr3~0_combout ) # (!\b2v_inst30|always5~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00011_5820~combout ),
	.datab(\b2v_inst30|always5~0_combout ),
	.datac(\b2v_inst34|WideOr8~0_combout ),
	.datad(\b2v_inst14|WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp3[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp3[0]~0 .lut_mask = "23af";
defparam \b2v_inst34|seg_temp3[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp3[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp3[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp3[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp3[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \b2v_inst34|seg_temp1[0] (
// Equation(s):
// \b2v_inst34|seg_temp1 [0] = ((\b2v_inst34|seg_temp1[0]~0_combout  & ((\b2v_inst34|seg_temp3[0]~0_combout ))) # (!\b2v_inst34|seg_temp1[0]~0_combout  & (\b2v_inst34|seg_temp1 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp1 [0]),
	.datac(\b2v_inst34|seg_temp1[0]~0_combout ),
	.datad(\b2v_inst34|seg_temp3[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[0] .lut_mask = "fc0c";
defparam \b2v_inst34|seg_temp1[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxii_lcell \b2v_inst34|seg_temp5[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp5[0]~0_combout  = (\b2v_inst30|always5~0_combout  & (\b2v_inst34|pre.10000~0_combout  & ((\b2v_inst14|WideOr3~0_combout ) # (\b2v_inst34|WideOr2~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst30|always5~0_combout ),
	.datab(\b2v_inst14|WideOr3~0_combout ),
	.datac(\b2v_inst34|WideOr2~combout ),
	.datad(\b2v_inst34|pre.10000~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp5[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp5[0]~0 .lut_mask = "a800";
defparam \b2v_inst34|seg_temp5[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp5[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp5[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp5[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp5[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \b2v_inst34|seg_temp5[0] (
// Equation(s):
// \b2v_inst34|seg_temp5 [0] = ((\b2v_inst34|seg_temp5[0]~0_combout  & (\b2v_inst34|seg_temp3[0]~0_combout )) # (!\b2v_inst34|seg_temp5[0]~0_combout  & ((\b2v_inst34|seg_temp5 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp3[0]~0_combout ),
	.datab(\b2v_inst34|seg_temp5 [0]),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp5[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp5 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp5[0] .lut_mask = "aacc";
defparam \b2v_inst34|seg_temp5[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp5[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp5[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp5[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp5[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \b2v_inst34|Selector178~0 (
// Equation(s):
// \b2v_inst34|Selector178~0_combout  = ((\b2v_inst14|cur_state.0000_3092~combout  & ((\b2v_inst34|seg_temp5 [0]))) # (!\b2v_inst14|cur_state.0000_3092~combout  & (\b2v_inst34|seg_temp1 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp1 [0]),
	.datac(\b2v_inst14|cur_state.0000_3092~combout ),
	.datad(\b2v_inst34|seg_temp5 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector178~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector178~0 .lut_mask = "fc0c";
defparam \b2v_inst34|Selector178~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector178~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector178~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector178~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector178~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \b2v_inst34|Selector178~1 (
// Equation(s):
// \b2v_inst34|Selector178~1_combout  = (\b2v_inst34|Selector184~2_combout  & (\b2v_inst34|seg_temp7 [0])) # (!\b2v_inst34|Selector184~2_combout  & (((\b2v_inst34|Selector178~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector184~2_combout ),
	.datab(\b2v_inst34|seg_temp7 [0]),
	.datac(vcc),
	.datad(\b2v_inst34|Selector178~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector178~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector178~1 .lut_mask = "dd88";
defparam \b2v_inst34|Selector178~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector178~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector178~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector178~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector178~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \b2v_inst34|Selector178~2 (
// Equation(s):
// \b2v_inst34|Selector178~2_combout  = (\b2v_inst34|Selector184~1_combout  & (((\b2v_inst34|Selector184~0_combout )))) # (!\b2v_inst34|Selector184~1_combout  & ((\b2v_inst34|Selector184~0_combout  & ((\b2v_inst34|Selector178~1_combout ))) # 
// (!\b2v_inst34|Selector184~0_combout  & (\b2v_inst34|seg_tempnb [0]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempnb [0]),
	.datab(\b2v_inst34|Selector184~1_combout ),
	.datac(\b2v_inst34|Selector184~0_combout ),
	.datad(\b2v_inst34|Selector178~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector178~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector178~2 .lut_mask = "f2c2";
defparam \b2v_inst34|Selector178~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector178~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector178~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector178~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector178~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \b2v_inst34|Selector178~5 (
// Equation(s):
// \b2v_inst34|Selector178~5_combout  = (\b2v_inst34|Selector184~1_combout  & ((\b2v_inst34|Selector178~2_combout  & ((\b2v_inst34|Selector178~4_combout ))) # (!\b2v_inst34|Selector178~2_combout  & (\b2v_inst34|seg_tempna [0])))) # 
// (!\b2v_inst34|Selector184~1_combout  & (((\b2v_inst34|Selector178~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempna [0]),
	.datab(\b2v_inst34|Selector184~1_combout ),
	.datac(\b2v_inst34|Selector178~4_combout ),
	.datad(\b2v_inst34|Selector178~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector178~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector178~5 .lut_mask = "f388";
defparam \b2v_inst34|Selector178~5 .operation_mode = "normal";
defparam \b2v_inst34|Selector178~5 .output_mode = "comb_only";
defparam \b2v_inst34|Selector178~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector178~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector178~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \b2v_inst34|seg[0] (
// Equation(s):
// \b2v_inst34|seg [0] = ((\b2v_inst34|seg[6]~0_combout  & (\b2v_inst34|seg [0])) # (!\b2v_inst34|seg[6]~0_combout  & ((\b2v_inst34|Selector178~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg[6]~0_combout ),
	.datac(\b2v_inst34|seg [0]),
	.datad(\b2v_inst34|Selector178~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg[0] .lut_mask = "f3c0";
defparam \b2v_inst34|seg[0] .operation_mode = "normal";
defparam \b2v_inst34|seg[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \b2v_inst34|seg_temp7[1] (
// Equation(s):
// \b2v_inst34|seg_temp7 [1] = (\b2v_inst34|seg_temp7[0]~0_combout  & (((\b2v_inst34|WideOr28~0_combout )))) # (!\b2v_inst34|seg_temp7[0]~0_combout  & (((\b2v_inst34|seg_temp7 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp7[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|WideOr28~0_combout ),
	.datad(\b2v_inst34|seg_temp7 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp7 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp7[1] .lut_mask = "f5a0";
defparam \b2v_inst34|seg_temp7[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp7[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp7[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp7[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp7[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxii_lcell \b2v_inst34|Mux14~0 (
// Equation(s):
// \b2v_inst34|Mux14~0_combout  = (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout  & ((\b2v_inst34|sel60 [0] & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ) # 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ))) # (!\b2v_inst34|sel60 [0] & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout  & \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [0]),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux14~0 .lut_mask = "0b02";
defparam \b2v_inst34|Mux14~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux14~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux14~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux14~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N0
maxii_lcell \b2v_inst34|seg_temp8[1] (
// Equation(s):
// \b2v_inst34|seg_temp8 [1] = (\b2v_inst34|seg_temp8[0]~1_combout  & (!\b2v_inst34|Mux14~0_combout )) # (!\b2v_inst34|seg_temp8[0]~1_combout  & (((\b2v_inst34|seg_temp8 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mux14~0_combout ),
	.datab(\b2v_inst34|seg_temp8[0]~1_combout ),
	.datac(\b2v_inst34|seg_temp8 [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[1] .lut_mask = "7474";
defparam \b2v_inst34|seg_temp8[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N7
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~0_combout  = ((\b2v_inst14|cnt_u1 [4] & (!\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [4]),
	.datac(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = "0c0c";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~0 .operation_mode = "normal";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N8
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~1_combout  = (((\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = "f000";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~1 .operation_mode = "normal";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~1 .output_mode = "comb_only";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~2_combout  = ((\b2v_inst14|cnt_u1 [3] & ((!\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [3]),
	.datac(vcc),
	.datad(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = "00cc";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~2 .operation_mode = "normal";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~2 .output_mode = "comb_only";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~3_combout  = (((\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = "f000";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~3 .operation_mode = "normal";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~3 .output_mode = "comb_only";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N0
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~4_combout  = (((!\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \b2v_inst14|cnt_u1 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst14|cnt_u1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = "0f00";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~4 .operation_mode = "normal";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~4 .output_mode = "comb_only";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N9
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~5_combout  = (((\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & !\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = "00f0";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~5 .operation_mode = "normal";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N3
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~6 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~6_combout  = (((!\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \b2v_inst14|cnt_u1 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst14|cnt_u1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~6 .lut_mask = "0f00";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~6 .operation_mode = "normal";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~6 .output_mode = "comb_only";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N9
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~7 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~7_combout  = (((\b2v_inst14|cnt_u1 [1] & \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|cnt_u1 [1]),
	.datad(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~7 .lut_mask = "f000";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~7 .operation_mode = "normal";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~7 .output_mode = "comb_only";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N5
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY((\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~6_combout ) # ((\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~7_combout )))
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26  = CARRY((\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~6_combout ) # ((\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~7_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.datab(\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26 ));
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffee";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N6
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((!\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~4_combout  & (!\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~5_combout  & 
// !\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27  = CARRY((!\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~4_combout  & (!\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~5_combout  & 
// !\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datab(\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27 ));
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin0_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin1_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N7
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0  = CARRY((!\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  & ((\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~2_combout 
// ) # (\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~3_combout ))))
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28  = CARRY((!\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27  & 
// ((\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~2_combout ) # (\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datab(\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cout1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28 ));
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin0_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin1_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .lut_mask = "ff0e";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .output_mode = "none";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N8
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0  = CARRY((!\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~0_combout  & (!\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~1_combout  & 
// !\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 )))
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_29  = CARRY((!\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~0_combout  & (!\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~1_combout  & 
// !\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datab(\b2v_inst34|Div3|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cin1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cout1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_29 ));
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin0_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin1_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .output_mode = "none";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N9
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cin1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N4
maxii_lcell \b2v_inst34|Selector47~0 (
// Equation(s):
// \b2v_inst34|Selector47~0_combout  = (((\b2v_inst34|p2.count.111_5407~combout  & !\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|p2.count.111_5407~combout ),
	.datad(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector47~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector47~0 .lut_mask = "00f0";
defparam \b2v_inst34|Selector47~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector47~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector47~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector47~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector47~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N3
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~1_combout  = (((\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datad(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = "f000";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~1 .operation_mode = "normal";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~1 .output_mode = "comb_only";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N2
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~0_combout  = (\b2v_inst14|cnt_u2 [4] & (((!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [4]),
	.datab(vcc),
	.datac(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = "0a0a";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~0 .operation_mode = "normal";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~3_combout  = (((\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = "f000";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~3 .operation_mode = "normal";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~3 .output_mode = "comb_only";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N1
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~2_combout  = (((!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \b2v_inst14|cnt_u2 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst14|cnt_u2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = "0f00";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~2 .operation_mode = "normal";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~2 .output_mode = "comb_only";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N3
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~4_combout  = (((!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \b2v_inst14|cnt_u2 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst14|cnt_u2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = "0f00";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~4 .operation_mode = "normal";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~4 .output_mode = "comb_only";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N1
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~5_combout  = ((!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & ((\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datac(vcc),
	.datad(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = "3300";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~5 .operation_mode = "normal";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N4
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~6 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~6_combout  = ((\b2v_inst14|cnt_u2 [1] & (!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [1]),
	.datac(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~6 .lut_mask = "0c0c";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~6 .operation_mode = "normal";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~6 .output_mode = "comb_only";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N0
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~7 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~7_combout  = ((\b2v_inst14|cnt_u2 [1] & (\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [1]),
	.datac(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~7 .lut_mask = "c0c0";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~7 .operation_mode = "normal";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~7 .output_mode = "comb_only";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N5
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY((\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~6_combout ) # ((\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~7_combout )))
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26  = CARRY((\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~6_combout ) # ((\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~7_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.datab(\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26 ));
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffee";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N6
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((!\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~4_combout  & (!\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~5_combout  & 
// !\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27  = CARRY((!\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~4_combout  & (!\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~5_combout  & 
// !\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datab(\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27 ));
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin0_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin1_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N7
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0  = CARRY((!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  & ((\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~3_combout 
// ) # (\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~2_combout ))))
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28  = CARRY((!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27  & 
// ((\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~3_combout ) # (\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datab(\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cout1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28 ));
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin0_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin1_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .lut_mask = "ff0e";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .output_mode = "none";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N8
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0  = CARRY((!\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~1_combout  & (!\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~0_combout  & 
// !\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 )))
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_29  = CARRY((!\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~1_combout  & (!\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~0_combout  & 
// !\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datab(\b2v_inst34|Div1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cin1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cout1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_29 ));
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin0_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin1_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .output_mode = "none";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N9
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cin1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N1
maxii_lcell \b2v_inst34|Selector48~0 (
// Equation(s):
// \b2v_inst34|Selector48~0_combout  = (!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (((\b2v_inst34|p2.count.011_5435~combout  & !\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|p2.count.011_5435~combout ),
	.datad(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector48~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector48~0 .lut_mask = "0050";
defparam \b2v_inst34|Selector48~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector48~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector48~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector48~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector48~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N2
maxii_lcell \b2v_inst34|Selector48~1 (
// Equation(s):
// \b2v_inst34|Selector48~1_combout  = (\b2v_inst34|p2.count.101_5421~combout ) # ((\b2v_inst34|Selector48~0_combout ) # ((!\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \b2v_inst34|Selector47~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\b2v_inst34|p2.count.101_5421~combout ),
	.datac(\b2v_inst34|Selector47~0_combout ),
	.datad(\b2v_inst34|Selector48~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector48~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector48~1 .lut_mask = "ffdc";
defparam \b2v_inst34|Selector48~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector48~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector48~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector48~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector48~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N0
maxii_lcell \b2v_inst34|seg_tempna[1] (
// Equation(s):
// \b2v_inst34|seg_tempna [1] = ((\b2v_inst34|seg_tempna[0]~0_combout  & ((\b2v_inst34|Selector48~1_combout ))) # (!\b2v_inst34|seg_tempna[0]~0_combout  & (\b2v_inst34|seg_tempna [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_tempna[0]~0_combout ),
	.datac(\b2v_inst34|seg_tempna [1]),
	.datad(\b2v_inst34|Selector48~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempna [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempna[1] .lut_mask = "fc30";
defparam \b2v_inst34|seg_tempna[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempna[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempna[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempna[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempna[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N9
maxii_lcell \b2v_inst34|Mux20~0 (
// Equation(s):
// \b2v_inst34|Mux20~0_combout  = (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6_combout  & ((\b2v_inst14|cnt_u2 [0] & ((\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ) # 
// (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout ))) # (!\b2v_inst14|cnt_u2 [0] & (\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout  & !\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [0]),
	.datab(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux20~0 .lut_mask = "008e";
defparam \b2v_inst34|Mux20~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux20~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux20~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux20~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N5
maxii_lcell \b2v_inst34|Mux52~0 (
// Equation(s):
// \b2v_inst34|Mux52~0_combout  = (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6_combout  & ((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout  & ((\b2v_inst14|cnt_u1 [0]) # 
// (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout ))) # (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout  & (\b2v_inst14|cnt_u1 [0] & !\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datac(\b2v_inst14|cnt_u1 [0]),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux52~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux52~0 .lut_mask = "4054";
defparam \b2v_inst34|Mux52~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux52~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux52~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux52~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux52~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N6
maxii_lcell \b2v_inst34|Selector41~0 (
// Equation(s):
// \b2v_inst34|Selector41~0_combout  = (((\b2v_inst34|p2.count.110_5414~combout  & !\b2v_inst34|Mux52~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|p2.count.110_5414~combout ),
	.datad(\b2v_inst34|Mux52~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector41~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector41~0 .lut_mask = "00f0";
defparam \b2v_inst34|Selector41~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector41~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector41~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector41~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector41~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N7
maxii_lcell \b2v_inst34|Selector41~1 (
// Equation(s):
// \b2v_inst34|Selector41~1_combout  = (\b2v_inst34|p2.count.100_5428~combout ) # ((\b2v_inst34|Selector41~0_combout ) # ((\b2v_inst34|p2.count.010_5442~combout  & !\b2v_inst34|Mux20~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.010_5442~combout ),
	.datab(\b2v_inst34|Mux20~0_combout ),
	.datac(\b2v_inst34|p2.count.100_5428~combout ),
	.datad(\b2v_inst34|Selector41~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector41~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector41~1 .lut_mask = "fff2";
defparam \b2v_inst34|Selector41~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector41~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector41~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector41~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector41~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N8
maxii_lcell \b2v_inst34|seg_tempnb[1] (
// Equation(s):
// \b2v_inst34|seg_tempnb [1] = (\b2v_inst34|seg_tempnb[0]~2_combout  & (((\b2v_inst34|Selector41~1_combout )))) # (!\b2v_inst34|seg_tempnb[0]~2_combout  & (\b2v_inst34|seg_tempnb [1]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempnb [1]),
	.datab(\b2v_inst34|seg_tempnb[0]~2_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|Selector41~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[1] .lut_mask = "ee22";
defparam \b2v_inst34|seg_tempnb[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N9
maxii_lcell \b2v_inst34|Selector179~0 (
// Equation(s):
// \b2v_inst34|Selector179~0_combout  = (\b2v_inst34|Selector184~1_combout  & ((\b2v_inst34|seg_tempna [1]) # ((\b2v_inst34|Selector184~0_combout )))) # (!\b2v_inst34|Selector184~1_combout  & (((!\b2v_inst34|Selector184~0_combout  & \b2v_inst34|seg_tempnb 
// [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempna [1]),
	.datab(\b2v_inst34|Selector184~1_combout ),
	.datac(\b2v_inst34|Selector184~0_combout ),
	.datad(\b2v_inst34|seg_tempnb [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector179~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector179~0 .lut_mask = "cbc8";
defparam \b2v_inst34|Selector179~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector179~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector179~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector179~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector179~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N7
maxii_lcell \b2v_inst34|Selector179~3 (
// Equation(s):
// \b2v_inst34|Selector179~3_combout  = (\b2v_inst34|Selector184~0_combout  & ((\b2v_inst34|Selector179~0_combout  & ((\b2v_inst34|seg_temp8 [1]))) # (!\b2v_inst34|Selector179~0_combout  & (\b2v_inst34|seg_temp7 [1])))) # (!\b2v_inst34|Selector184~0_combout  
// & (((\b2v_inst34|Selector179~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector184~0_combout ),
	.datab(\b2v_inst34|seg_temp7 [1]),
	.datac(\b2v_inst34|seg_temp8 [1]),
	.datad(\b2v_inst34|Selector179~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector179~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector179~3 .lut_mask = "f588";
defparam \b2v_inst34|Selector179~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector179~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector179~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector179~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector179~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \b2v_inst34|seg_temp3[1]~1 (
// Equation(s):
// \b2v_inst34|seg_temp3[1]~1_combout  = ((\b2v_inst34|WideOr7~0_combout ) # ((\b2v_inst14|WideOr3~0_combout  & \b2v_inst30|always5~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|WideOr3~0_combout ),
	.datac(\b2v_inst34|WideOr7~0_combout ),
	.datad(\b2v_inst30|always5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp3[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp3[1]~1 .lut_mask = "fcf0";
defparam \b2v_inst34|seg_temp3[1]~1 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp3[1]~1 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp3[1]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp3[1]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp3[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \b2v_inst34|seg_temp5[1] (
// Equation(s):
// \b2v_inst34|seg_temp5 [1] = (\b2v_inst34|seg_temp5[0]~0_combout  & (((\b2v_inst34|seg_temp3[1]~1_combout )))) # (!\b2v_inst34|seg_temp5[0]~0_combout  & (\b2v_inst34|seg_temp5 [1]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp5[0]~0_combout ),
	.datab(\b2v_inst34|seg_temp5 [1]),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp3[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp5 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp5[1] .lut_mask = "ee44";
defparam \b2v_inst34|seg_temp5[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp5[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp5[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp5[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp5[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxii_lcell \b2v_inst34|seg_temp1[1] (
// Equation(s):
// \b2v_inst34|seg_temp1 [1] = ((\b2v_inst34|seg_temp1[0]~0_combout  & ((\b2v_inst34|seg_temp3[1]~1_combout ))) # (!\b2v_inst34|seg_temp1[0]~0_combout  & (\b2v_inst34|seg_temp1 [1])))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp1 [1]),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp1[0]~0_combout ),
	.datad(\b2v_inst34|seg_temp3[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[1] .lut_mask = "fa0a";
defparam \b2v_inst34|seg_temp1[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \b2v_inst34|seg_temp4[1]~4 (
// Equation(s):
// \b2v_inst34|seg_temp4[1]~4_combout  = (\b2v_inst30|always5~0_combout  & ((\b2v_inst14|WideOr3~0_combout ) # ((!\b2v_inst34|C.01001_5748~combout  & \b2v_inst34|numb_temp[1]~0_combout )))) # (!\b2v_inst30|always5~0_combout  & 
// (!\b2v_inst34|C.01001_5748~combout  & ((\b2v_inst34|numb_temp[1]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst30|always5~0_combout ),
	.datab(\b2v_inst34|C.01001_5748~combout ),
	.datac(\b2v_inst14|WideOr3~0_combout ),
	.datad(\b2v_inst34|numb_temp[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp4[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp4[1]~4 .lut_mask = "b3a0";
defparam \b2v_inst34|seg_temp4[1]~4 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp4[1]~4 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp4[1]~4 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp4[1]~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp4[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N0
maxii_lcell \b2v_inst34|seg_temp6[1] (
// Equation(s):
// \b2v_inst34|seg_temp6 [1] = ((\b2v_inst34|seg_temp6[0]~0_combout  & ((\b2v_inst34|seg_temp4[1]~4_combout ))) # (!\b2v_inst34|seg_temp6[0]~0_combout  & (\b2v_inst34|seg_temp6 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp6 [1]),
	.datac(\b2v_inst34|seg_temp6[0]~0_combout ),
	.datad(\b2v_inst34|seg_temp4[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp6 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp6[1] .lut_mask = "fc0c";
defparam \b2v_inst34|seg_temp6[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp6[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp6[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp6[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp6[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \b2v_inst34|seg_temp2[1] (
// Equation(s):
// \b2v_inst34|seg_temp2 [1] = ((\b2v_inst34|seg_temp2[0]~0_combout  & (\b2v_inst34|seg_temp4[1]~4_combout )) # (!\b2v_inst34|seg_temp2[0]~0_combout  & ((\b2v_inst34|seg_temp2 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp4[1]~4_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp2[0]~0_combout ),
	.datad(\b2v_inst34|seg_temp2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[1] .lut_mask = "afa0";
defparam \b2v_inst34|seg_temp2[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N1
maxii_lcell \b2v_inst34|Selector179~1 (
// Equation(s):
// \b2v_inst34|Selector179~1_combout  = (\b2v_inst14|cur_state.0000_3092~combout  & ((\b2v_inst34|seg_temp6 [1]) # ((!\b2v_inst34|Selector179~0_combout )))) # (!\b2v_inst14|cur_state.0000_3092~combout  & (((\b2v_inst34|seg_temp2 [1] & 
// \b2v_inst34|Selector179~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0000_3092~combout ),
	.datab(\b2v_inst34|seg_temp6 [1]),
	.datac(\b2v_inst34|seg_temp2 [1]),
	.datad(\b2v_inst34|Selector179~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector179~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector179~1 .lut_mask = "d8aa";
defparam \b2v_inst34|Selector179~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector179~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector179~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector179~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector179~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N2
maxii_lcell \b2v_inst34|Selector179~2 (
// Equation(s):
// \b2v_inst34|Selector179~2_combout  = (\b2v_inst34|Selector179~0_combout  & (((\b2v_inst34|Selector179~1_combout )))) # (!\b2v_inst34|Selector179~0_combout  & ((\b2v_inst34|Selector179~1_combout  & (\b2v_inst34|seg_temp5 [1])) # 
// (!\b2v_inst34|Selector179~1_combout  & ((\b2v_inst34|seg_temp1 [1])))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp5 [1]),
	.datab(\b2v_inst34|Selector179~0_combout ),
	.datac(\b2v_inst34|seg_temp1 [1]),
	.datad(\b2v_inst34|Selector179~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector179~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector179~2 .lut_mask = "ee30";
defparam \b2v_inst34|Selector179~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector179~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector179~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector179~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector179~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N3
maxii_lcell \b2v_inst34|Selector179~4 (
// Equation(s):
// \b2v_inst34|Selector179~4_combout  = (\b2v_inst34|Selector184~0_combout  & ((\b2v_inst34|Selector184~2_combout  & (\b2v_inst34|Selector179~3_combout )) # (!\b2v_inst34|Selector184~2_combout  & ((\b2v_inst34|Selector179~2_combout ))))) # 
// (!\b2v_inst34|Selector184~0_combout  & (((\b2v_inst34|Selector179~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector184~0_combout ),
	.datab(\b2v_inst34|Selector184~2_combout ),
	.datac(\b2v_inst34|Selector179~3_combout ),
	.datad(\b2v_inst34|Selector179~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector179~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector179~4 .lut_mask = "f2d0";
defparam \b2v_inst34|Selector179~4 .operation_mode = "normal";
defparam \b2v_inst34|Selector179~4 .output_mode = "comb_only";
defparam \b2v_inst34|Selector179~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector179~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector179~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N4
maxii_lcell \b2v_inst34|seg[1] (
// Equation(s):
// \b2v_inst34|seg [1] = ((\b2v_inst34|seg[6]~0_combout  & (\b2v_inst34|seg [1])) # (!\b2v_inst34|seg[6]~0_combout  & ((\b2v_inst34|Selector179~4_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg[6]~0_combout ),
	.datac(\b2v_inst34|seg [1]),
	.datad(\b2v_inst34|Selector179~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg[1] .lut_mask = "f3c0";
defparam \b2v_inst34|seg[1] .operation_mode = "normal";
defparam \b2v_inst34|seg[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N5
maxii_lcell \b2v_inst34|Selector47~1 (
// Equation(s):
// \b2v_inst34|Selector47~1_combout  = (\b2v_inst34|p2.count.101_5421~combout ) # ((\b2v_inst34|Selector47~0_combout ) # ((\b2v_inst34|p2.count.011_5435~combout  & !\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.101_5421~combout ),
	.datab(\b2v_inst34|p2.count.011_5435~combout ),
	.datac(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Selector47~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector47~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector47~1 .lut_mask = "ffae";
defparam \b2v_inst34|Selector47~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector47~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector47~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector47~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector47~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N6
maxii_lcell \b2v_inst34|seg_tempna[2] (
// Equation(s):
// \b2v_inst34|seg_tempna [2] = (\b2v_inst34|seg_tempna[0]~0_combout  & (((\b2v_inst34|Selector47~1_combout )))) # (!\b2v_inst34|seg_tempna[0]~0_combout  & (\b2v_inst34|seg_tempna [2]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempna [2]),
	.datab(\b2v_inst34|seg_tempna[0]~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|Selector47~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempna [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempna[2] .lut_mask = "ee22";
defparam \b2v_inst34|seg_tempna[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempna[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempna[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempna[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempna[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \b2v_inst34|Mux13~0 (
// Equation(s):
// \b2v_inst34|Mux13~0_combout  = (\b2v_inst34|sel60 [0]) # (((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout  & !\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [0]),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux13~0 .lut_mask = "aafa";
defparam \b2v_inst34|Mux13~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux13~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux13~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux13~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \b2v_inst34|seg_temp8[2] (
// Equation(s):
// \b2v_inst34|seg_temp8 [2] = ((\b2v_inst34|seg_temp8[0]~1_combout  & (!\b2v_inst34|Mux13~0_combout )) # (!\b2v_inst34|seg_temp8[0]~1_combout  & ((\b2v_inst34|seg_temp8 [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp8[0]~1_combout ),
	.datac(\b2v_inst34|Mux13~0_combout ),
	.datad(\b2v_inst34|seg_temp8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[2] .lut_mask = "3f0c";
defparam \b2v_inst34|seg_temp8[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \b2v_inst34|seg_temp4[2]~5 (
// Equation(s):
// \b2v_inst34|seg_temp4[2]~5_combout  = (\b2v_inst14|WideOr3~0_combout  & ((\b2v_inst30|always5~0_combout ) # ((\b2v_inst34|WideOr20~1_combout  & \b2v_inst34|numb_temp[1]~0_combout )))) # (!\b2v_inst14|WideOr3~0_combout  & (((\b2v_inst34|WideOr20~1_combout  
// & \b2v_inst34|numb_temp[1]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr3~0_combout ),
	.datab(\b2v_inst30|always5~0_combout ),
	.datac(\b2v_inst34|WideOr20~1_combout ),
	.datad(\b2v_inst34|numb_temp[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp4[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp4[2]~5 .lut_mask = "f888";
defparam \b2v_inst34|seg_temp4[2]~5 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp4[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp4[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp4[2]~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp4[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \b2v_inst34|seg_temp2[2] (
// Equation(s):
// \b2v_inst34|seg_temp2 [2] = ((\b2v_inst34|seg_temp2[0]~0_combout  & ((\b2v_inst34|seg_temp4[2]~5_combout ))) # (!\b2v_inst34|seg_temp2[0]~0_combout  & (\b2v_inst34|seg_temp2 [2])))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp2 [2]),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp2[0]~0_combout ),
	.datad(\b2v_inst34|seg_temp4[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[2] .lut_mask = "fa0a";
defparam \b2v_inst34|seg_temp2[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \b2v_inst34|seg_temp6[2] (
// Equation(s):
// \b2v_inst34|seg_temp6 [2] = (\b2v_inst34|seg_temp6[0]~0_combout  & (((\b2v_inst34|seg_temp4[2]~5_combout )))) # (!\b2v_inst34|seg_temp6[0]~0_combout  & (((\b2v_inst34|seg_temp6 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp6[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp6 [2]),
	.datad(\b2v_inst34|seg_temp4[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp6 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp6[2] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp6[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp6[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp6[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp6[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp6[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \b2v_inst34|Selector180~3 (
// Equation(s):
// \b2v_inst34|Selector180~3_combout  = (\b2v_inst14|cur_state.0000_3092~combout  & (((\b2v_inst34|seg_temp6 [2])))) # (!\b2v_inst14|cur_state.0000_3092~combout  & (((\b2v_inst34|seg_temp2 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0000_3092~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp2 [2]),
	.datad(\b2v_inst34|seg_temp6 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector180~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector180~3 .lut_mask = "fa50";
defparam \b2v_inst34|Selector180~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector180~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector180~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector180~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector180~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \b2v_inst34|Selector180~4 (
// Equation(s):
// \b2v_inst34|Selector180~4_combout  = (\b2v_inst34|Selector184~2_combout  & (((\b2v_inst34|seg_temp8 [2])))) # (!\b2v_inst34|Selector184~2_combout  & (((\b2v_inst34|Selector180~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector184~2_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp8 [2]),
	.datad(\b2v_inst34|Selector180~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector180~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector180~4 .lut_mask = "f5a0";
defparam \b2v_inst34|Selector180~4 .operation_mode = "normal";
defparam \b2v_inst34|Selector180~4 .output_mode = "comb_only";
defparam \b2v_inst34|Selector180~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector180~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector180~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N4
maxii_lcell \b2v_inst34|Selector40~1 (
// Equation(s):
// \b2v_inst34|Selector40~1_combout  = (!\b2v_inst14|cnt_u2 [0] & (\b2v_inst34|p2.count.010_5442~combout  & ((\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ) # (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [0]),
	.datab(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datad(\b2v_inst34|p2.count.010_5442~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector40~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector40~1 .lut_mask = "4500";
defparam \b2v_inst34|Selector40~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector40~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector40~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector40~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector40~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N1
maxii_lcell \b2v_inst34|Selector40~0 (
// Equation(s):
// \b2v_inst34|Selector40~0_combout  = (!\b2v_inst14|cnt_u1 [0] & (\b2v_inst34|p2.count.110_5414~combout  & ((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ) # (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datac(\b2v_inst14|cnt_u1 [0]),
	.datad(\b2v_inst34|p2.count.110_5414~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector40~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector40~0 .lut_mask = "0d00";
defparam \b2v_inst34|Selector40~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector40~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector40~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector40~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector40~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N2
maxii_lcell \b2v_inst34|Selector40~2 (
// Equation(s):
// \b2v_inst34|Selector40~2_combout  = (\b2v_inst34|p2.count.100_5428~combout ) # (((\b2v_inst34|Selector40~1_combout ) # (\b2v_inst34|Selector40~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.100_5428~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|Selector40~1_combout ),
	.datad(\b2v_inst34|Selector40~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector40~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector40~2 .lut_mask = "fffa";
defparam \b2v_inst34|Selector40~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector40~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector40~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector40~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector40~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N3
maxii_lcell \b2v_inst34|seg_tempnb[2] (
// Equation(s):
// \b2v_inst34|seg_tempnb [2] = ((\b2v_inst34|seg_tempnb[0]~2_combout  & ((\b2v_inst34|Selector40~2_combout ))) # (!\b2v_inst34|seg_tempnb[0]~2_combout  & (\b2v_inst34|seg_tempnb [2])))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempnb [2]),
	.datab(vcc),
	.datac(\b2v_inst34|seg_tempnb[0]~2_combout ),
	.datad(\b2v_inst34|Selector40~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[2] .lut_mask = "fa0a";
defparam \b2v_inst34|seg_tempnb[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \b2v_inst34|seg_temp7[2] (
// Equation(s):
// \b2v_inst34|seg_temp7 [2] = (\b2v_inst34|seg_temp7[0]~0_combout  & (((\b2v_inst34|WideOr26~combout )))) # (!\b2v_inst34|seg_temp7[0]~0_combout  & (\b2v_inst34|seg_temp7 [2]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp7 [2]),
	.datab(\b2v_inst34|seg_temp7[0]~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|WideOr26~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp7 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp7[2] .lut_mask = "ee22";
defparam \b2v_inst34|seg_temp7[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp7[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp7[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp7[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp7[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \b2v_inst34|seg_temp3[2]~2 (
// Equation(s):
// \b2v_inst34|seg_temp3[2]~2_combout  = (\b2v_inst14|WideOr3~0_combout  & ((\b2v_inst30|always5~0_combout ) # ((!\b2v_inst34|C.00010_5832~combout  & \b2v_inst34|WideOr8~0_combout )))) # (!\b2v_inst14|WideOr3~0_combout  & (((!\b2v_inst34|C.00010_5832~combout 
//  & \b2v_inst34|WideOr8~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr3~0_combout ),
	.datab(\b2v_inst30|always5~0_combout ),
	.datac(\b2v_inst34|C.00010_5832~combout ),
	.datad(\b2v_inst34|WideOr8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp3[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp3[2]~2 .lut_mask = "8f88";
defparam \b2v_inst34|seg_temp3[2]~2 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp3[2]~2 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp3[2]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp3[2]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp3[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \b2v_inst34|seg_temp1[2] (
// Equation(s):
// \b2v_inst34|seg_temp1 [2] = ((\b2v_inst34|seg_temp1[0]~0_combout  & ((\b2v_inst34|seg_temp3[2]~2_combout ))) # (!\b2v_inst34|seg_temp1[0]~0_combout  & (\b2v_inst34|seg_temp1 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp1 [2]),
	.datac(\b2v_inst34|seg_temp1[0]~0_combout ),
	.datad(\b2v_inst34|seg_temp3[2]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[2] .lut_mask = "fc0c";
defparam \b2v_inst34|seg_temp1[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \b2v_inst34|seg_temp5[2] (
// Equation(s):
// \b2v_inst34|seg_temp5 [2] = ((\b2v_inst34|seg_temp5[0]~0_combout  & (\b2v_inst34|seg_temp3[2]~2_combout )) # (!\b2v_inst34|seg_temp5[0]~0_combout  & ((\b2v_inst34|seg_temp5 [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp3[2]~2_combout ),
	.datac(\b2v_inst34|seg_temp5 [2]),
	.datad(\b2v_inst34|seg_temp5[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp5 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp5[2] .lut_mask = "ccf0";
defparam \b2v_inst34|seg_temp5[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp5[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp5[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp5[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp5[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \b2v_inst34|Selector180~0 (
// Equation(s):
// \b2v_inst34|Selector180~0_combout  = ((\b2v_inst14|cur_state.0000_3092~combout  & ((\b2v_inst34|seg_temp5 [2]))) # (!\b2v_inst14|cur_state.0000_3092~combout  & (\b2v_inst34|seg_temp1 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0000_3092~combout ),
	.datac(\b2v_inst34|seg_temp1 [2]),
	.datad(\b2v_inst34|seg_temp5 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector180~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector180~0 .lut_mask = "fc30";
defparam \b2v_inst34|Selector180~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector180~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector180~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector180~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector180~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \b2v_inst34|Selector180~1 (
// Equation(s):
// \b2v_inst34|Selector180~1_combout  = ((\b2v_inst34|Selector184~2_combout  & (\b2v_inst34|seg_temp7 [2])) # (!\b2v_inst34|Selector184~2_combout  & ((\b2v_inst34|Selector180~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp7 [2]),
	.datab(vcc),
	.datac(\b2v_inst34|Selector184~2_combout ),
	.datad(\b2v_inst34|Selector180~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector180~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector180~1 .lut_mask = "afa0";
defparam \b2v_inst34|Selector180~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector180~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector180~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector180~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector180~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \b2v_inst34|Selector180~2 (
// Equation(s):
// \b2v_inst34|Selector180~2_combout  = (\b2v_inst34|Selector184~0_combout  & (((\b2v_inst34|Selector184~1_combout ) # (\b2v_inst34|Selector180~1_combout )))) # (!\b2v_inst34|Selector184~0_combout  & (\b2v_inst34|seg_tempnb [2] & 
// (!\b2v_inst34|Selector184~1_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector184~0_combout ),
	.datab(\b2v_inst34|seg_tempnb [2]),
	.datac(\b2v_inst34|Selector184~1_combout ),
	.datad(\b2v_inst34|Selector180~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector180~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector180~2 .lut_mask = "aea4";
defparam \b2v_inst34|Selector180~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector180~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector180~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector180~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector180~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \b2v_inst34|Selector180~5 (
// Equation(s):
// \b2v_inst34|Selector180~5_combout  = (\b2v_inst34|Selector184~1_combout  & ((\b2v_inst34|Selector180~2_combout  & ((\b2v_inst34|Selector180~4_combout ))) # (!\b2v_inst34|Selector180~2_combout  & (\b2v_inst34|seg_tempna [2])))) # 
// (!\b2v_inst34|Selector184~1_combout  & (((\b2v_inst34|Selector180~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector184~1_combout ),
	.datab(\b2v_inst34|seg_tempna [2]),
	.datac(\b2v_inst34|Selector180~4_combout ),
	.datad(\b2v_inst34|Selector180~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector180~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector180~5 .lut_mask = "f588";
defparam \b2v_inst34|Selector180~5 .operation_mode = "normal";
defparam \b2v_inst34|Selector180~5 .output_mode = "comb_only";
defparam \b2v_inst34|Selector180~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector180~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector180~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \b2v_inst34|seg[2] (
// Equation(s):
// \b2v_inst34|seg [2] = (\b2v_inst34|seg[6]~0_combout  & (\b2v_inst34|seg [2])) # (!\b2v_inst34|seg[6]~0_combout  & (((\b2v_inst34|Selector180~5_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg [2]),
	.datab(\b2v_inst34|seg[6]~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|Selector180~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg[2] .lut_mask = "bb88";
defparam \b2v_inst34|seg[2] .operation_mode = "normal";
defparam \b2v_inst34|seg[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxii_lcell \b2v_inst34|Mux12~0 (
// Equation(s):
// \b2v_inst34|Mux12~0_combout  = (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout  & ((\b2v_inst34|sel60 [0] & (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout  $ 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ))) # (!\b2v_inst34|sel60 [0] & (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout  & !\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [0]),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux12~0 .lut_mask = "0806";
defparam \b2v_inst34|Mux12~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux12~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux12~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux12~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N7
maxii_lcell \b2v_inst34|seg_temp8[3] (
// Equation(s):
// \b2v_inst34|seg_temp8 [3] = (\b2v_inst34|seg_temp8[0]~1_combout  & (!\b2v_inst34|Mux12~0_combout )) # (!\b2v_inst34|seg_temp8[0]~1_combout  & (((\b2v_inst34|seg_temp8 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mux12~0_combout ),
	.datab(\b2v_inst34|seg_temp8[0]~1_combout ),
	.datac(\b2v_inst34|seg_temp8 [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[3] .lut_mask = "7474";
defparam \b2v_inst34|seg_temp8[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \b2v_inst34|seg_temp4[3]~6 (
// Equation(s):
// \b2v_inst34|seg_temp4[3]~6_combout  = (\b2v_inst34|C.01110_5688~combout  & (\b2v_inst14|WideOr3~0_combout  & ((\b2v_inst30|always5~0_combout )))) # (!\b2v_inst34|C.01110_5688~combout  & ((\b2v_inst34|numb_temp~5_combout ) # ((\b2v_inst14|WideOr3~0_combout 
//  & \b2v_inst30|always5~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01110_5688~combout ),
	.datab(\b2v_inst14|WideOr3~0_combout ),
	.datac(\b2v_inst34|numb_temp~5_combout ),
	.datad(\b2v_inst30|always5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp4[3]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp4[3]~6 .lut_mask = "dc50";
defparam \b2v_inst34|seg_temp4[3]~6 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp4[3]~6 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp4[3]~6 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp4[3]~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp4[3]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \b2v_inst34|seg_temp6[3] (
// Equation(s):
// \b2v_inst34|seg_temp6 [3] = (\b2v_inst34|seg_temp6[0]~0_combout  & (((\b2v_inst34|seg_temp4[3]~6_combout )))) # (!\b2v_inst34|seg_temp6[0]~0_combout  & (((\b2v_inst34|seg_temp6 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp6[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp6 [3]),
	.datad(\b2v_inst34|seg_temp4[3]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp6 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp6[3] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp6[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp6[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp6[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp6[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp6[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \b2v_inst34|seg_temp2[3] (
// Equation(s):
// \b2v_inst34|seg_temp2 [3] = ((\b2v_inst34|seg_temp2[0]~0_combout  & ((\b2v_inst34|seg_temp4[3]~6_combout ))) # (!\b2v_inst34|seg_temp2[0]~0_combout  & (\b2v_inst34|seg_temp2 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp2 [3]),
	.datac(\b2v_inst34|seg_temp2[0]~0_combout ),
	.datad(\b2v_inst34|seg_temp4[3]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[3] .lut_mask = "fc0c";
defparam \b2v_inst34|seg_temp2[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \b2v_inst34|Selector181~3 (
// Equation(s):
// \b2v_inst34|Selector181~3_combout  = ((\b2v_inst14|cur_state.0000_3092~combout  & (\b2v_inst34|seg_temp6 [3])) # (!\b2v_inst14|cur_state.0000_3092~combout  & ((\b2v_inst34|seg_temp2 [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0000_3092~combout ),
	.datac(\b2v_inst34|seg_temp6 [3]),
	.datad(\b2v_inst34|seg_temp2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector181~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector181~3 .lut_mask = "f3c0";
defparam \b2v_inst34|Selector181~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector181~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector181~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector181~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector181~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxii_lcell \b2v_inst34|Selector181~4 (
// Equation(s):
// \b2v_inst34|Selector181~4_combout  = ((\b2v_inst34|Selector184~2_combout  & (\b2v_inst34|seg_temp8 [3])) # (!\b2v_inst34|Selector184~2_combout  & ((\b2v_inst34|Selector181~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp8 [3]),
	.datac(\b2v_inst34|Selector184~2_combout ),
	.datad(\b2v_inst34|Selector181~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector181~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector181~4 .lut_mask = "cfc0";
defparam \b2v_inst34|Selector181~4 .operation_mode = "normal";
defparam \b2v_inst34|Selector181~4 .output_mode = "comb_only";
defparam \b2v_inst34|Selector181~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector181~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector181~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxii_lcell \b2v_inst34|seg_temp7[3] (
// Equation(s):
// \b2v_inst34|seg_temp7 [3] = (\b2v_inst34|seg_temp7[0]~0_combout  & (((\b2v_inst34|nums_temp~16_combout )))) # (!\b2v_inst34|seg_temp7[0]~0_combout  & (((\b2v_inst34|seg_temp7 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp7[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp7 [3]),
	.datad(\b2v_inst34|nums_temp~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp7 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp7[3] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp7[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp7[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp7[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp7[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp7[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \b2v_inst34|seg_temp3[3]~3 (
// Equation(s):
// \b2v_inst34|seg_temp3[3]~3_combout  = (\b2v_inst14|WideOr3~0_combout  & ((\b2v_inst30|always5~0_combout ) # ((!\b2v_inst34|C.00010_5832~combout  & !\b2v_inst34|C.00101_5796~combout )))) # (!\b2v_inst14|WideOr3~0_combout  & 
// (!\b2v_inst34|C.00010_5832~combout  & (!\b2v_inst34|C.00101_5796~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr3~0_combout ),
	.datab(\b2v_inst34|C.00010_5832~combout ),
	.datac(\b2v_inst34|C.00101_5796~combout ),
	.datad(\b2v_inst30|always5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp3[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp3[3]~3 .lut_mask = "ab03";
defparam \b2v_inst34|seg_temp3[3]~3 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp3[3]~3 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp3[3]~3 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp3[3]~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp3[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \b2v_inst34|seg_temp1[3] (
// Equation(s):
// \b2v_inst34|seg_temp1 [3] = ((\b2v_inst34|seg_temp1[0]~0_combout  & ((\b2v_inst34|seg_temp3[3]~3_combout ))) # (!\b2v_inst34|seg_temp1[0]~0_combout  & (\b2v_inst34|seg_temp1 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp1[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp1 [3]),
	.datad(\b2v_inst34|seg_temp3[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[3] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp1[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxii_lcell \b2v_inst34|seg_temp5[3] (
// Equation(s):
// \b2v_inst34|seg_temp5 [3] = ((\b2v_inst34|seg_temp5[0]~0_combout  & ((\b2v_inst34|seg_temp3[3]~3_combout ))) # (!\b2v_inst34|seg_temp5[0]~0_combout  & (\b2v_inst34|seg_temp5 [3])))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp5 [3]),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp3[3]~3_combout ),
	.datad(\b2v_inst34|seg_temp5[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp5 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp5[3] .lut_mask = "f0aa";
defparam \b2v_inst34|seg_temp5[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp5[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp5[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp5[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp5[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxii_lcell \b2v_inst34|Selector181~0 (
// Equation(s):
// \b2v_inst34|Selector181~0_combout  = (\b2v_inst14|cur_state.0000_3092~combout  & (((\b2v_inst34|seg_temp5 [3])))) # (!\b2v_inst14|cur_state.0000_3092~combout  & (((\b2v_inst34|seg_temp1 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0000_3092~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp1 [3]),
	.datad(\b2v_inst34|seg_temp5 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector181~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector181~0 .lut_mask = "fa50";
defparam \b2v_inst34|Selector181~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector181~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector181~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector181~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector181~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxii_lcell \b2v_inst34|Selector181~1 (
// Equation(s):
// \b2v_inst34|Selector181~1_combout  = ((\b2v_inst34|Selector184~2_combout  & (\b2v_inst34|seg_temp7 [3])) # (!\b2v_inst34|Selector184~2_combout  & ((\b2v_inst34|Selector181~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Selector184~2_combout ),
	.datac(\b2v_inst34|seg_temp7 [3]),
	.datad(\b2v_inst34|Selector181~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector181~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector181~1 .lut_mask = "f3c0";
defparam \b2v_inst34|Selector181~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector181~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector181~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector181~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector181~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N7
maxii_lcell \b2v_inst34|Selector46~0 (
// Equation(s):
// \b2v_inst34|Selector46~0_combout  = (\b2v_inst34|p2.count.101_5421~combout ) # ((\b2v_inst34|p2.count.111_5407~combout  & ((\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ) # 
// (!\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(\b2v_inst34|p2.count.101_5421~combout ),
	.datad(\b2v_inst34|p2.count.111_5407~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector46~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector46~0 .lut_mask = "fbf0";
defparam \b2v_inst34|Selector46~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector46~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector46~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector46~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector46~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N8
maxii_lcell \b2v_inst34|Selector46~1 (
// Equation(s):
// \b2v_inst34|Selector46~1_combout  = (\b2v_inst34|Selector46~0_combout ) # ((\b2v_inst34|p2.count.011_5435~combout  & ((\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ) # 
// (!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\b2v_inst34|p2.count.011_5435~combout ),
	.datac(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Selector46~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector46~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector46~1 .lut_mask = "ff8c";
defparam \b2v_inst34|Selector46~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector46~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector46~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector46~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector46~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N0
maxii_lcell \b2v_inst34|seg_tempna[3] (
// Equation(s):
// \b2v_inst34|seg_tempna [3] = ((\b2v_inst34|seg_tempna[0]~0_combout  & ((\b2v_inst34|Selector46~1_combout ))) # (!\b2v_inst34|seg_tempna[0]~0_combout  & (\b2v_inst34|seg_tempna [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_tempna[0]~0_combout ),
	.datac(\b2v_inst34|seg_tempna [3]),
	.datad(\b2v_inst34|Selector46~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempna [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempna[3] .lut_mask = "fc30";
defparam \b2v_inst34|seg_tempna[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempna[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempna[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempna[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempna[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N1
maxii_lcell \b2v_inst34|Mux18~0 (
// Equation(s):
// \b2v_inst34|Mux18~0_combout  = (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6_combout  & ((\b2v_inst14|cnt_u2 [0] & (\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout  $ 
// (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ))) # (!\b2v_inst14|cnt_u2 [0] & (\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout  & !\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [0]),
	.datab(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux18~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux18~0 .lut_mask = "0806";
defparam \b2v_inst34|Mux18~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux18~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux18~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux18~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux18~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxii_lcell \b2v_inst34|Mux56~0 (
// Equation(s):
// \b2v_inst34|Mux56~0_combout  = (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6_combout  & ((\b2v_inst14|cnt_u1 [0] & (\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout  $ 
// (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ))) # (!\b2v_inst14|cnt_u1 [0] & (\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout  & !\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [0]),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux56~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux56~0 .lut_mask = "0806";
defparam \b2v_inst34|Mux56~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux56~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux56~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux56~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux56~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N6
maxii_lcell \b2v_inst34|Selector39~0 (
// Equation(s):
// \b2v_inst34|Selector39~0_combout  = (((\b2v_inst34|p2.count.110_5414~combout  & !\b2v_inst34|Mux56~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|p2.count.110_5414~combout ),
	.datad(\b2v_inst34|Mux56~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector39~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector39~0 .lut_mask = "00f0";
defparam \b2v_inst34|Selector39~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector39~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector39~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector39~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector39~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N7
maxii_lcell \b2v_inst34|Selector39~1 (
// Equation(s):
// \b2v_inst34|Selector39~1_combout  = (\b2v_inst34|p2.count.100_5428~combout ) # ((\b2v_inst34|Selector39~0_combout ) # ((\b2v_inst34|p2.count.010_5442~combout  & !\b2v_inst34|Mux18~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.010_5442~combout ),
	.datab(\b2v_inst34|Mux18~0_combout ),
	.datac(\b2v_inst34|p2.count.100_5428~combout ),
	.datad(\b2v_inst34|Selector39~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector39~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector39~1 .lut_mask = "fff2";
defparam \b2v_inst34|Selector39~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector39~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector39~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector39~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector39~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N8
maxii_lcell \b2v_inst34|seg_tempnb[3] (
// Equation(s):
// \b2v_inst34|seg_tempnb [3] = ((\b2v_inst34|seg_tempnb[0]~2_combout  & ((\b2v_inst34|Selector39~1_combout ))) # (!\b2v_inst34|seg_tempnb[0]~2_combout  & (\b2v_inst34|seg_tempnb [3])))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempnb [3]),
	.datab(vcc),
	.datac(\b2v_inst34|Selector39~1_combout ),
	.datad(\b2v_inst34|seg_tempnb[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[3] .lut_mask = "f0aa";
defparam \b2v_inst34|seg_tempnb[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxii_lcell \b2v_inst34|Selector181~2 (
// Equation(s):
// \b2v_inst34|Selector181~2_combout  = (\b2v_inst34|Selector184~0_combout  & (((\b2v_inst34|Selector184~1_combout )))) # (!\b2v_inst34|Selector184~0_combout  & ((\b2v_inst34|Selector184~1_combout  & (\b2v_inst34|seg_tempna [3])) # 
// (!\b2v_inst34|Selector184~1_combout  & ((\b2v_inst34|seg_tempnb [3])))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempna [3]),
	.datab(\b2v_inst34|Selector184~0_combout ),
	.datac(\b2v_inst34|seg_tempnb [3]),
	.datad(\b2v_inst34|Selector184~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector181~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector181~2 .lut_mask = "ee30";
defparam \b2v_inst34|Selector181~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector181~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector181~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector181~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector181~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxii_lcell \b2v_inst34|Selector181~5 (
// Equation(s):
// \b2v_inst34|Selector181~5_combout  = (\b2v_inst34|Selector184~0_combout  & ((\b2v_inst34|Selector181~2_combout  & (\b2v_inst34|Selector181~4_combout )) # (!\b2v_inst34|Selector181~2_combout  & ((\b2v_inst34|Selector181~1_combout ))))) # 
// (!\b2v_inst34|Selector184~0_combout  & (((\b2v_inst34|Selector181~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector181~4_combout ),
	.datab(\b2v_inst34|Selector181~1_combout ),
	.datac(\b2v_inst34|Selector184~0_combout ),
	.datad(\b2v_inst34|Selector181~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector181~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector181~5 .lut_mask = "afc0";
defparam \b2v_inst34|Selector181~5 .operation_mode = "normal";
defparam \b2v_inst34|Selector181~5 .output_mode = "comb_only";
defparam \b2v_inst34|Selector181~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector181~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector181~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxii_lcell \b2v_inst34|seg[3] (
// Equation(s):
// \b2v_inst34|seg [3] = ((\b2v_inst34|seg[6]~0_combout  & (\b2v_inst34|seg [3])) # (!\b2v_inst34|seg[6]~0_combout  & ((\b2v_inst34|Selector181~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg[6]~0_combout ),
	.datac(\b2v_inst34|seg [3]),
	.datad(\b2v_inst34|Selector181~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg[3] .lut_mask = "f3c0";
defparam \b2v_inst34|seg[3] .operation_mode = "normal";
defparam \b2v_inst34|seg[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N6
maxii_lcell \b2v_inst34|Selector45~0 (
// Equation(s):
// \b2v_inst34|Selector45~0_combout  = (\b2v_inst34|p2.count.101_5421~combout ) # ((\b2v_inst34|p2.count.111_5407~combout  & ((\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ) # 
// (!\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.111_5407~combout ),
	.datab(\b2v_inst34|p2.count.101_5421~combout ),
	.datac(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector45~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector45~0 .lut_mask = "eece";
defparam \b2v_inst34|Selector45~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector45~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector45~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector45~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector45~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N7
maxii_lcell \b2v_inst34|Selector45~1 (
// Equation(s):
// \b2v_inst34|Selector45~1_combout  = (\b2v_inst34|Selector45~0_combout ) # ((\b2v_inst34|p2.count.011_5435~combout  & ((\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ) # 
// (!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\b2v_inst34|p2.count.011_5435~combout ),
	.datac(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Selector45~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector45~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector45~1 .lut_mask = "ffc4";
defparam \b2v_inst34|Selector45~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector45~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector45~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector45~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector45~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N2
maxii_lcell \b2v_inst34|seg_tempna[4] (
// Equation(s):
// \b2v_inst34|seg_tempna [4] = ((\b2v_inst34|seg_tempna[0]~0_combout  & (\b2v_inst34|Selector45~1_combout )) # (!\b2v_inst34|seg_tempna[0]~0_combout  & ((\b2v_inst34|seg_tempna [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Selector45~1_combout ),
	.datac(\b2v_inst34|seg_tempna[0]~0_combout ),
	.datad(\b2v_inst34|seg_tempna [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempna [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempna[4] .lut_mask = "cfc0";
defparam \b2v_inst34|seg_tempna[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempna[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempna[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempna[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempna[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N9
maxii_lcell \b2v_inst34|Selector38~1 (
// Equation(s):
// \b2v_inst34|Selector38~1_combout  = (\b2v_inst14|cnt_u1 [0]) # (((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout ) # (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [0]),
	.datab(vcc),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector38~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector38~1 .lut_mask = "faff";
defparam \b2v_inst34|Selector38~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector38~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector38~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector38~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector38~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N4
maxii_lcell \b2v_inst34|Selector38~0 (
// Equation(s):
// \b2v_inst34|Selector38~0_combout  = (\b2v_inst34|p2.count.010_5442~combout  & ((\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout ) # ((\b2v_inst14|cnt_u2 [0]) # (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datab(\b2v_inst14|cnt_u2 [0]),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\b2v_inst34|p2.count.010_5442~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector38~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector38~0 .lut_mask = "ef00";
defparam \b2v_inst34|Selector38~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector38~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector38~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector38~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector38~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxii_lcell \b2v_inst34|Selector38~2 (
// Equation(s):
// \b2v_inst34|Selector38~2_combout  = (\b2v_inst34|p2.count.100_5428~combout ) # ((\b2v_inst34|Selector38~0_combout ) # ((\b2v_inst34|p2.count.110_5414~combout  & \b2v_inst34|Selector38~1_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.110_5414~combout ),
	.datab(\b2v_inst34|Selector38~1_combout ),
	.datac(\b2v_inst34|p2.count.100_5428~combout ),
	.datad(\b2v_inst34|Selector38~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector38~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector38~2 .lut_mask = "fff8";
defparam \b2v_inst34|Selector38~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector38~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector38~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector38~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector38~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N6
maxii_lcell \b2v_inst34|seg_tempnb[4] (
// Equation(s):
// \b2v_inst34|seg_tempnb [4] = (\b2v_inst34|seg_tempnb[0]~2_combout  & (((\b2v_inst34|Selector38~2_combout )))) # (!\b2v_inst34|seg_tempnb[0]~2_combout  & (((\b2v_inst34|seg_tempnb [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempnb[0]~2_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_tempnb [4]),
	.datad(\b2v_inst34|Selector38~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[4] .lut_mask = "fa50";
defparam \b2v_inst34|seg_tempnb[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \b2v_inst34|seg_temp7[4] (
// Equation(s):
// \b2v_inst34|seg_temp7 [4] = ((\b2v_inst34|seg_temp7[0]~0_combout  & (!\b2v_inst34|Decoder2~43_combout )) # (!\b2v_inst34|seg_temp7[0]~0_combout  & ((\b2v_inst34|seg_temp7 [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp7[0]~0_combout ),
	.datac(\b2v_inst34|Decoder2~43_combout ),
	.datad(\b2v_inst34|seg_temp7 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp7 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp7[4] .lut_mask = "3f0c";
defparam \b2v_inst34|seg_temp7[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp7[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp7[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp7[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp7[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \b2v_inst34|seg_temp3[4]~4 (
// Equation(s):
// \b2v_inst34|seg_temp3[4]~4_combout  = (((\b2v_inst14|WideOr3~0_combout  & \b2v_inst30|always5~0_combout )) # (!\b2v_inst34|C.00011_5820~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|WideOr3~0_combout ),
	.datac(\b2v_inst34|C.00011_5820~combout ),
	.datad(\b2v_inst30|always5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp3[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp3[4]~4 .lut_mask = "cf0f";
defparam \b2v_inst34|seg_temp3[4]~4 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp3[4]~4 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp3[4]~4 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp3[4]~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp3[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \b2v_inst34|seg_temp1[4] (
// Equation(s):
// \b2v_inst34|seg_temp1 [4] = ((\b2v_inst34|seg_temp1[0]~0_combout  & ((\b2v_inst34|seg_temp3[4]~4_combout ))) # (!\b2v_inst34|seg_temp1[0]~0_combout  & (\b2v_inst34|seg_temp1 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp1[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp1 [4]),
	.datad(\b2v_inst34|seg_temp3[4]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[4] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp1[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \b2v_inst34|seg_temp5[4] (
// Equation(s):
// \b2v_inst34|seg_temp5 [4] = ((\b2v_inst34|seg_temp5[0]~0_combout  & ((\b2v_inst34|seg_temp3[4]~4_combout ))) # (!\b2v_inst34|seg_temp5[0]~0_combout  & (\b2v_inst34|seg_temp5 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp5 [4]),
	.datac(\b2v_inst34|seg_temp5[0]~0_combout ),
	.datad(\b2v_inst34|seg_temp3[4]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp5 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp5[4] .lut_mask = "fc0c";
defparam \b2v_inst34|seg_temp5[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp5[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp5[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp5[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp5[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \b2v_inst34|Selector182~0 (
// Equation(s):
// \b2v_inst34|Selector182~0_combout  = ((\b2v_inst14|cur_state.0000_3092~combout  & ((\b2v_inst34|seg_temp5 [4]))) # (!\b2v_inst14|cur_state.0000_3092~combout  & (\b2v_inst34|seg_temp1 [4])))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp1 [4]),
	.datab(vcc),
	.datac(\b2v_inst14|cur_state.0000_3092~combout ),
	.datad(\b2v_inst34|seg_temp5 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector182~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector182~0 .lut_mask = "fa0a";
defparam \b2v_inst34|Selector182~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector182~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector182~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector182~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector182~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \b2v_inst34|Selector182~1 (
// Equation(s):
// \b2v_inst34|Selector182~1_combout  = ((\b2v_inst34|Selector184~2_combout  & (\b2v_inst34|seg_temp7 [4])) # (!\b2v_inst34|Selector184~2_combout  & ((\b2v_inst34|Selector182~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Selector184~2_combout ),
	.datac(\b2v_inst34|seg_temp7 [4]),
	.datad(\b2v_inst34|Selector182~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector182~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector182~1 .lut_mask = "f3c0";
defparam \b2v_inst34|Selector182~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector182~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector182~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector182~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector182~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \b2v_inst34|Selector182~2 (
// Equation(s):
// \b2v_inst34|Selector182~2_combout  = (\b2v_inst34|Selector184~1_combout  & (((\b2v_inst34|Selector184~0_combout )))) # (!\b2v_inst34|Selector184~1_combout  & ((\b2v_inst34|Selector184~0_combout  & ((\b2v_inst34|Selector182~1_combout ))) # 
// (!\b2v_inst34|Selector184~0_combout  & (\b2v_inst34|seg_tempnb [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempnb [4]),
	.datab(\b2v_inst34|Selector184~1_combout ),
	.datac(\b2v_inst34|Selector184~0_combout ),
	.datad(\b2v_inst34|Selector182~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector182~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector182~2 .lut_mask = "f2c2";
defparam \b2v_inst34|Selector182~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector182~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector182~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector182~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector182~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \b2v_inst34|seg_temp8[4] (
// Equation(s):
// \b2v_inst34|seg_temp8 [4] = ((\b2v_inst34|seg_temp8[0]~1_combout  & (!\b2v_inst34|Mux11~0_combout )) # (!\b2v_inst34|seg_temp8[0]~1_combout  & ((\b2v_inst34|seg_temp8 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mux11~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp8[0]~1_combout ),
	.datad(\b2v_inst34|seg_temp8 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[4] .lut_mask = "5f50";
defparam \b2v_inst34|seg_temp8[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \b2v_inst34|seg_temp4[4]~7 (
// Equation(s):
// \b2v_inst34|seg_temp4[4]~7_combout  = (((\b2v_inst30|always5~0_combout  & \b2v_inst14|WideOr3~0_combout )) # (!\b2v_inst34|C.01001_5748~combout ))

	.clk(gnd),
	.dataa(\b2v_inst30|always5~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst14|WideOr3~0_combout ),
	.datad(\b2v_inst34|C.01001_5748~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp4[4]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp4[4]~7 .lut_mask = "a0ff";
defparam \b2v_inst34|seg_temp4[4]~7 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp4[4]~7 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp4[4]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp4[4]~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp4[4]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \b2v_inst34|seg_temp2[4] (
// Equation(s):
// \b2v_inst34|seg_temp2 [4] = ((\b2v_inst34|seg_temp2[0]~0_combout  & ((\b2v_inst34|seg_temp4[4]~7_combout ))) # (!\b2v_inst34|seg_temp2[0]~0_combout  & (\b2v_inst34|seg_temp2 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp2[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp2 [4]),
	.datad(\b2v_inst34|seg_temp4[4]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[4] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp2[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \b2v_inst34|seg_temp6[4] (
// Equation(s):
// \b2v_inst34|seg_temp6 [4] = (\b2v_inst34|seg_temp6[0]~0_combout  & (((\b2v_inst34|seg_temp4[4]~7_combout )))) # (!\b2v_inst34|seg_temp6[0]~0_combout  & (\b2v_inst34|seg_temp6 [4]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp6[0]~0_combout ),
	.datab(\b2v_inst34|seg_temp6 [4]),
	.datac(\b2v_inst34|seg_temp4[4]~7_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp6 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp6[4] .lut_mask = "e4e4";
defparam \b2v_inst34|seg_temp6[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp6[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp6[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp6[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp6[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \b2v_inst34|Selector182~3 (
// Equation(s):
// \b2v_inst34|Selector182~3_combout  = ((\b2v_inst14|cur_state.0000_3092~combout  & ((\b2v_inst34|seg_temp6 [4]))) # (!\b2v_inst14|cur_state.0000_3092~combout  & (\b2v_inst34|seg_temp2 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp2 [4]),
	.datac(\b2v_inst14|cur_state.0000_3092~combout ),
	.datad(\b2v_inst34|seg_temp6 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector182~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector182~3 .lut_mask = "fc0c";
defparam \b2v_inst34|Selector182~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector182~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector182~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector182~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector182~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \b2v_inst34|Selector182~4 (
// Equation(s):
// \b2v_inst34|Selector182~4_combout  = (\b2v_inst34|Selector184~2_combout  & (\b2v_inst34|seg_temp8 [4])) # (!\b2v_inst34|Selector184~2_combout  & (((\b2v_inst34|Selector182~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector184~2_combout ),
	.datab(\b2v_inst34|seg_temp8 [4]),
	.datac(vcc),
	.datad(\b2v_inst34|Selector182~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector182~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector182~4 .lut_mask = "dd88";
defparam \b2v_inst34|Selector182~4 .operation_mode = "normal";
defparam \b2v_inst34|Selector182~4 .output_mode = "comb_only";
defparam \b2v_inst34|Selector182~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector182~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector182~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \b2v_inst34|Selector182~5 (
// Equation(s):
// \b2v_inst34|Selector182~5_combout  = (\b2v_inst34|Selector184~1_combout  & ((\b2v_inst34|Selector182~2_combout  & ((\b2v_inst34|Selector182~4_combout ))) # (!\b2v_inst34|Selector182~2_combout  & (\b2v_inst34|seg_tempna [4])))) # 
// (!\b2v_inst34|Selector184~1_combout  & (((\b2v_inst34|Selector182~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempna [4]),
	.datab(\b2v_inst34|Selector184~1_combout ),
	.datac(\b2v_inst34|Selector182~2_combout ),
	.datad(\b2v_inst34|Selector182~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector182~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector182~5 .lut_mask = "f838";
defparam \b2v_inst34|Selector182~5 .operation_mode = "normal";
defparam \b2v_inst34|Selector182~5 .output_mode = "comb_only";
defparam \b2v_inst34|Selector182~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector182~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector182~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \b2v_inst34|seg[4] (
// Equation(s):
// \b2v_inst34|seg [4] = ((\b2v_inst34|seg[6]~0_combout  & ((\b2v_inst34|seg [4]))) # (!\b2v_inst34|seg[6]~0_combout  & (\b2v_inst34|Selector182~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg[6]~0_combout ),
	.datac(\b2v_inst34|Selector182~5_combout ),
	.datad(\b2v_inst34|seg [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg[4] .lut_mask = "fc30";
defparam \b2v_inst34|seg[4] .operation_mode = "normal";
defparam \b2v_inst34|seg[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \b2v_inst34|seg_temp8[5] (
// Equation(s):
// \b2v_inst34|seg_temp8 [5] = (\b2v_inst34|seg_temp8[0]~1_combout  & (((!\b2v_inst34|Mux10~0_combout )))) # (!\b2v_inst34|seg_temp8[0]~1_combout  & (((\b2v_inst34|seg_temp8 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp8[0]~1_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp8 [5]),
	.datad(\b2v_inst34|Mux10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[5] .lut_mask = "50fa";
defparam \b2v_inst34|seg_temp8[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \b2v_inst34|seg_temp7[5] (
// Equation(s):
// \b2v_inst34|seg_temp7 [5] = ((\b2v_inst34|seg_temp7[0]~0_combout  & (!\b2v_inst34|WideOr23~9_combout )) # (!\b2v_inst34|seg_temp7[0]~0_combout  & ((\b2v_inst34|seg_temp7 [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp7[0]~0_combout ),
	.datac(\b2v_inst34|WideOr23~9_combout ),
	.datad(\b2v_inst34|seg_temp7 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp7 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp7[5] .lut_mask = "3f0c";
defparam \b2v_inst34|seg_temp7[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp7[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp7[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp7[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp7[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N4
maxii_lcell \b2v_inst34|seg_tempna[5] (
// Equation(s):
// \b2v_inst34|seg_tempna [5] = ((\b2v_inst34|seg_tempna[0]~0_combout  & ((\b2v_inst34|WideOr32~0_combout ))) # (!\b2v_inst34|seg_tempna[0]~0_combout  & (\b2v_inst34|seg_tempna [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_tempna[0]~0_combout ),
	.datac(\b2v_inst34|seg_tempna [5]),
	.datad(\b2v_inst34|WideOr32~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempna [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempna[5] .lut_mask = "fc30";
defparam \b2v_inst34|seg_tempna[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempna[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempna[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempna[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempna[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N5
maxii_lcell \b2v_inst34|Selector37~1 (
// Equation(s):
// \b2v_inst34|Selector37~1_combout  = ((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout  $ (!\b2v_inst14|cnt_u1 [0])) # (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datac(\b2v_inst14|cnt_u1 [0]),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector37~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector37~1 .lut_mask = "c3ff";
defparam \b2v_inst34|Selector37~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector37~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector37~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector37~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector37~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N9
maxii_lcell \b2v_inst34|Selector37~0 (
// Equation(s):
// \b2v_inst34|Selector37~0_combout  = (\b2v_inst34|p2.count.010_5442~combout  & ((\b2v_inst14|cnt_u2 [0] $ (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout )) # (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout 
// )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datab(\b2v_inst14|cnt_u2 [0]),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\b2v_inst34|p2.count.010_5442~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector37~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector37~0 .lut_mask = "d700";
defparam \b2v_inst34|Selector37~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector37~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector37~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector37~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector37~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N2
maxii_lcell \b2v_inst34|Selector37~2 (
// Equation(s):
// \b2v_inst34|Selector37~2_combout  = (\b2v_inst34|p2.count.100_5428~combout ) # ((\b2v_inst34|Selector37~0_combout ) # ((\b2v_inst34|Selector37~1_combout  & \b2v_inst34|p2.count.110_5414~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector37~1_combout ),
	.datab(\b2v_inst34|p2.count.110_5414~combout ),
	.datac(\b2v_inst34|p2.count.100_5428~combout ),
	.datad(\b2v_inst34|Selector37~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector37~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector37~2 .lut_mask = "fff8";
defparam \b2v_inst34|Selector37~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector37~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector37~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector37~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector37~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N1
maxii_lcell \b2v_inst34|seg_tempnb[5] (
// Equation(s):
// \b2v_inst34|seg_tempnb [5] = ((\b2v_inst34|seg_tempnb[0]~2_combout  & ((\b2v_inst34|Selector37~2_combout ))) # (!\b2v_inst34|seg_tempnb[0]~2_combout  & (\b2v_inst34|seg_tempnb [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_tempnb [5]),
	.datac(\b2v_inst34|Selector37~2_combout ),
	.datad(\b2v_inst34|seg_tempnb[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[5] .lut_mask = "f0cc";
defparam \b2v_inst34|seg_tempnb[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N2
maxii_lcell \b2v_inst34|Selector183~0 (
// Equation(s):
// \b2v_inst34|Selector183~0_combout  = (\b2v_inst34|Selector184~1_combout  & ((\b2v_inst34|seg_tempna [5]) # ((\b2v_inst34|Selector184~0_combout )))) # (!\b2v_inst34|Selector184~1_combout  & (((\b2v_inst34|seg_tempnb [5] & !\b2v_inst34|Selector184~0_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempna [5]),
	.datab(\b2v_inst34|seg_tempnb [5]),
	.datac(\b2v_inst34|Selector184~1_combout ),
	.datad(\b2v_inst34|Selector184~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector183~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector183~0 .lut_mask = "f0ac";
defparam \b2v_inst34|Selector183~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector183~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector183~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector183~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector183~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N8
maxii_lcell \b2v_inst34|Selector183~3 (
// Equation(s):
// \b2v_inst34|Selector183~3_combout  = (\b2v_inst34|Selector184~0_combout  & ((\b2v_inst34|Selector183~0_combout  & (\b2v_inst34|seg_temp8 [5])) # (!\b2v_inst34|Selector183~0_combout  & ((\b2v_inst34|seg_temp7 [5]))))) # (!\b2v_inst34|Selector184~0_combout  
// & (((\b2v_inst34|Selector183~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp8 [5]),
	.datab(\b2v_inst34|seg_temp7 [5]),
	.datac(\b2v_inst34|Selector184~0_combout ),
	.datad(\b2v_inst34|Selector183~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector183~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector183~3 .lut_mask = "afc0";
defparam \b2v_inst34|Selector183~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector183~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector183~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector183~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector183~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \b2v_inst34|seg_temp3[5]~5 (
// Equation(s):
// \b2v_inst34|seg_temp3[5]~5_combout  = (((\b2v_inst14|WideOr3~0_combout  & \b2v_inst30|always5~0_combout )) # (!\b2v_inst34|C.00110_5784~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|WideOr3~0_combout ),
	.datac(\b2v_inst34|C.00110_5784~combout ),
	.datad(\b2v_inst30|always5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp3[5]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp3[5]~5 .lut_mask = "cf0f";
defparam \b2v_inst34|seg_temp3[5]~5 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp3[5]~5 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp3[5]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp3[5]~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp3[5]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxii_lcell \b2v_inst34|seg_temp5[5] (
// Equation(s):
// \b2v_inst34|seg_temp5 [5] = (\b2v_inst34|seg_temp5[0]~0_combout  & (((\b2v_inst34|seg_temp3[5]~5_combout )))) # (!\b2v_inst34|seg_temp5[0]~0_combout  & (((\b2v_inst34|seg_temp5 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp5[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp5 [5]),
	.datad(\b2v_inst34|seg_temp3[5]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp5 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp5[5] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp5[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp5[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp5[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp5[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp5[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxii_lcell \b2v_inst34|seg_temp1[5] (
// Equation(s):
// \b2v_inst34|seg_temp1 [5] = ((\b2v_inst34|seg_temp1[0]~0_combout  & ((\b2v_inst34|seg_temp3[5]~5_combout ))) # (!\b2v_inst34|seg_temp1[0]~0_combout  & (\b2v_inst34|seg_temp1 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp1 [5]),
	.datac(\b2v_inst34|seg_temp1[0]~0_combout ),
	.datad(\b2v_inst34|seg_temp3[5]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[5] .lut_mask = "fc0c";
defparam \b2v_inst34|seg_temp1[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N9
maxii_lcell \b2v_inst34|seg_temp4[5]~8 (
// Equation(s):
// \b2v_inst34|seg_temp4[5]~8_combout  = (\b2v_inst14|WideOr3~0_combout  & ((\b2v_inst30|always5~0_combout ) # ((!\b2v_inst34|C.01100_5712~combout  & !\b2v_inst34|C.01101_5700~combout )))) # (!\b2v_inst14|WideOr3~0_combout  & 
// (!\b2v_inst34|C.01100_5712~combout  & ((!\b2v_inst34|C.01101_5700~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr3~0_combout ),
	.datab(\b2v_inst34|C.01100_5712~combout ),
	.datac(\b2v_inst30|always5~0_combout ),
	.datad(\b2v_inst34|C.01101_5700~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp4[5]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp4[5]~8 .lut_mask = "a0b3";
defparam \b2v_inst34|seg_temp4[5]~8 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp4[5]~8 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp4[5]~8 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp4[5]~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp4[5]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N0
maxii_lcell \b2v_inst34|seg_temp2[5] (
// Equation(s):
// \b2v_inst34|seg_temp2 [5] = ((\b2v_inst34|seg_temp2[0]~0_combout  & ((\b2v_inst34|seg_temp4[5]~8_combout ))) # (!\b2v_inst34|seg_temp2[0]~0_combout  & (\b2v_inst34|seg_temp2 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp2[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp2 [5]),
	.datad(\b2v_inst34|seg_temp4[5]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[5] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp2[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N7
maxii_lcell \b2v_inst34|seg_temp6[5] (
// Equation(s):
// \b2v_inst34|seg_temp6 [5] = ((\b2v_inst34|seg_temp6[0]~0_combout  & ((\b2v_inst34|seg_temp4[5]~8_combout ))) # (!\b2v_inst34|seg_temp6[0]~0_combout  & (\b2v_inst34|seg_temp6 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp6[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp6 [5]),
	.datad(\b2v_inst34|seg_temp4[5]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp6 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp6[5] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp6[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp6[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp6[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp6[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp6[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N3
maxii_lcell \b2v_inst34|Selector183~1 (
// Equation(s):
// \b2v_inst34|Selector183~1_combout  = (\b2v_inst14|cur_state.0000_3092~combout  & (((\b2v_inst34|seg_temp6 [5]) # (!\b2v_inst34|Selector183~0_combout )))) # (!\b2v_inst14|cur_state.0000_3092~combout  & (\b2v_inst34|seg_temp2 [5] & 
// ((\b2v_inst34|Selector183~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0000_3092~combout ),
	.datab(\b2v_inst34|seg_temp2 [5]),
	.datac(\b2v_inst34|seg_temp6 [5]),
	.datad(\b2v_inst34|Selector183~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector183~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector183~1 .lut_mask = "e4aa";
defparam \b2v_inst34|Selector183~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector183~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector183~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector183~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector183~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N4
maxii_lcell \b2v_inst34|Selector183~2 (
// Equation(s):
// \b2v_inst34|Selector183~2_combout  = (\b2v_inst34|Selector183~0_combout  & (((\b2v_inst34|Selector183~1_combout )))) # (!\b2v_inst34|Selector183~0_combout  & ((\b2v_inst34|Selector183~1_combout  & (\b2v_inst34|seg_temp5 [5])) # 
// (!\b2v_inst34|Selector183~1_combout  & ((\b2v_inst34|seg_temp1 [5])))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp5 [5]),
	.datab(\b2v_inst34|Selector183~0_combout ),
	.datac(\b2v_inst34|seg_temp1 [5]),
	.datad(\b2v_inst34|Selector183~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector183~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector183~2 .lut_mask = "ee30";
defparam \b2v_inst34|Selector183~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector183~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector183~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector183~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector183~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N5
maxii_lcell \b2v_inst34|Selector183~4 (
// Equation(s):
// \b2v_inst34|Selector183~4_combout  = (\b2v_inst34|Selector184~0_combout  & ((\b2v_inst34|Selector184~2_combout  & (\b2v_inst34|Selector183~3_combout )) # (!\b2v_inst34|Selector184~2_combout  & ((\b2v_inst34|Selector183~2_combout ))))) # 
// (!\b2v_inst34|Selector184~0_combout  & (\b2v_inst34|Selector183~3_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector183~3_combout ),
	.datab(\b2v_inst34|Selector184~0_combout ),
	.datac(\b2v_inst34|Selector184~2_combout ),
	.datad(\b2v_inst34|Selector183~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector183~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector183~4 .lut_mask = "aea2";
defparam \b2v_inst34|Selector183~4 .operation_mode = "normal";
defparam \b2v_inst34|Selector183~4 .output_mode = "comb_only";
defparam \b2v_inst34|Selector183~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector183~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector183~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N6
maxii_lcell \b2v_inst34|seg[5] (
// Equation(s):
// \b2v_inst34|seg [5] = (\b2v_inst34|seg[6]~0_combout  & (\b2v_inst34|seg [5])) # (!\b2v_inst34|seg[6]~0_combout  & (((\b2v_inst34|Selector183~4_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg [5]),
	.datab(\b2v_inst34|seg[6]~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|Selector183~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg[5] .lut_mask = "bb88";
defparam \b2v_inst34|seg[5] .operation_mode = "normal";
defparam \b2v_inst34|seg[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \b2v_inst34|seg_temp4[6]~9 (
// Equation(s):
// \b2v_inst34|seg_temp4[6]~9_combout  = (\b2v_inst14|WideOr3~0_combout  & ((\b2v_inst30|always5~0_combout ) # ((!\b2v_inst34|C.01011_5724~combout  & !\b2v_inst34|C.01000_5760~combout )))) # (!\b2v_inst14|WideOr3~0_combout  & 
// (!\b2v_inst34|C.01011_5724~combout  & (!\b2v_inst34|C.01000_5760~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr3~0_combout ),
	.datab(\b2v_inst34|C.01011_5724~combout ),
	.datac(\b2v_inst34|C.01000_5760~combout ),
	.datad(\b2v_inst30|always5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp4[6]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp4[6]~9 .lut_mask = "ab03";
defparam \b2v_inst34|seg_temp4[6]~9 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp4[6]~9 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp4[6]~9 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp4[6]~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp4[6]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \b2v_inst34|seg_temp6[6] (
// Equation(s):
// \b2v_inst34|seg_temp6 [6] = (\b2v_inst34|seg_temp6[0]~0_combout  & (((\b2v_inst34|seg_temp4[6]~9_combout )))) # (!\b2v_inst34|seg_temp6[0]~0_combout  & (((\b2v_inst34|seg_temp6 [6]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp6[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp6 [6]),
	.datad(\b2v_inst34|seg_temp4[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp6 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp6[6] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp6[6] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp6[6] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp6[6] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp6[6] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp6[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \b2v_inst34|seg_temp2[6] (
// Equation(s):
// \b2v_inst34|seg_temp2 [6] = (\b2v_inst34|seg_temp2[0]~0_combout  & (((\b2v_inst34|seg_temp4[6]~9_combout )))) # (!\b2v_inst34|seg_temp2[0]~0_combout  & (\b2v_inst34|seg_temp2 [6]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp2 [6]),
	.datab(\b2v_inst34|seg_temp2[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp4[6]~9_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[6] .lut_mask = "e2e2";
defparam \b2v_inst34|seg_temp2[6] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[6] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[6] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[6] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \b2v_inst34|Selector184~4 (
// Equation(s):
// \b2v_inst34|Selector184~4_combout  = ((\b2v_inst14|cur_state.0000_3092~combout  & (\b2v_inst34|seg_temp6 [6])) # (!\b2v_inst14|cur_state.0000_3092~combout  & ((\b2v_inst34|seg_temp2 [6]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0000_3092~combout ),
	.datac(\b2v_inst34|seg_temp6 [6]),
	.datad(\b2v_inst34|seg_temp2 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector184~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector184~4 .lut_mask = "f3c0";
defparam \b2v_inst34|Selector184~4 .operation_mode = "normal";
defparam \b2v_inst34|Selector184~4 .output_mode = "comb_only";
defparam \b2v_inst34|Selector184~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector184~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector184~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \b2v_inst34|Mux9~0 (
// Equation(s):
// \b2v_inst34|Mux9~0_combout  = (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout  & (\b2v_inst34|sel60 [0] $ 
// (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel60 [0]),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux9~0 .lut_mask = "0012";
defparam \b2v_inst34|Mux9~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux9~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux9~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux9~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \b2v_inst34|seg_temp8[6] (
// Equation(s):
// \b2v_inst34|seg_temp8 [6] = ((\b2v_inst34|seg_temp8[0]~1_combout  & ((!\b2v_inst34|Mux9~0_combout ))) # (!\b2v_inst34|seg_temp8[0]~1_combout  & (\b2v_inst34|seg_temp8 [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp8[0]~1_combout ),
	.datac(\b2v_inst34|seg_temp8 [6]),
	.datad(\b2v_inst34|Mux9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[6] .lut_mask = "30fc";
defparam \b2v_inst34|seg_temp8[6] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[6] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[6] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[6] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxii_lcell \b2v_inst34|Selector184~5 (
// Equation(s):
// \b2v_inst34|Selector184~5_combout  = ((\b2v_inst34|Selector184~2_combout  & ((\b2v_inst34|seg_temp8 [6]))) # (!\b2v_inst34|Selector184~2_combout  & (\b2v_inst34|Selector184~4_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector184~4_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp8 [6]),
	.datad(\b2v_inst34|Selector184~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector184~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector184~5 .lut_mask = "f0aa";
defparam \b2v_inst34|Selector184~5 .operation_mode = "normal";
defparam \b2v_inst34|Selector184~5 .output_mode = "comb_only";
defparam \b2v_inst34|Selector184~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector184~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector184~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N9
maxii_lcell \b2v_inst34|Mux62~0 (
// Equation(s):
// \b2v_inst34|Mux62~0_combout  = (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6_combout  & (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout  & (\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout  
// $ (\b2v_inst14|cnt_u1 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\b2v_inst14|cnt_u1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux62~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux62~0 .lut_mask = "0102";
defparam \b2v_inst34|Mux62~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux62~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux62~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux62~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux62~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N9
maxii_lcell \b2v_inst34|Selector36~0 (
// Equation(s):
// \b2v_inst34|Selector36~0_combout  = (((\b2v_inst34|p2.count.110_5414~combout  & !\b2v_inst34|Mux62~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|p2.count.110_5414~combout ),
	.datad(\b2v_inst34|Mux62~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector36~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector36~0 .lut_mask = "00f0";
defparam \b2v_inst34|Selector36~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector36~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector36~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector36~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector36~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N2
maxii_lcell \b2v_inst34|Mux15~0 (
// Equation(s):
// \b2v_inst34|Mux15~0_combout  = (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6_combout  & (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout  & (\b2v_inst14|cnt_u2 [0] $ 
// (\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [0]),
	.datab(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux15~0 .lut_mask = "0006";
defparam \b2v_inst34|Mux15~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux15~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux15~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux15~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N3
maxii_lcell \b2v_inst34|Selector36~1 (
// Equation(s):
// \b2v_inst34|Selector36~1_combout  = (\b2v_inst34|Selector36~0_combout ) # ((\b2v_inst34|p2.count.100_5428~combout ) # ((\b2v_inst34|p2.count.010_5442~combout  & !\b2v_inst34|Mux15~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.010_5442~combout ),
	.datab(\b2v_inst34|Selector36~0_combout ),
	.datac(\b2v_inst34|p2.count.100_5428~combout ),
	.datad(\b2v_inst34|Mux15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector36~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector36~1 .lut_mask = "fcfe";
defparam \b2v_inst34|Selector36~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector36~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector36~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector36~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector36~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N4
maxii_lcell \b2v_inst34|seg_tempnb[6] (
// Equation(s):
// \b2v_inst34|seg_tempnb [6] = ((\b2v_inst34|seg_tempnb[0]~2_combout  & (\b2v_inst34|Selector36~1_combout )) # (!\b2v_inst34|seg_tempnb[0]~2_combout  & ((\b2v_inst34|seg_tempnb [6]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector36~1_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_tempnb [6]),
	.datad(\b2v_inst34|seg_tempnb[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[6] .lut_mask = "aaf0";
defparam \b2v_inst34|seg_tempnb[6] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[6] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[6] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[6] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxii_lcell \b2v_inst34|Selector184~3 (
// Equation(s):
// \b2v_inst34|Selector184~3_combout  = (\b2v_inst34|Selector184~0_combout  & ((\b2v_inst34|Selector184~1_combout ) # ((\b2v_inst34|Selector181~1_combout )))) # (!\b2v_inst34|Selector184~0_combout  & (!\b2v_inst34|Selector184~1_combout  & 
// (\b2v_inst34|seg_tempnb [6])))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector184~0_combout ),
	.datab(\b2v_inst34|Selector184~1_combout ),
	.datac(\b2v_inst34|seg_tempnb [6]),
	.datad(\b2v_inst34|Selector181~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector184~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector184~3 .lut_mask = "ba98";
defparam \b2v_inst34|Selector184~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector184~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector184~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector184~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector184~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxii_lcell \b2v_inst34|Selector184~6 (
// Equation(s):
// \b2v_inst34|Selector184~6_combout  = (\b2v_inst34|Selector184~1_combout  & ((\b2v_inst34|Selector184~3_combout  & ((\b2v_inst34|Selector184~5_combout ))) # (!\b2v_inst34|Selector184~3_combout  & (\b2v_inst34|seg_tempna [3])))) # 
// (!\b2v_inst34|Selector184~1_combout  & (((\b2v_inst34|Selector184~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempna [3]),
	.datab(\b2v_inst34|Selector184~1_combout ),
	.datac(\b2v_inst34|Selector184~5_combout ),
	.datad(\b2v_inst34|Selector184~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector184~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector184~6 .lut_mask = "f388";
defparam \b2v_inst34|Selector184~6 .operation_mode = "normal";
defparam \b2v_inst34|Selector184~6 .output_mode = "comb_only";
defparam \b2v_inst34|Selector184~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector184~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector184~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxii_lcell \b2v_inst34|seg[6] (
// Equation(s):
// \b2v_inst34|seg [6] = ((\b2v_inst34|seg[6]~0_combout  & (\b2v_inst34|seg [6])) # (!\b2v_inst34|seg[6]~0_combout  & ((\b2v_inst34|Selector184~6_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg[6]~0_combout ),
	.datac(\b2v_inst34|seg [6]),
	.datad(\b2v_inst34|Selector184~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg[6] .lut_mask = "f3c0";
defparam \b2v_inst34|seg[6] .operation_mode = "normal";
defparam \b2v_inst34|seg[6] .output_mode = "comb_only";
defparam \b2v_inst34|seg[6] .register_cascade_mode = "off";
defparam \b2v_inst34|seg[6] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg[6] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn0~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(btn0));
// synopsys translate_off
defparam \btn0~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(btn1));
// synopsys translate_off
defparam \btn1~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(btn2));
// synopsys translate_off
defparam \btn2~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn3~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(btn3));
// synopsys translate_off
defparam \btn3~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn4~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(btn4));
// synopsys translate_off
defparam \btn4~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn5~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(btn5));
// synopsys translate_off
defparam \btn5~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn6~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(btn6));
// synopsys translate_off
defparam \btn6~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \buzz_out~I (
	.datain(\b2v_inst31|buzz_out~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(buzz_out));
// synopsys translate_off
defparam \buzz_out~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_RS~I (
	.datain(\b2v_inst35|LCD_RS~combout ),
	.oe(vcc),
	.combout(),
	.padio(LCD_RS));
// synopsys translate_off
defparam \LCD_RS~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_RW~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LCD_RW));
// synopsys translate_off
defparam \LCD_RW~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_EN~I (
	.datain(\clock~combout ),
	.oe(vcc),
	.combout(),
	.padio(LCD_EN));
// synopsys translate_off
defparam \LCD_EN~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[0]~I (
	.datain(\b2v_inst34|cat[0]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(cat[0]));
// synopsys translate_off
defparam \cat[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[1]~I (
	.datain(\b2v_inst34|cat[1]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(cat[1]));
// synopsys translate_off
defparam \cat[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[2]~I (
	.datain(\b2v_inst34|cat[2]~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(cat[2]));
// synopsys translate_off
defparam \cat[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[3]~I (
	.datain(\b2v_inst34|cat[3]~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(cat[3]));
// synopsys translate_off
defparam \cat[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[4]~I (
	.datain(\b2v_inst34|cat[4]~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(cat[4]));
// synopsys translate_off
defparam \cat[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[5]~I (
	.datain(\b2v_inst34|cat[5]~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(cat[5]));
// synopsys translate_off
defparam \cat[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[6]~I (
	.datain(\b2v_inst34|cat[6]~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(cat[6]));
// synopsys translate_off
defparam \cat[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[7]~I (
	.datain(\b2v_inst34|cat[7]~7_combout ),
	.oe(vcc),
	.combout(),
	.padio(cat[7]));
// synopsys translate_off
defparam \cat[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_green[0]));
// synopsys translate_off
defparam \col_green[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[1]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_green[1]));
// synopsys translate_off
defparam \col_green[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[2]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_green[2]));
// synopsys translate_off
defparam \col_green[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[3]~I (
	.datain(\b2v_inst30|col_g [3]),
	.oe(vcc),
	.combout(),
	.padio(col_green[3]));
// synopsys translate_off
defparam \col_green[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[4]~I (
	.datain(\b2v_inst30|col_g [3]),
	.oe(vcc),
	.combout(),
	.padio(col_green[4]));
// synopsys translate_off
defparam \col_green[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_green[5]));
// synopsys translate_off
defparam \col_green[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[6]~I (
	.datain(\b2v_inst30|col_g [6]),
	.oe(vcc),
	.combout(),
	.padio(col_green[6]));
// synopsys translate_off
defparam \col_green[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[7]~I (
	.datain(\b2v_inst30|col_g [6]),
	.oe(vcc),
	.combout(),
	.padio(col_green[7]));
// synopsys translate_off
defparam \col_green[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[0]~I (
	.datain(\b2v_inst30|col_r [0]),
	.oe(vcc),
	.combout(),
	.padio(col_red[0]));
// synopsys translate_off
defparam \col_red[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[1]~I (
	.datain(\b2v_inst30|col_r [0]),
	.oe(vcc),
	.combout(),
	.padio(col_red[1]));
// synopsys translate_off
defparam \col_red[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[2]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_red[2]));
// synopsys translate_off
defparam \col_red[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_red[3]));
// synopsys translate_off
defparam \col_red[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[4]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_red[4]));
// synopsys translate_off
defparam \col_red[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_red[5]));
// synopsys translate_off
defparam \col_red[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[6]~I (
	.datain(\b2v_inst30|col_g [6]),
	.oe(vcc),
	.combout(),
	.padio(col_red[6]));
// synopsys translate_off
defparam \col_red[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[7]~I (
	.datain(\b2v_inst30|col_g [6]),
	.oe(vcc),
	.combout(),
	.padio(col_red[7]));
// synopsys translate_off
defparam \col_red[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \key_column[0]~I (
	.datain(\b2v_inst34|Add0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(key_column[0]));
// synopsys translate_off
defparam \key_column[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \key_column[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(key_column[1]));
// synopsys translate_off
defparam \key_column[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \key_column[2]~I (
	.datain(!\b2v_inst34|Add0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(key_column[2]));
// synopsys translate_off
defparam \key_column[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \key_column[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(key_column[3]));
// synopsys translate_off
defparam \key_column[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[0]~I (
	.datain(\b2v_inst35|lcd_data [0]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[0]));
// synopsys translate_off
defparam \LCD_data[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[1]~I (
	.datain(\b2v_inst35|lcd_data [1]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[1]));
// synopsys translate_off
defparam \LCD_data[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[2]~I (
	.datain(\b2v_inst35|lcd_data [2]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[2]));
// synopsys translate_off
defparam \LCD_data[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[3]~I (
	.datain(\b2v_inst35|lcd_data [3]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[3]));
// synopsys translate_off
defparam \LCD_data[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[4]~I (
	.datain(\b2v_inst35|lcd_data [4]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[4]));
// synopsys translate_off
defparam \LCD_data[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[5]~I (
	.datain(\b2v_inst35|lcd_data [5]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[5]));
// synopsys translate_off
defparam \LCD_data[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[6]~I (
	.datain(\b2v_inst35|lcd_data [6]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[6]));
// synopsys translate_off
defparam \LCD_data[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[7]~I (
	.datain(\b2v_inst35|lcd_data [7]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[7]));
// synopsys translate_off
defparam \LCD_data[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(led[0]));
// synopsys translate_off
defparam \led[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[1]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(led[1]));
// synopsys translate_off
defparam \led[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[2]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(led[2]));
// synopsys translate_off
defparam \led[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(led[3]));
// synopsys translate_off
defparam \led[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[4]~I (
	.datain(!\b2v_inst31|always2~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(led[4]));
// synopsys translate_off
defparam \led[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[5]~I (
	.datain(!\b2v_inst31|always2~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(led[5]));
// synopsys translate_off
defparam \led[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[6]~I (
	.datain(!\b2v_inst31|always2~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(led[6]));
// synopsys translate_off
defparam \led[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[7]~I (
	.datain(!\b2v_inst31|always2~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(led[7]));
// synopsys translate_off
defparam \led[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[8]~I (
	.datain(!\b2v_inst31|always2~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(led[8]));
// synopsys translate_off
defparam \led[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[9]~I (
	.datain(!\b2v_inst31|always2~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(led[9]));
// synopsys translate_off
defparam \led[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[10]~I (
	.datain(!\b2v_inst31|always2~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(led[10]));
// synopsys translate_off
defparam \led[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[11]~I (
	.datain(!\b2v_inst31|always2~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(led[11]));
// synopsys translate_off
defparam \led[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[12]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(led[12]));
// synopsys translate_off
defparam \led[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[13]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(led[13]));
// synopsys translate_off
defparam \led[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[14]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(led[14]));
// synopsys translate_off
defparam \led[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[15]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(led[15]));
// synopsys translate_off
defparam \led[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[0]~I (
	.datain(!\b2v_inst30|Decoder1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(row_control[0]));
// synopsys translate_off
defparam \row_control[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(row_control[1]));
// synopsys translate_off
defparam \row_control[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[2]~I (
	.datain(!\b2v_inst30|Decoder1~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(row_control[2]));
// synopsys translate_off
defparam \row_control[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(row_control[3]));
// synopsys translate_off
defparam \row_control[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[4]~I (
	.datain(!\b2v_inst30|Decoder1~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(row_control[4]));
// synopsys translate_off
defparam \row_control[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(row_control[5]));
// synopsys translate_off
defparam \row_control[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[6]~I (
	.datain(!\b2v_inst30|Decoder1~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(row_control[6]));
// synopsys translate_off
defparam \row_control[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(row_control[7]));
// synopsys translate_off
defparam \row_control[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[0]~I (
	.datain(\b2v_inst34|seg [0]),
	.oe(vcc),
	.combout(),
	.padio(seg[0]));
// synopsys translate_off
defparam \seg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[1]~I (
	.datain(\b2v_inst34|seg [1]),
	.oe(vcc),
	.combout(),
	.padio(seg[1]));
// synopsys translate_off
defparam \seg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[2]~I (
	.datain(\b2v_inst34|seg [2]),
	.oe(vcc),
	.combout(),
	.padio(seg[2]));
// synopsys translate_off
defparam \seg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[3]~I (
	.datain(\b2v_inst34|seg [3]),
	.oe(vcc),
	.combout(),
	.padio(seg[3]));
// synopsys translate_off
defparam \seg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[4]~I (
	.datain(\b2v_inst34|seg [4]),
	.oe(vcc),
	.combout(),
	.padio(seg[4]));
// synopsys translate_off
defparam \seg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[5]~I (
	.datain(\b2v_inst34|seg [5]),
	.oe(vcc),
	.combout(),
	.padio(seg[5]));
// synopsys translate_off
defparam \seg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[6]~I (
	.datain(\b2v_inst34|seg [6]),
	.oe(vcc),
	.combout(),
	.padio(seg[6]));
// synopsys translate_off
defparam \seg[6]~I .operation_mode = "output";
// synopsys translate_on

endmodule
