

module tb_clock_module();
reg hardware_clk;
always 
	begin
	
	
	end



endmodule




