// Seed: 1583965992
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_4 = id_4;
  for (genvar id_5 = id_5; id_5; id_3 = 1) begin : LABEL_0
    assign id_1 = id_2;
  end
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output tri id_2,
    output tri id_3,
    input supply0 id_4,
    input wor id_5,
    input tri0 id_6
);
  wire id_8;
  tri1 id_9 = 1;
  wire id_10;
  assign id_9 = 1;
  always @(posedge 1) begin : LABEL_0
    disable id_11;
  end
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  wire id_12;
endmodule
