Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jun 27 10:59:45 2022
| Host         : ubuntu running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z030-fbg676
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1383)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2937)
5. checking no_input_delay (9)
6. checking no_output_delay (10)
7. checking multiple_clock (5757)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1383)
---------------------------
 There are 197 register/latch pins with no clock driven by root clock pin: jd_2_0 (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: design_1_i/HBIRD_E203_0/inst/pullup_TCK/O (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2937)
---------------------------------------------------
 There are 2937 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (5757)
---------------------------------
 There are 5757 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.679        0.000                      0                15059        0.040        0.000                      0                15059        1.100        0.000                       0                  5765  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
CLK200MHZ_P_0      {0.000 2.500}        5.000           200.000         
  clk_out1_mmcm    {0.000 59.609}       119.219         8.388           
  clk_out2_mmcm    {0.000 31.250}       62.500          16.000          
  clkfbout_mmcm    {0.000 2.500}        5.000           200.000         
sys_clk_pin        {0.000 2.500}        5.000           200.000         
  clk_out1_mmcm_1  {0.000 59.609}       119.219         8.388           
  clk_out2_mmcm_1  {0.000 31.250}       62.500          16.000          
  clkfbout_mmcm_1  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK200MHZ_P_0                                                                                                                                                        1.100        0.000                       0                     1  
  clk_out1_mmcm        116.679        0.000                      0                    8        0.160        0.000                      0                    8       59.209        0.000                       0                    10  
  clk_out2_mmcm         34.679        0.000                      0                11809        0.130        0.000                      0                11809       30.482        0.000                       0                  5751  
  clkfbout_mmcm                                                                                                                                                      3.592        0.000                       0                     3  
sys_clk_pin                                                                                                                                                          1.100        0.000                       0                     1  
  clk_out1_mmcm_1      116.680        0.000                      0                    8        0.160        0.000                      0                    8       59.209        0.000                       0                    10  
  clk_out2_mmcm_1       34.680        0.000                      0                11809        0.130        0.000                      0                11809       30.482        0.000                       0                  5751  
  clkfbout_mmcm_1                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmcm_1  clk_out1_mmcm        116.679        0.000                      0                    8        0.060        0.000                      0                    8  
clk_out2_mmcm_1  clk_out2_mmcm         34.679        0.000                      0                11809        0.040        0.000                      0                11809  
clk_out1_mmcm    clk_out1_mmcm_1      116.679        0.000                      0                    8        0.060        0.000                      0                    8  
clk_out2_mmcm    clk_out2_mmcm_1       34.679        0.000                      0                11809        0.040        0.000                      0                11809  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_mmcm      clk_out2_mmcm           50.792        0.000                      0                 3242        0.535        0.000                      0                 3242  
**async_default**  clk_out2_mmcm_1    clk_out2_mmcm           50.792        0.000                      0                 3242        0.445        0.000                      0                 3242  
**async_default**  clk_out2_mmcm      clk_out2_mmcm_1         50.792        0.000                      0                 3242        0.445        0.000                      0                 3242  
**async_default**  clk_out2_mmcm_1    clk_out2_mmcm_1         50.793        0.000                      0                 3242        0.535        0.000                      0                 3242  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK200MHZ_P_0
  To Clock:  CLK200MHZ_P_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK200MHZ_P_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK200MHZ_P_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.679ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.395ns (15.777%)  route 2.109ns (84.223%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/Q
                         net (fo=1, routed)           0.517    -1.301    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.208 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG_inst/O
                         net (fo=991, routed)         1.592     0.384    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.043     0.427 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000     0.427    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.064   117.106    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                116.679    

Slack (MET) :             117.905ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.368ns (34.507%)  route 0.698ns (65.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.478    -1.363    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.132    -1.231 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.221    -1.010    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.126   116.895    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        116.895    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                117.905    

Slack (MET) :             117.929ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.411ns (32.221%)  route 0.865ns (67.779%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.478    -1.363    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.124    -1.239 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3/O
                         net (fo=2, routed)           0.387    -0.852    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.051    -0.801 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.801    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.128    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.128    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                117.929    

Slack (MET) :             118.354ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.338ns (41.127%)  route 0.484ns (58.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.484    -1.389    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X59Y96         LUT2 (Prop_lut2_I1_O)        0.134    -1.255 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.255    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.058   117.100    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        117.100    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                118.354    

Slack (MET) :             118.356ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.266ns (32.971%)  route 0.541ns (67.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.223    -1.854 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.541    -1.313    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.043    -1.270 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.270    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.087    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.087    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                118.356    

Slack (MET) :             118.462ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.363ns (48.941%)  route 0.379ns (51.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.379    -1.462    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.127    -1.335 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.335    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.128    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        117.128    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                118.462    

Slack (MET) :             118.470ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.330ns (47.574%)  route 0.364ns (52.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.364    -1.509    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.126    -1.383 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.383    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.087    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.087    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                118.470    

Slack (MET) :             118.607ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.266ns (48.748%)  route 0.280ns (51.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.223    -1.854 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.280    -1.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.043    -1.531 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.531    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.034   117.076    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        117.076    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                118.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.129ns (48.228%)  route 0.138ns (51.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.138    -0.322    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.029    -0.293 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism              0.024    -0.550    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.454    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.034%)  route 0.138ns (51.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.138    -0.322    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.028    -0.294 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000    -0.294    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism              0.024    -0.550    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.463    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.157ns (54.735%)  route 0.130ns (45.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.091    -0.470 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.340    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.066    -0.274 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism              0.024    -0.550    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.463    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.129ns (46.967%)  route 0.146ns (53.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.315    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.029    -0.286 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.075    -0.486    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.320%)  route 0.151ns (50.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.151    -0.291    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.029    -0.262 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.465    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.149%)  route 0.151ns (50.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.151    -0.291    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.028    -0.263 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.773%)  route 0.146ns (53.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.315    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.028    -0.287 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.287    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.060    -0.501    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.132ns (39.012%)  route 0.206ns (60.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.100    -0.361    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y96         LUT5 (Prop_lut5_I3_O)        0.032    -0.329 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.107    -0.222    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)        -0.005    -0.566    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 59.609 }
Period(ns):         119.219
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         119.219     117.810    BUFGCTRL_X0Y3    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         119.219     118.148    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.219     94.141     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       34.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.679ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        27.353ns  (logic 3.586ns (13.110%)  route 23.767ns (86.890%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 61.235 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    21.458    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.501 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.403    22.904    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[11]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.947 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.502    25.448    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.350    61.235    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.634    
                         clock uncertainty           -0.090    60.544    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    60.128    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.128    
                         arrival time                         -25.448    
  -------------------------------------------------------------------
                         slack                                 34.679    

Slack (MET) :             35.083ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.942ns  (logic 3.586ns (13.310%)  route 23.356ns (86.690%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 61.228 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    21.458    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.501 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.403    22.904    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[11]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.947 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.091    25.038    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.343    61.228    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.601    60.627    
                         clock uncertainty           -0.090    60.537    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    60.121    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         60.121    
                         arrival time                         -25.038    
  -------------------------------------------------------------------
                         slack                                 35.083    

Slack (MET) :             35.152ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.877ns  (logic 3.586ns (13.342%)  route 23.291ns (86.658%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.718    21.523    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.043    21.566 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.061    22.627    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.043    22.670 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.302    24.972    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.346    61.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.090    60.540    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.124    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1
  -------------------------------------------------------------------
                         required time                         60.124    
                         arrival time                         -24.972    
  -------------------------------------------------------------------
                         slack                                 35.152    

Slack (MET) :             35.213ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.819ns  (logic 3.586ns (13.371%)  route 23.233ns (86.629%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 61.235 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.718    21.523    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.043    21.566 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.061    22.627    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.043    22.670 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.245    24.915    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.350    61.235    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.634    
                         clock uncertainty           -0.090    60.544    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.128    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.128    
                         arrival time                         -24.915    
  -------------------------------------------------------------------
                         slack                                 35.213    

Slack (MET) :             35.236ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.703ns  (logic 3.597ns (13.471%)  route 23.106ns (86.529%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 61.235 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.566    21.371    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.043    21.414 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.880    22.294    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X44Y5          LUT3 (Prop_lut3_I1_O)        0.054    22.348 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.450    24.798    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.350    61.235    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.634    
                         clock uncertainty           -0.090    60.544    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.510    60.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.034    
                         arrival time                         -24.798    
  -------------------------------------------------------------------
                         slack                                 35.236    

Slack (MET) :             35.274ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.755ns  (logic 3.586ns (13.403%)  route 23.169ns (86.597%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    21.458    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.501 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.403    22.904    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[11]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.947 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          1.903    24.850    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.346    61.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.090    60.540    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    60.124    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1
  -------------------------------------------------------------------
                         required time                         60.124    
                         arrival time                         -24.850    
  -------------------------------------------------------------------
                         slack                                 35.274    

Slack (MET) :             35.292ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.734ns  (logic 3.586ns (13.414%)  route 23.148ns (86.586%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 61.228 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.718    21.523    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.043    21.566 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.061    22.627    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.043    22.670 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.159    24.829    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.343    61.228    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.601    60.627    
                         clock uncertainty           -0.090    60.537    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.121    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         60.121    
                         arrival time                         -24.829    
  -------------------------------------------------------------------
                         slack                                 35.292    

Slack (MET) :             35.327ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.702ns  (logic 3.586ns (13.430%)  route 23.116ns (86.570%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.675    21.480    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.523 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.095    22.618    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[6]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.661 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.136    24.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.346    61.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.090    60.540    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    60.124    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1
  -------------------------------------------------------------------
                         required time                         60.124    
                         arrival time                         -24.797    
  -------------------------------------------------------------------
                         slack                                 35.327    

Slack (MET) :             35.333ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.606ns  (logic 3.592ns (13.501%)  route 23.014ns (86.499%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 61.235 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.628    21.433    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.043    21.476 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_5/O
                         net (fo=18, routed)          1.004    22.480    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[9]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.049    22.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          2.173    24.702    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.350    61.235    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.634    
                         clock uncertainty           -0.090    60.544    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.509    60.035    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.035    
                         arrival time                         -24.702    
  -------------------------------------------------------------------
                         slack                                 35.333    

Slack (MET) :             35.374ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.651ns  (logic 3.586ns (13.455%)  route 23.065ns (86.545%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 61.228 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.675    21.480    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.523 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.095    22.618    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[6]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.661 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.085    24.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.343    61.228    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.601    60.627    
                         clock uncertainty           -0.090    60.537    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    60.121    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         60.121    
                         arrival time                         -24.746    
  -------------------------------------------------------------------
                         slack                                 35.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.544    -0.559    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X53Y54         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.359    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[3]
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.028    -0.331 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.331    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0_n_0
    SLICE_X52Y54         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.745    -0.571    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X52Y54         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.023    -0.548    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.087    -0.461    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.821%)  route 0.082ns (39.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.633    -0.470    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X98Y49         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDCE (Prop_fdce_C_Q)         0.100    -0.370 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter_reg[3]/Q
                         net (fo=4, routed)           0.082    -0.287    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter_reg[3]
    SLICE_X99Y49         LUT6 (Prop_lut6_I3_O)        0.028    -0.259 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid
    SLICE_X99Y49         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.855    -0.461    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X99Y49         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_reg/C
                         clock pessimism              0.002    -0.459    
    SLICE_X99Y49         FDCE (Hold_fdce_C_D)         0.060    -0.399    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.452%)  route 0.087ns (40.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.564ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.551    -0.552    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/clk_out2
    SLICE_X79Y56         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y56         FDCE (Prop_fdce_C_Q)         0.100    -0.452 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.364    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/i_vld_sync_r
    SLICE_X78Y56         LUT4 (Prop_lut4_I3_O)        0.028    -0.336 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r[0]_i_1_n_0
    SLICE_X78Y56         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.752    -0.564    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/clk_out2
    SLICE_X78Y56         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.023    -0.541    
    SLICE_X78Y56         FDCE (Hold_fdce_C_D)         0.060    -0.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.130ns (51.479%)  route 0.123ns (48.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.546    -0.557    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X67Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.457 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.123    -0.334    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X66Y50         LUT3 (Prop_lut3_I2_O)        0.030    -0.304 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[2]_i_1__1_n_0
    SLICE_X66Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.747    -0.569    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X66Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.023    -0.546    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.096    -0.450    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/qout_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.148ns (65.915%)  route 0.077ns (34.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.629    -0.474    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/clk_out2
    SLICE_X26Y11         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.118    -0.356 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/qout_r_reg[12]/Q
                         net (fo=1, routed)           0.077    -0.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/Q[9]
    SLICE_X27Y11         LUT5 (Prop_lut5_I4_O)        0.030    -0.249 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[12]_i_1__13/O
                         net (fo=2, routed)           0.000    -0.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[12]
    SLICE_X27Y11         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.850    -0.466    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X27Y11         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/C
                         clock pessimism              0.003    -0.463    
    SLICE_X27Y11         FDRE (Hold_fdre_C_D)         0.068    -0.395    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.132ns (52.065%)  route 0.122ns (47.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.546    -0.557    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X67Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.457 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[18]/Q
                         net (fo=1, routed)           0.122    -0.335    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[18]
    SLICE_X66Y50         LUT3 (Prop_lut3_I2_O)        0.032    -0.303 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[18]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.303    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[18]_i_1__1_n_0
    SLICE_X66Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.747    -0.569    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X66Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/C
                         clock pessimism              0.023    -0.546    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.096    -0.450    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.175%)  route 0.117ns (53.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.600    -0.503    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X71Y47         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDRE (Prop_fdre_C_Q)         0.100    -0.403 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/Q
                         net (fo=2, routed)           0.117    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[34]_1[11]
    SLICE_X68Y46         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.818    -0.498    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/clk_out2
    SLICE_X68Y46         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]/C
                         clock pessimism              0.025    -0.473    
    SLICE_X68Y46         FDRE (Hold_fdre_C_D)         0.040    -0.433    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.465%)  route 0.091ns (41.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.587    -0.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/clk_out2
    SLICE_X65Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.100    -0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/Q
                         net (fo=3, routed)           0.091    -0.325    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[27].irq_pend_dfflr/Q[0]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.028    -0.297 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[27].irq_pend_dfflr/qout_r[27]_i_1__14/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/D[27]
    SLICE_X64Y30         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.806    -0.510    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/clk_out2
    SLICE_X64Y30         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[27]/C
                         clock pessimism              0.005    -0.505    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.060    -0.445    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.202%)  route 0.096ns (42.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.594    -0.509    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/clk_out2
    SLICE_X63Y41         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.100    -0.409 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.096    -0.313    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]_3[0]
    SLICE_X63Y40         LUT5 (Prop_lut5_I1_O)        0.028    -0.285 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r[0]_i_1_n_0
    SLICE_X63Y40         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.815    -0.501    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/clk_out2
    SLICE_X63Y40         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.006    -0.495    
    SLICE_X63Y40         FDCE (Hold_fdce_C_D)         0.061    -0.434    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.588    -0.515    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/clk_out2
    SLICE_X68Y29         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y29         FDCE (Prop_fdce_C_Q)         0.100    -0.415 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[23]/Q
                         net (fo=3, routed)           0.113    -0.301    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[23].irq_pend_dfflr/Q[0]
    SLICE_X71Y29         LUT4 (Prop_lut4_I2_O)        0.028    -0.273 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[23].irq_pend_dfflr/qout_r[23]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.273    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/D[23]
    SLICE_X71Y29         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.808    -0.508    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/clk_out2
    SLICE_X71Y29         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.025    -0.483    
    SLICE_X71Y29         FDRE (Hold_fdre_C_D)         0.060    -0.423    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y4      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y6      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y7      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X3Y0      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X3Y4      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y3      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X3Y5      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y2      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y8      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y3      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X86Y32     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X86Y32     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X86Y32     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X86Y32     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X86Y32     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X86Y32     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X86Y32     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X86Y32     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X96Y44     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X96Y44     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X96Y44     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X96Y44     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X96Y44     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X96Y44     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y39     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y39     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y39     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y39     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y39     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y39     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK200MHZ_P_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.680ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.395ns (15.777%)  route 2.109ns (84.223%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/Q
                         net (fo=1, routed)           0.517    -1.301    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.208 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG_inst/O
                         net (fo=991, routed)         1.592     0.384    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.043     0.427 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000     0.427    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.099   117.043    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.064   117.107    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        117.107    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                116.680    

Slack (MET) :             117.906ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.368ns (34.507%)  route 0.698ns (65.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.478    -1.363    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.132    -1.231 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.221    -1.010    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.099   117.022    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.126   116.896    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        116.896    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                117.906    

Slack (MET) :             117.930ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.411ns (32.221%)  route 0.865ns (67.779%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.478    -1.363    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.124    -1.239 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3/O
                         net (fo=2, routed)           0.387    -0.852    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.051    -0.801 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.801    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.099   117.043    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.129    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.129    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                117.930    

Slack (MET) :             118.356ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.338ns (41.127%)  route 0.484ns (58.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.484    -1.389    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X59Y96         LUT2 (Prop_lut2_I1_O)        0.134    -1.255 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.255    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.099   117.043    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.058   117.101    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        117.101    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                118.356    

Slack (MET) :             118.358ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.266ns (32.971%)  route 0.541ns (67.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.223    -1.854 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.541    -1.313    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.043    -1.270 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.270    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.099   117.022    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.088    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.088    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                118.358    

Slack (MET) :             118.464ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.363ns (48.941%)  route 0.379ns (51.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.379    -1.462    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.127    -1.335 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.335    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.099   117.043    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.129    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        117.129    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                118.464    

Slack (MET) :             118.471ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.330ns (47.574%)  route 0.364ns (52.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.364    -1.509    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.126    -1.383 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.383    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.099   117.022    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.088    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.088    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                118.471    

Slack (MET) :             118.608ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.266ns (48.748%)  route 0.280ns (51.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.223    -1.854 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.280    -1.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.043    -1.531 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.531    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.099   117.043    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.034   117.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        117.077    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                118.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.129ns (48.228%)  route 0.138ns (51.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.138    -0.322    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.029    -0.293 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism              0.024    -0.550    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.454    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.034%)  route 0.138ns (51.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.138    -0.322    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.028    -0.294 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000    -0.294    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism              0.024    -0.550    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.463    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.157ns (54.735%)  route 0.130ns (45.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.091    -0.470 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.340    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.066    -0.274 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism              0.024    -0.550    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.463    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.129ns (46.967%)  route 0.146ns (53.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.315    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.029    -0.286 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.075    -0.486    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.320%)  route 0.151ns (50.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.151    -0.291    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.029    -0.262 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.465    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.149%)  route 0.151ns (50.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.151    -0.291    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.028    -0.263 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.773%)  route 0.146ns (53.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.315    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.028    -0.287 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.287    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.060    -0.501    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.132ns (39.012%)  route 0.206ns (60.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.100    -0.361    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y96         LUT5 (Prop_lut5_I3_O)        0.032    -0.329 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.107    -0.222    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)        -0.005    -0.566    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_1
Waveform(ns):       { 0.000 59.609 }
Period(ns):         119.219
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         119.219     117.810    BUFGCTRL_X0Y3    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         119.219     118.148    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.219     94.141     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       34.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.680ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        27.353ns  (logic 3.586ns (13.110%)  route 23.767ns (86.890%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 61.235 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    21.458    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.501 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.403    22.904    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[11]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.947 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.502    25.448    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.350    61.235    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.634    
                         clock uncertainty           -0.089    60.545    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    60.129    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.129    
                         arrival time                         -25.448    
  -------------------------------------------------------------------
                         slack                                 34.680    

Slack (MET) :             35.084ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.942ns  (logic 3.586ns (13.310%)  route 23.356ns (86.690%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 61.228 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    21.458    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.501 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.403    22.904    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[11]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.947 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.091    25.038    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.343    61.228    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.601    60.627    
                         clock uncertainty           -0.089    60.538    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    60.122    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         60.122    
                         arrival time                         -25.038    
  -------------------------------------------------------------------
                         slack                                 35.084    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.877ns  (logic 3.586ns (13.342%)  route 23.291ns (86.658%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.718    21.523    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.043    21.566 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.061    22.627    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.043    22.670 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.302    24.972    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.346    61.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.089    60.541    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1
  -------------------------------------------------------------------
                         required time                         60.125    
                         arrival time                         -24.972    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.214ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.819ns  (logic 3.586ns (13.371%)  route 23.233ns (86.629%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 61.235 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.718    21.523    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.043    21.566 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.061    22.627    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.043    22.670 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.245    24.915    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.350    61.235    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.634    
                         clock uncertainty           -0.089    60.545    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.129    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.129    
                         arrival time                         -24.915    
  -------------------------------------------------------------------
                         slack                                 35.214    

Slack (MET) :             35.237ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.703ns  (logic 3.597ns (13.471%)  route 23.106ns (86.529%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 61.235 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.566    21.371    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.043    21.414 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.880    22.294    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X44Y5          LUT3 (Prop_lut3_I1_O)        0.054    22.348 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.450    24.798    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.350    61.235    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.634    
                         clock uncertainty           -0.089    60.545    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.510    60.035    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.035    
                         arrival time                         -24.798    
  -------------------------------------------------------------------
                         slack                                 35.237    

Slack (MET) :             35.275ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.755ns  (logic 3.586ns (13.403%)  route 23.169ns (86.597%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    21.458    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.501 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.403    22.904    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[11]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.947 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          1.903    24.850    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.346    61.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.089    60.541    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    60.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1
  -------------------------------------------------------------------
                         required time                         60.125    
                         arrival time                         -24.850    
  -------------------------------------------------------------------
                         slack                                 35.275    

Slack (MET) :             35.292ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.734ns  (logic 3.586ns (13.414%)  route 23.148ns (86.586%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 61.228 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.718    21.523    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.043    21.566 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.061    22.627    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.043    22.670 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.159    24.829    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.343    61.228    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.601    60.627    
                         clock uncertainty           -0.089    60.538    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.122    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         60.122    
                         arrival time                         -24.829    
  -------------------------------------------------------------------
                         slack                                 35.292    

Slack (MET) :             35.328ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.702ns  (logic 3.586ns (13.430%)  route 23.116ns (86.570%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.675    21.480    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.523 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.095    22.618    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[6]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.661 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.136    24.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.346    61.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.089    60.541    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    60.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1
  -------------------------------------------------------------------
                         required time                         60.125    
                         arrival time                         -24.797    
  -------------------------------------------------------------------
                         slack                                 35.328    

Slack (MET) :             35.334ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.606ns  (logic 3.592ns (13.501%)  route 23.014ns (86.499%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 61.235 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.628    21.433    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.043    21.476 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_5/O
                         net (fo=18, routed)          1.004    22.480    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[9]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.049    22.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          2.173    24.702    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.350    61.235    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.634    
                         clock uncertainty           -0.089    60.545    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.509    60.036    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.036    
                         arrival time                         -24.702    
  -------------------------------------------------------------------
                         slack                                 35.334    

Slack (MET) :             35.375ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.651ns  (logic 3.586ns (13.455%)  route 23.065ns (86.545%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 61.228 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.675    21.480    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.523 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.095    22.618    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[6]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.661 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.085    24.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.343    61.228    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.601    60.627    
                         clock uncertainty           -0.089    60.538    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    60.122    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         60.122    
                         arrival time                         -24.746    
  -------------------------------------------------------------------
                         slack                                 35.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.544    -0.559    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X53Y54         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.359    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[3]
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.028    -0.331 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.331    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0_n_0
    SLICE_X52Y54         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.745    -0.571    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X52Y54         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.023    -0.548    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.087    -0.461    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.821%)  route 0.082ns (39.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.633    -0.470    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X98Y49         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDCE (Prop_fdce_C_Q)         0.100    -0.370 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter_reg[3]/Q
                         net (fo=4, routed)           0.082    -0.287    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter_reg[3]
    SLICE_X99Y49         LUT6 (Prop_lut6_I3_O)        0.028    -0.259 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid
    SLICE_X99Y49         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.855    -0.461    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X99Y49         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_reg/C
                         clock pessimism              0.002    -0.459    
    SLICE_X99Y49         FDCE (Hold_fdce_C_D)         0.060    -0.399    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.452%)  route 0.087ns (40.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.564ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.551    -0.552    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/clk_out2
    SLICE_X79Y56         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y56         FDCE (Prop_fdce_C_Q)         0.100    -0.452 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.364    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/i_vld_sync_r
    SLICE_X78Y56         LUT4 (Prop_lut4_I3_O)        0.028    -0.336 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r[0]_i_1_n_0
    SLICE_X78Y56         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.752    -0.564    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/clk_out2
    SLICE_X78Y56         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.023    -0.541    
    SLICE_X78Y56         FDCE (Hold_fdce_C_D)         0.060    -0.481    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.130ns (51.479%)  route 0.123ns (48.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.546    -0.557    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X67Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.457 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.123    -0.334    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X66Y50         LUT3 (Prop_lut3_I2_O)        0.030    -0.304 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[2]_i_1__1_n_0
    SLICE_X66Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.747    -0.569    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X66Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.023    -0.546    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.096    -0.450    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/qout_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.148ns (65.915%)  route 0.077ns (34.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.629    -0.474    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/clk_out2
    SLICE_X26Y11         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.118    -0.356 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/qout_r_reg[12]/Q
                         net (fo=1, routed)           0.077    -0.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/Q[9]
    SLICE_X27Y11         LUT5 (Prop_lut5_I4_O)        0.030    -0.249 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[12]_i_1__13/O
                         net (fo=2, routed)           0.000    -0.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[12]
    SLICE_X27Y11         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.850    -0.466    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X27Y11         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/C
                         clock pessimism              0.003    -0.463    
    SLICE_X27Y11         FDRE (Hold_fdre_C_D)         0.068    -0.395    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.132ns (52.065%)  route 0.122ns (47.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.546    -0.557    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X67Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.457 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[18]/Q
                         net (fo=1, routed)           0.122    -0.335    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[18]
    SLICE_X66Y50         LUT3 (Prop_lut3_I2_O)        0.032    -0.303 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[18]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.303    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[18]_i_1__1_n_0
    SLICE_X66Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.747    -0.569    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X66Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/C
                         clock pessimism              0.023    -0.546    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.096    -0.450    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.175%)  route 0.117ns (53.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.600    -0.503    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X71Y47         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDRE (Prop_fdre_C_Q)         0.100    -0.403 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/Q
                         net (fo=2, routed)           0.117    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[34]_1[11]
    SLICE_X68Y46         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.818    -0.498    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/clk_out2
    SLICE_X68Y46         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]/C
                         clock pessimism              0.025    -0.473    
    SLICE_X68Y46         FDRE (Hold_fdre_C_D)         0.040    -0.433    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.465%)  route 0.091ns (41.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.587    -0.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/clk_out2
    SLICE_X65Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.100    -0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/Q
                         net (fo=3, routed)           0.091    -0.325    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[27].irq_pend_dfflr/Q[0]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.028    -0.297 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[27].irq_pend_dfflr/qout_r[27]_i_1__14/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/D[27]
    SLICE_X64Y30         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.806    -0.510    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/clk_out2
    SLICE_X64Y30         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[27]/C
                         clock pessimism              0.005    -0.505    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.060    -0.445    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.202%)  route 0.096ns (42.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.594    -0.509    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/clk_out2
    SLICE_X63Y41         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.100    -0.409 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.096    -0.313    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]_3[0]
    SLICE_X63Y40         LUT5 (Prop_lut5_I1_O)        0.028    -0.285 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r[0]_i_1_n_0
    SLICE_X63Y40         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.815    -0.501    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/clk_out2
    SLICE_X63Y40         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.006    -0.495    
    SLICE_X63Y40         FDCE (Hold_fdce_C_D)         0.061    -0.434    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.588    -0.515    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/clk_out2
    SLICE_X68Y29         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y29         FDCE (Prop_fdce_C_Q)         0.100    -0.415 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[23]/Q
                         net (fo=3, routed)           0.113    -0.301    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[23].irq_pend_dfflr/Q[0]
    SLICE_X71Y29         LUT4 (Prop_lut4_I2_O)        0.028    -0.273 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[23].irq_pend_dfflr/qout_r[23]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.273    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/D[23]
    SLICE_X71Y29         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.808    -0.508    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/clk_out2
    SLICE_X71Y29         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.025    -0.483    
    SLICE_X71Y29         FDRE (Hold_fdre_C_D)         0.060    -0.423    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm_1
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y4      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y6      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y7      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X3Y0      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X3Y4      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y3      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X3Y5      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y2      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y8      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y3      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X86Y32     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X86Y32     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X86Y32     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X86Y32     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X86Y32     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X86Y32     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X86Y32     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X86Y32     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X96Y44     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X96Y44     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X96Y44     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X96Y44     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X96Y44     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X96Y44     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y39     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y39     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y39     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y39     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y39     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y39     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.679ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.395ns (15.777%)  route 2.109ns (84.223%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/Q
                         net (fo=1, routed)           0.517    -1.301    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.208 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG_inst/O
                         net (fo=991, routed)         1.592     0.384    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.043     0.427 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000     0.427    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.064   117.106    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                116.679    

Slack (MET) :             117.905ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.368ns (34.507%)  route 0.698ns (65.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.478    -1.363    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.132    -1.231 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.221    -1.010    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.126   116.895    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        116.895    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                117.905    

Slack (MET) :             117.929ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.411ns (32.221%)  route 0.865ns (67.779%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.478    -1.363    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.124    -1.239 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3/O
                         net (fo=2, routed)           0.387    -0.852    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.051    -0.801 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.801    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.128    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.128    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                117.929    

Slack (MET) :             118.354ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.338ns (41.127%)  route 0.484ns (58.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.484    -1.389    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X59Y96         LUT2 (Prop_lut2_I1_O)        0.134    -1.255 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.255    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.058   117.100    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        117.100    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                118.354    

Slack (MET) :             118.356ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.266ns (32.971%)  route 0.541ns (67.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.223    -1.854 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.541    -1.313    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.043    -1.270 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.270    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.087    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.087    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                118.356    

Slack (MET) :             118.462ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.363ns (48.941%)  route 0.379ns (51.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.379    -1.462    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.127    -1.335 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.335    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.128    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        117.128    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                118.462    

Slack (MET) :             118.470ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.330ns (47.574%)  route 0.364ns (52.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.364    -1.509    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.126    -1.383 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.383    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.087    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.087    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                118.470    

Slack (MET) :             118.607ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.266ns (48.748%)  route 0.280ns (51.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.223    -1.854 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.280    -1.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.043    -1.531 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.531    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.034   117.076    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        117.076    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                118.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.129ns (48.228%)  route 0.138ns (51.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.138    -0.322    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.029    -0.293 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism              0.024    -0.550    
                         clock uncertainty            0.101    -0.449    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.353    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.034%)  route 0.138ns (51.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.138    -0.322    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.028    -0.294 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000    -0.294    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism              0.024    -0.550    
                         clock uncertainty            0.101    -0.449    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.362    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.157ns (54.735%)  route 0.130ns (45.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.091    -0.470 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.340    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.066    -0.274 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism              0.024    -0.550    
                         clock uncertainty            0.101    -0.449    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.362    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.129ns (46.967%)  route 0.146ns (53.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.315    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.029    -0.286 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.075    -0.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.320%)  route 0.151ns (50.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.151    -0.291    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.029    -0.262 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.364    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.149%)  route 0.151ns (50.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.151    -0.291    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.028    -0.263 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.773%)  route 0.146ns (53.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.315    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.028    -0.287 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.287    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.060    -0.400    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.132ns (39.012%)  route 0.206ns (60.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.100    -0.361    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y96         LUT5 (Prop_lut5_I3_O)        0.032    -0.329 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.107    -0.222    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)        -0.005    -0.465    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.243    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       34.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.679ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        27.353ns  (logic 3.586ns (13.110%)  route 23.767ns (86.890%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 61.235 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    21.458    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.501 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.403    22.904    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[11]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.947 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.502    25.448    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.350    61.235    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.634    
                         clock uncertainty           -0.090    60.544    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    60.128    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.128    
                         arrival time                         -25.448    
  -------------------------------------------------------------------
                         slack                                 34.679    

Slack (MET) :             35.083ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.942ns  (logic 3.586ns (13.310%)  route 23.356ns (86.690%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 61.228 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    21.458    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.501 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.403    22.904    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[11]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.947 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.091    25.038    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.343    61.228    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.601    60.627    
                         clock uncertainty           -0.090    60.537    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    60.121    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         60.121    
                         arrival time                         -25.038    
  -------------------------------------------------------------------
                         slack                                 35.083    

Slack (MET) :             35.152ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.877ns  (logic 3.586ns (13.342%)  route 23.291ns (86.658%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.718    21.523    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.043    21.566 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.061    22.627    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.043    22.670 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.302    24.972    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.346    61.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.090    60.540    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.124    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1
  -------------------------------------------------------------------
                         required time                         60.124    
                         arrival time                         -24.972    
  -------------------------------------------------------------------
                         slack                                 35.152    

Slack (MET) :             35.213ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.819ns  (logic 3.586ns (13.371%)  route 23.233ns (86.629%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 61.235 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.718    21.523    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.043    21.566 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.061    22.627    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.043    22.670 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.245    24.915    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.350    61.235    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.634    
                         clock uncertainty           -0.090    60.544    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.128    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.128    
                         arrival time                         -24.915    
  -------------------------------------------------------------------
                         slack                                 35.213    

Slack (MET) :             35.236ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.703ns  (logic 3.597ns (13.471%)  route 23.106ns (86.529%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 61.235 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.566    21.371    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.043    21.414 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.880    22.294    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X44Y5          LUT3 (Prop_lut3_I1_O)        0.054    22.348 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.450    24.798    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.350    61.235    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.634    
                         clock uncertainty           -0.090    60.544    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.510    60.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.034    
                         arrival time                         -24.798    
  -------------------------------------------------------------------
                         slack                                 35.236    

Slack (MET) :             35.274ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.755ns  (logic 3.586ns (13.403%)  route 23.169ns (86.597%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    21.458    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.501 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.403    22.904    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[11]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.947 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          1.903    24.850    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.346    61.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.090    60.540    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    60.124    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1
  -------------------------------------------------------------------
                         required time                         60.124    
                         arrival time                         -24.850    
  -------------------------------------------------------------------
                         slack                                 35.274    

Slack (MET) :             35.292ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.734ns  (logic 3.586ns (13.414%)  route 23.148ns (86.586%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 61.228 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.718    21.523    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.043    21.566 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.061    22.627    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.043    22.670 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.159    24.829    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.343    61.228    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.601    60.627    
                         clock uncertainty           -0.090    60.537    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.121    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         60.121    
                         arrival time                         -24.829    
  -------------------------------------------------------------------
                         slack                                 35.292    

Slack (MET) :             35.327ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.702ns  (logic 3.586ns (13.430%)  route 23.116ns (86.570%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.675    21.480    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.523 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.095    22.618    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[6]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.661 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.136    24.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.346    61.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.090    60.540    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    60.124    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1
  -------------------------------------------------------------------
                         required time                         60.124    
                         arrival time                         -24.797    
  -------------------------------------------------------------------
                         slack                                 35.327    

Slack (MET) :             35.333ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.606ns  (logic 3.592ns (13.501%)  route 23.014ns (86.499%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 61.235 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.628    21.433    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.043    21.476 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_5/O
                         net (fo=18, routed)          1.004    22.480    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[9]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.049    22.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          2.173    24.702    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.350    61.235    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.634    
                         clock uncertainty           -0.090    60.544    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.509    60.035    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.035    
                         arrival time                         -24.702    
  -------------------------------------------------------------------
                         slack                                 35.333    

Slack (MET) :             35.374ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.651ns  (logic 3.586ns (13.455%)  route 23.065ns (86.545%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 61.228 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.675    21.480    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.523 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.095    22.618    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[6]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.661 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.085    24.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.343    61.228    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.601    60.627    
                         clock uncertainty           -0.090    60.537    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    60.121    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         60.121    
                         arrival time                         -24.746    
  -------------------------------------------------------------------
                         slack                                 35.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.544    -0.559    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X53Y54         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.359    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[3]
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.028    -0.331 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.331    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0_n_0
    SLICE_X52Y54         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.745    -0.571    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X52Y54         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.023    -0.548    
                         clock uncertainty            0.090    -0.457    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.087    -0.370    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.821%)  route 0.082ns (39.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.633    -0.470    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X98Y49         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDCE (Prop_fdce_C_Q)         0.100    -0.370 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter_reg[3]/Q
                         net (fo=4, routed)           0.082    -0.287    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter_reg[3]
    SLICE_X99Y49         LUT6 (Prop_lut6_I3_O)        0.028    -0.259 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid
    SLICE_X99Y49         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.855    -0.461    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X99Y49         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_reg/C
                         clock pessimism              0.002    -0.459    
                         clock uncertainty            0.090    -0.368    
    SLICE_X99Y49         FDCE (Hold_fdce_C_D)         0.060    -0.308    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.452%)  route 0.087ns (40.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.564ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.551    -0.552    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/clk_out2
    SLICE_X79Y56         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y56         FDCE (Prop_fdce_C_Q)         0.100    -0.452 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.364    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/i_vld_sync_r
    SLICE_X78Y56         LUT4 (Prop_lut4_I3_O)        0.028    -0.336 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r[0]_i_1_n_0
    SLICE_X78Y56         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.752    -0.564    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/clk_out2
    SLICE_X78Y56         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.023    -0.541    
                         clock uncertainty            0.090    -0.450    
    SLICE_X78Y56         FDCE (Hold_fdce_C_D)         0.060    -0.390    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.130ns (51.479%)  route 0.123ns (48.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.546    -0.557    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X67Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.457 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.123    -0.334    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X66Y50         LUT3 (Prop_lut3_I2_O)        0.030    -0.304 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[2]_i_1__1_n_0
    SLICE_X66Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.747    -0.569    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X66Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.023    -0.546    
                         clock uncertainty            0.090    -0.455    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.096    -0.359    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/qout_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.148ns (65.915%)  route 0.077ns (34.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.629    -0.474    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/clk_out2
    SLICE_X26Y11         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.118    -0.356 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/qout_r_reg[12]/Q
                         net (fo=1, routed)           0.077    -0.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/Q[9]
    SLICE_X27Y11         LUT5 (Prop_lut5_I4_O)        0.030    -0.249 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[12]_i_1__13/O
                         net (fo=2, routed)           0.000    -0.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[12]
    SLICE_X27Y11         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.850    -0.466    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X27Y11         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/C
                         clock pessimism              0.003    -0.463    
                         clock uncertainty            0.090    -0.372    
    SLICE_X27Y11         FDRE (Hold_fdre_C_D)         0.068    -0.304    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.132ns (52.065%)  route 0.122ns (47.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.546    -0.557    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X67Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.457 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[18]/Q
                         net (fo=1, routed)           0.122    -0.335    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[18]
    SLICE_X66Y50         LUT3 (Prop_lut3_I2_O)        0.032    -0.303 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[18]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.303    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[18]_i_1__1_n_0
    SLICE_X66Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.747    -0.569    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X66Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/C
                         clock pessimism              0.023    -0.546    
                         clock uncertainty            0.090    -0.455    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.096    -0.359    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.175%)  route 0.117ns (53.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.600    -0.503    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X71Y47         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDRE (Prop_fdre_C_Q)         0.100    -0.403 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/Q
                         net (fo=2, routed)           0.117    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[34]_1[11]
    SLICE_X68Y46         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.818    -0.498    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/clk_out2
    SLICE_X68Y46         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]/C
                         clock pessimism              0.025    -0.473    
                         clock uncertainty            0.090    -0.382    
    SLICE_X68Y46         FDRE (Hold_fdre_C_D)         0.040    -0.342    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.465%)  route 0.091ns (41.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.587    -0.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/clk_out2
    SLICE_X65Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.100    -0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/Q
                         net (fo=3, routed)           0.091    -0.325    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[27].irq_pend_dfflr/Q[0]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.028    -0.297 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[27].irq_pend_dfflr/qout_r[27]_i_1__14/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/D[27]
    SLICE_X64Y30         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.806    -0.510    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/clk_out2
    SLICE_X64Y30         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[27]/C
                         clock pessimism              0.005    -0.505    
                         clock uncertainty            0.090    -0.414    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.060    -0.354    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.202%)  route 0.096ns (42.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.594    -0.509    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/clk_out2
    SLICE_X63Y41         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.100    -0.409 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.096    -0.313    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]_3[0]
    SLICE_X63Y40         LUT5 (Prop_lut5_I1_O)        0.028    -0.285 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r[0]_i_1_n_0
    SLICE_X63Y40         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.815    -0.501    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/clk_out2
    SLICE_X63Y40         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.006    -0.495    
                         clock uncertainty            0.090    -0.404    
    SLICE_X63Y40         FDCE (Hold_fdce_C_D)         0.061    -0.343    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.588    -0.515    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/clk_out2
    SLICE_X68Y29         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y29         FDCE (Prop_fdce_C_Q)         0.100    -0.415 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[23]/Q
                         net (fo=3, routed)           0.113    -0.301    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[23].irq_pend_dfflr/Q[0]
    SLICE_X71Y29         LUT4 (Prop_lut4_I2_O)        0.028    -0.273 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[23].irq_pend_dfflr/qout_r[23]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.273    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/D[23]
    SLICE_X71Y29         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.808    -0.508    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/clk_out2
    SLICE_X71Y29         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.025    -0.483    
                         clock uncertainty            0.090    -0.392    
    SLICE_X71Y29         FDRE (Hold_fdre_C_D)         0.060    -0.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.679ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.395ns (15.777%)  route 2.109ns (84.223%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/Q
                         net (fo=1, routed)           0.517    -1.301    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.208 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG_inst/O
                         net (fo=991, routed)         1.592     0.384    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.043     0.427 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000     0.427    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.064   117.106    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                116.679    

Slack (MET) :             117.905ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.368ns (34.507%)  route 0.698ns (65.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.478    -1.363    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.132    -1.231 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.221    -1.010    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.126   116.895    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        116.895    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                117.905    

Slack (MET) :             117.929ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.411ns (32.221%)  route 0.865ns (67.779%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.478    -1.363    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.124    -1.239 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3/O
                         net (fo=2, routed)           0.387    -0.852    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.051    -0.801 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.801    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.128    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.128    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                117.929    

Slack (MET) :             118.354ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.338ns (41.127%)  route 0.484ns (58.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.484    -1.389    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X59Y96         LUT2 (Prop_lut2_I1_O)        0.134    -1.255 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.255    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.058   117.100    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        117.100    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                118.354    

Slack (MET) :             118.356ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.266ns (32.971%)  route 0.541ns (67.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.223    -1.854 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.541    -1.313    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.043    -1.270 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.270    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.087    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.087    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                118.356    

Slack (MET) :             118.462ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.363ns (48.941%)  route 0.379ns (51.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.379    -1.462    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.127    -1.335 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.335    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.128    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        117.128    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                118.462    

Slack (MET) :             118.470ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.330ns (47.574%)  route 0.364ns (52.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.364    -1.509    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.126    -1.383 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.383    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.087    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.087    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                118.470    

Slack (MET) :             118.607ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.266ns (48.748%)  route 0.280ns (51.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.223    -1.854 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.280    -1.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.043    -1.531 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.531    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.034   117.076    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        117.076    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                118.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.129ns (48.228%)  route 0.138ns (51.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.138    -0.322    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.029    -0.293 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism              0.024    -0.550    
                         clock uncertainty            0.101    -0.449    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.353    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.034%)  route 0.138ns (51.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.138    -0.322    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.028    -0.294 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000    -0.294    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism              0.024    -0.550    
                         clock uncertainty            0.101    -0.449    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.362    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.157ns (54.735%)  route 0.130ns (45.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.091    -0.470 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.340    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.066    -0.274 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism              0.024    -0.550    
                         clock uncertainty            0.101    -0.449    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.362    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.129ns (46.967%)  route 0.146ns (53.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.315    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.029    -0.286 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.075    -0.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.320%)  route 0.151ns (50.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.151    -0.291    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.029    -0.262 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.364    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.149%)  route 0.151ns (50.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.151    -0.291    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.028    -0.263 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.773%)  route 0.146ns (53.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.315    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.028    -0.287 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.287    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.060    -0.400    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.132ns (39.012%)  route 0.206ns (60.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.100    -0.361    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y96         LUT5 (Prop_lut5_I3_O)        0.032    -0.329 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.107    -0.222    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)        -0.005    -0.465    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.243    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       34.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.679ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        27.353ns  (logic 3.586ns (13.110%)  route 23.767ns (86.890%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 61.235 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    21.458    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.501 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.403    22.904    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[11]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.947 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.502    25.448    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.350    61.235    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.634    
                         clock uncertainty           -0.090    60.544    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    60.128    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.128    
                         arrival time                         -25.448    
  -------------------------------------------------------------------
                         slack                                 34.679    

Slack (MET) :             35.083ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.942ns  (logic 3.586ns (13.310%)  route 23.356ns (86.690%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 61.228 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    21.458    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.501 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.403    22.904    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[11]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.947 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.091    25.038    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.343    61.228    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.601    60.627    
                         clock uncertainty           -0.090    60.537    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    60.121    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         60.121    
                         arrival time                         -25.038    
  -------------------------------------------------------------------
                         slack                                 35.083    

Slack (MET) :             35.152ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.877ns  (logic 3.586ns (13.342%)  route 23.291ns (86.658%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.718    21.523    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.043    21.566 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.061    22.627    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.043    22.670 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.302    24.972    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.346    61.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.090    60.540    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.124    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1
  -------------------------------------------------------------------
                         required time                         60.124    
                         arrival time                         -24.972    
  -------------------------------------------------------------------
                         slack                                 35.152    

Slack (MET) :             35.213ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.819ns  (logic 3.586ns (13.371%)  route 23.233ns (86.629%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 61.235 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.718    21.523    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.043    21.566 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.061    22.627    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.043    22.670 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.245    24.915    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.350    61.235    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.634    
                         clock uncertainty           -0.090    60.544    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.128    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.128    
                         arrival time                         -24.915    
  -------------------------------------------------------------------
                         slack                                 35.213    

Slack (MET) :             35.236ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.703ns  (logic 3.597ns (13.471%)  route 23.106ns (86.529%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 61.235 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.566    21.371    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.043    21.414 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.880    22.294    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X44Y5          LUT3 (Prop_lut3_I1_O)        0.054    22.348 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.450    24.798    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.350    61.235    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.634    
                         clock uncertainty           -0.090    60.544    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.510    60.034    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.034    
                         arrival time                         -24.798    
  -------------------------------------------------------------------
                         slack                                 35.236    

Slack (MET) :             35.274ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.755ns  (logic 3.586ns (13.403%)  route 23.169ns (86.597%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.653    21.458    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.501 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.403    22.904    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[11]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.947 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          1.903    24.850    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.346    61.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.090    60.540    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    60.124    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1
  -------------------------------------------------------------------
                         required time                         60.124    
                         arrival time                         -24.850    
  -------------------------------------------------------------------
                         slack                                 35.274    

Slack (MET) :             35.292ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.734ns  (logic 3.586ns (13.414%)  route 23.148ns (86.586%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 61.228 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.718    21.523    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.043    21.566 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.061    22.627    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.043    22.670 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.159    24.829    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.343    61.228    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.601    60.627    
                         clock uncertainty           -0.090    60.537    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.121    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         60.121    
                         arrival time                         -24.829    
  -------------------------------------------------------------------
                         slack                                 35.292    

Slack (MET) :             35.327ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.702ns  (logic 3.586ns (13.430%)  route 23.116ns (86.570%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.675    21.480    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.523 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.095    22.618    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[6]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.661 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.136    24.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.346    61.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.090    60.540    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    60.124    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1
  -------------------------------------------------------------------
                         required time                         60.124    
                         arrival time                         -24.797    
  -------------------------------------------------------------------
                         slack                                 35.327    

Slack (MET) :             35.333ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.606ns  (logic 3.592ns (13.501%)  route 23.014ns (86.499%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 61.235 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.628    21.433    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.043    21.476 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_5/O
                         net (fo=18, routed)          1.004    22.480    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[9]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.049    22.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          2.173    24.702    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.350    61.235    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.634    
                         clock uncertainty           -0.090    60.544    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.509    60.035    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.035    
                         arrival time                         -24.702    
  -------------------------------------------------------------------
                         slack                                 35.333    

Slack (MET) :             35.374ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.651ns  (logic 3.586ns (13.455%)  route 23.065ns (86.545%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 61.228 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.399    -1.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X44Y9          FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.223    -1.682 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=67, routed)          0.826    -0.855    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.043    -0.812 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_17/O
                         net (fo=7, routed)           0.580    -0.232    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_8
    SLICE_X51Y6          LUT5 (Prop_lut5_I0_O)        0.043    -0.189 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__5/O
                         net (fo=6, routed)           0.562     0.373    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5
    SLICE_X54Y5          LUT6 (Prop_lut6_I5_O)        0.043     0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.565     0.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.043     1.024 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2/O
                         net (fo=11, routed)          0.699     1.723    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.043     1.766 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2/O
                         net (fo=9, routed)           0.290     2.056    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__2_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.043     2.099 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          1.596     3.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.043     3.737 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__42/O
                         net (fo=19, routed)          0.688     4.425    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X23Y22         LUT3 (Prop_lut3_I0_O)        0.043     4.468 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.521     4.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.053     5.043 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.275    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.135     5.410 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.737     6.147    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.417     6.607    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.043     6.650 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.185     6.834    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.043     6.877 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.070    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.367 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.421 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.421    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.475 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.529 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.583 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.583    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.691 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.745 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.859 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.662     8.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.134     8.655 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.694     9.349    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X40Y17         LUT4 (Prop_lut4_I3_O)        0.148     9.497 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.621    10.118    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I4_O)        0.137    10.255 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.691    10.946    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.043    10.989 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__12/O
                         net (fo=16, routed)          0.670    11.659    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__19_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.043    11.702 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.493    12.196    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.043    12.239 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13/O
                         net (fo=2, routed)           0.355    12.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__13_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.043    12.637 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__29/O
                         net (fo=7, routed)           0.489    13.125    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.043    13.168 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         0.929    14.098    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X68Y18         LUT6 (Prop_lut6_I5_O)        0.043    14.141 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_2__4/O
                         net (fo=1, routed)           0.726    14.867    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[19]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.043    14.910 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[19]_i_1__10/O
                         net (fo=4, routed)           0.929    15.839    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.043    15.882 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    15.882    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.149 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.149    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.226 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.644    16.870    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.122    16.992 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.533    17.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.043    17.568 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.573    18.141    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.043    18.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2/O
                         net (fo=2, routed)           0.531    18.715    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[69]_i_2_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.043    18.758 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    18.758    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.941 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    19.017 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          0.981    19.997    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__18/O
                         net (fo=8, routed)           0.396    20.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.043    20.560 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__22/O
                         net (fo=5, routed)           0.202    20.762    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.043    20.805 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.675    21.480    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.043    21.523 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.095    22.618    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[6]
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.043    22.661 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.085    24.746    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.343    61.228    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.601    60.627    
                         clock uncertainty           -0.090    60.537    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    60.121    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         60.121    
                         arrival time                         -24.746    
  -------------------------------------------------------------------
                         slack                                 35.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.544    -0.559    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X53Y54         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.359    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[3]
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.028    -0.331 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.331    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0_n_0
    SLICE_X52Y54         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.745    -0.571    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X52Y54         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.023    -0.548    
                         clock uncertainty            0.090    -0.457    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.087    -0.370    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.821%)  route 0.082ns (39.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.633    -0.470    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X98Y49         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDCE (Prop_fdce_C_Q)         0.100    -0.370 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter_reg[3]/Q
                         net (fo=4, routed)           0.082    -0.287    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter_reg[3]
    SLICE_X99Y49         LUT6 (Prop_lut6_I3_O)        0.028    -0.259 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid
    SLICE_X99Y49         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.855    -0.461    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X99Y49         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_reg/C
                         clock pessimism              0.002    -0.459    
                         clock uncertainty            0.090    -0.368    
    SLICE_X99Y49         FDCE (Hold_fdce_C_D)         0.060    -0.308    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/valid_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.452%)  route 0.087ns (40.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.564ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.551    -0.552    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/clk_out2
    SLICE_X79Y56         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y56         FDCE (Prop_fdce_C_Q)         0.100    -0.452 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.364    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/i_vld_sync_r
    SLICE_X78Y56         LUT4 (Prop_lut4_I3_O)        0.028    -0.336 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r[0]_i_1_n_0
    SLICE_X78Y56         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.752    -0.564    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/clk_out2
    SLICE_X78Y56         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.023    -0.541    
                         clock uncertainty            0.090    -0.450    
    SLICE_X78Y56         FDCE (Hold_fdce_C_D)         0.060    -0.390    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.130ns (51.479%)  route 0.123ns (48.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.546    -0.557    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X67Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.457 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.123    -0.334    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X66Y50         LUT3 (Prop_lut3_I2_O)        0.030    -0.304 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[2]_i_1__1_n_0
    SLICE_X66Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.747    -0.569    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X66Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.023    -0.546    
                         clock uncertainty            0.090    -0.455    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.096    -0.359    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/qout_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.148ns (65.915%)  route 0.077ns (34.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.629    -0.474    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/clk_out2
    SLICE_X26Y11         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.118    -0.356 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/qout_r_reg[12]/Q
                         net (fo=1, routed)           0.077    -0.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/Q[9]
    SLICE_X27Y11         LUT5 (Prop_lut5_I4_O)        0.030    -0.249 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[12]_i_1__13/O
                         net (fo=2, routed)           0.000    -0.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[12]
    SLICE_X27Y11         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.850    -0.466    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X27Y11         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/C
                         clock pessimism              0.003    -0.463    
                         clock uncertainty            0.090    -0.372    
    SLICE_X27Y11         FDRE (Hold_fdre_C_D)         0.068    -0.304    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.132ns (52.065%)  route 0.122ns (47.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.546    -0.557    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X67Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.457 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[18]/Q
                         net (fo=1, routed)           0.122    -0.335    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[18]
    SLICE_X66Y50         LUT3 (Prop_lut3_I2_O)        0.032    -0.303 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[18]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.303    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[18]_i_1__1_n_0
    SLICE_X66Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.747    -0.569    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X66Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/C
                         clock pessimism              0.023    -0.546    
                         clock uncertainty            0.090    -0.455    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.096    -0.359    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.175%)  route 0.117ns (53.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.600    -0.503    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X71Y47         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDRE (Prop_fdre_C_Q)         0.100    -0.403 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/Q
                         net (fo=2, routed)           0.117    -0.286    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[34]_1[11]
    SLICE_X68Y46         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.818    -0.498    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/clk_out2
    SLICE_X68Y46         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]/C
                         clock pessimism              0.025    -0.473    
                         clock uncertainty            0.090    -0.382    
    SLICE_X68Y46         FDRE (Hold_fdre_C_D)         0.040    -0.342    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.465%)  route 0.091ns (41.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.587    -0.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/clk_out2
    SLICE_X65Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.100    -0.416 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/Q
                         net (fo=3, routed)           0.091    -0.325    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[27].irq_pend_dfflr/Q[0]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.028    -0.297 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[27].irq_pend_dfflr/qout_r[27]_i_1__14/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/D[27]
    SLICE_X64Y30         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.806    -0.510    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/clk_out2
    SLICE_X64Y30         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[27]/C
                         clock pessimism              0.005    -0.505    
                         clock uncertainty            0.090    -0.414    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.060    -0.354    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.202%)  route 0.096ns (42.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.594    -0.509    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/clk_out2
    SLICE_X63Y41         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.100    -0.409 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.096    -0.313    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]_3[0]
    SLICE_X63Y40         LUT5 (Prop_lut5_I1_O)        0.028    -0.285 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r[0]_i_1_n_0
    SLICE_X63Y40         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.815    -0.501    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/clk_out2
    SLICE_X63Y40         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.006    -0.495    
                         clock uncertainty            0.090    -0.404    
    SLICE_X63Y40         FDCE (Hold_fdce_C_D)         0.061    -0.343    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[28].irq_pend_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.588    -0.515    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/clk_out2
    SLICE_X68Y29         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y29         FDCE (Prop_fdce_C_Q)         0.100    -0.415 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[23]/Q
                         net (fo=3, routed)           0.113    -0.301    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[23].irq_pend_dfflr/Q[0]
    SLICE_X71Y29         LUT4 (Prop_lut4_I2_O)        0.028    -0.273 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[23].irq_pend_dfflr/qout_r[23]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.273    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/D[23]
    SLICE_X71Y29         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.808    -0.508    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/clk_out2
    SLICE_X71Y29         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.025    -0.483    
                         clock uncertainty            0.090    -0.392    
    SLICE_X71Y29         FDRE (Hold_fdre_C_D)         0.060    -0.332    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       50.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.792ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.318ns  (logic 0.266ns (2.350%)  route 11.052ns (97.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.719     9.456    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X64Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.265    61.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X64Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[11]/C
                         clock pessimism             -0.601    60.549    
                         clock uncertainty           -0.090    60.459    
    SLICE_X64Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.247    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[11]
  -------------------------------------------------------------------
                         required time                         60.247    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 50.792    

Slack (MET) :             50.792ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.318ns  (logic 0.266ns (2.350%)  route 11.052ns (97.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.719     9.456    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X64Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.265    61.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X64Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[23]/C
                         clock pessimism             -0.601    60.549    
                         clock uncertainty           -0.090    60.459    
    SLICE_X64Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.247    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[23]
  -------------------------------------------------------------------
                         required time                         60.247    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 50.792    

Slack (MET) :             50.794ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.316ns  (logic 0.266ns (2.351%)  route 11.050ns (97.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.717     9.454    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X65Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.265    61.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X65Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[2]/C
                         clock pessimism             -0.601    60.549    
                         clock uncertainty           -0.090    60.459    
    SLICE_X65Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.247    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[2]
  -------------------------------------------------------------------
                         required time                         60.247    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                 50.794    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[10]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[10]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[23]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[23]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[28]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[28]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[3]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[3]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[5]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[5]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[9]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[9]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.968ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/fallIeReg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.140ns  (logic 0.266ns (2.388%)  route 10.874ns (97.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.540     9.277    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X61Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/fallIeReg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X61Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/fallIeReg_reg[10]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X61Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/fallIeReg_reg[10]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 50.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.146ns (29.444%)  route 0.350ns (70.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.107    -0.017    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[0]_0
    SLICE_X62Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.808    -0.508    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/clk_out2
    SLICE_X62Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.006    -0.502    
    SLICE_X62Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.552    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[17]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.146ns (29.444%)  route 0.350ns (70.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.107    -0.017    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[0]_0
    SLICE_X62Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.808    -0.508    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/clk_out2
    SLICE_X62Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.006    -0.502    
    SLICE_X62Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.552    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[18]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.146ns (29.444%)  route 0.350ns (70.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.107    -0.017    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[0]_0
    SLICE_X62Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.808    -0.508    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/clk_out2
    SLICE_X62Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[18]/C
                         clock pessimism              0.006    -0.502    
    SLICE_X62Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.552    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_id_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.128ns (26.454%)  route 0.356ns (73.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.620    -0.483    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.100    -0.383 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.170    -0.212    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.028    -0.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)        0.185     0.001    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/ctrl_fmt_proto_reg[0]
    SLICE_X93Y28         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_id_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.840    -0.476    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/clk_out2
    SLICE_X93Y28         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_id_reg/C
                         clock pessimism              0.006    -0.470    
    SLICE_X93Y28         FDCE (Remov_fdce_C_CLR)     -0.069    -0.539    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_id_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_dflt_0_reg/PRE
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.128ns (26.454%)  route 0.356ns (73.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.620    -0.483    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.100    -0.383 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.170    -0.212    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.028    -0.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)        0.185     0.001    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/ctrl_fmt_proto_reg[0]
    SLICE_X93Y28         FDPE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_dflt_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.840    -0.476    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/clk_out2
    SLICE_X93Y28         FDPE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_dflt_0_reg/C
                         clock pessimism              0.006    -0.470    
    SLICE_X93Y28         FDPE (Remov_fdpe_C_PRE)     -0.072    -0.542    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_dflt_0_reg
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[20]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.146ns (26.678%)  route 0.401ns (73.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.158     0.035    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[1]_1
    SLICE_X62Y18         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.807    -0.509    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/clk_out2
    SLICE_X62Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[20]/C
                         clock pessimism              0.006    -0.503    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.050    -0.553    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[20]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[31]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.146ns (26.678%)  route 0.401ns (73.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.158     0.035    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[1]_1
    SLICE_X62Y18         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.807    -0.509    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/clk_out2
    SLICE_X62Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[31]/C
                         clock pessimism              0.006    -0.503    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.050    -0.553    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.298%)  route 0.455ns (75.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.212     0.088    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[0]_0
    SLICE_X66Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.810    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/clk_out2
    SLICE_X66Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.025    -0.481    
    SLICE_X66Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.531    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[17]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.298%)  route 0.455ns (75.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.212     0.088    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[0]_0
    SLICE_X66Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.810    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/clk_out2
    SLICE_X66Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.025    -0.481    
    SLICE_X66Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.531    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[18]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.298%)  route 0.455ns (75.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.212     0.088    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[0]_0
    SLICE_X66Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.810    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/clk_out2
    SLICE_X66Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[18]/C
                         clock pessimism              0.025    -0.481    
    SLICE_X66Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.531    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.619    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       50.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.792ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.318ns  (logic 0.266ns (2.350%)  route 11.052ns (97.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.719     9.456    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X64Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.265    61.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X64Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[11]/C
                         clock pessimism             -0.601    60.549    
                         clock uncertainty           -0.090    60.459    
    SLICE_X64Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.247    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[11]
  -------------------------------------------------------------------
                         required time                         60.247    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 50.792    

Slack (MET) :             50.792ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.318ns  (logic 0.266ns (2.350%)  route 11.052ns (97.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.719     9.456    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X64Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.265    61.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X64Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[23]/C
                         clock pessimism             -0.601    60.549    
                         clock uncertainty           -0.090    60.459    
    SLICE_X64Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.247    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[23]
  -------------------------------------------------------------------
                         required time                         60.247    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 50.792    

Slack (MET) :             50.794ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.316ns  (logic 0.266ns (2.351%)  route 11.050ns (97.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.717     9.454    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X65Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.265    61.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X65Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[2]/C
                         clock pessimism             -0.601    60.549    
                         clock uncertainty           -0.090    60.459    
    SLICE_X65Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.247    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[2]
  -------------------------------------------------------------------
                         required time                         60.247    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                 50.794    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[10]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[10]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[23]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[23]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[28]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[28]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[3]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[3]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[5]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[5]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[9]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[9]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.968ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/fallIeReg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.140ns  (logic 0.266ns (2.388%)  route 10.874ns (97.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.540     9.277    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X61Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/fallIeReg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X61Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/fallIeReg_reg[10]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X61Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/fallIeReg_reg[10]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 50.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.146ns (29.444%)  route 0.350ns (70.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.107    -0.017    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[0]_0
    SLICE_X62Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.808    -0.508    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/clk_out2
    SLICE_X62Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.006    -0.502    
                         clock uncertainty            0.090    -0.411    
    SLICE_X62Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.461    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[17]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.146ns (29.444%)  route 0.350ns (70.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.107    -0.017    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[0]_0
    SLICE_X62Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.808    -0.508    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/clk_out2
    SLICE_X62Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.006    -0.502    
                         clock uncertainty            0.090    -0.411    
    SLICE_X62Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.461    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[18]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.146ns (29.444%)  route 0.350ns (70.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.107    -0.017    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[0]_0
    SLICE_X62Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.808    -0.508    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/clk_out2
    SLICE_X62Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[18]/C
                         clock pessimism              0.006    -0.502    
                         clock uncertainty            0.090    -0.411    
    SLICE_X62Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.461    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_id_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.128ns (26.454%)  route 0.356ns (73.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.620    -0.483    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.100    -0.383 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.170    -0.212    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.028    -0.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)        0.185     0.001    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/ctrl_fmt_proto_reg[0]
    SLICE_X93Y28         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_id_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.840    -0.476    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/clk_out2
    SLICE_X93Y28         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_id_reg/C
                         clock pessimism              0.006    -0.470    
                         clock uncertainty            0.090    -0.379    
    SLICE_X93Y28         FDCE (Remov_fdce_C_CLR)     -0.069    -0.448    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_id_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_dflt_0_reg/PRE
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.128ns (26.454%)  route 0.356ns (73.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.620    -0.483    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.100    -0.383 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.170    -0.212    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.028    -0.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)        0.185     0.001    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/ctrl_fmt_proto_reg[0]
    SLICE_X93Y28         FDPE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_dflt_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.840    -0.476    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/clk_out2
    SLICE_X93Y28         FDPE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_dflt_0_reg/C
                         clock pessimism              0.006    -0.470    
                         clock uncertainty            0.090    -0.379    
    SLICE_X93Y28         FDPE (Remov_fdpe_C_PRE)     -0.072    -0.451    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_dflt_0_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[20]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.146ns (26.678%)  route 0.401ns (73.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.158     0.035    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[1]_1
    SLICE_X62Y18         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.807    -0.509    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/clk_out2
    SLICE_X62Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[20]/C
                         clock pessimism              0.006    -0.503    
                         clock uncertainty            0.090    -0.412    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.050    -0.462    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[20]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[31]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.146ns (26.678%)  route 0.401ns (73.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.158     0.035    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[1]_1
    SLICE_X62Y18         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.807    -0.509    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/clk_out2
    SLICE_X62Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[31]/C
                         clock pessimism              0.006    -0.503    
                         clock uncertainty            0.090    -0.412    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.050    -0.462    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.298%)  route 0.455ns (75.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.212     0.088    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[0]_0
    SLICE_X66Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.810    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/clk_out2
    SLICE_X66Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.025    -0.481    
                         clock uncertainty            0.090    -0.390    
    SLICE_X66Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.440    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[17]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.298%)  route 0.455ns (75.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.212     0.088    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[0]_0
    SLICE_X66Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.810    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/clk_out2
    SLICE_X66Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.025    -0.481    
                         clock uncertainty            0.090    -0.390    
    SLICE_X66Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.440    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[18]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.298%)  route 0.455ns (75.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.212     0.088    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[0]_0
    SLICE_X66Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.810    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/clk_out2
    SLICE_X66Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[18]/C
                         clock pessimism              0.025    -0.481    
                         clock uncertainty            0.090    -0.390    
    SLICE_X66Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.440    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.529    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       50.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.792ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.318ns  (logic 0.266ns (2.350%)  route 11.052ns (97.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.719     9.456    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X64Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.265    61.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X64Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[11]/C
                         clock pessimism             -0.601    60.549    
                         clock uncertainty           -0.090    60.459    
    SLICE_X64Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.247    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[11]
  -------------------------------------------------------------------
                         required time                         60.247    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 50.792    

Slack (MET) :             50.792ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.318ns  (logic 0.266ns (2.350%)  route 11.052ns (97.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.719     9.456    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X64Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.265    61.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X64Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[23]/C
                         clock pessimism             -0.601    60.549    
                         clock uncertainty           -0.090    60.459    
    SLICE_X64Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.247    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[23]
  -------------------------------------------------------------------
                         required time                         60.247    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 50.792    

Slack (MET) :             50.794ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.316ns  (logic 0.266ns (2.351%)  route 11.050ns (97.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.717     9.454    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X65Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.265    61.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X65Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[2]/C
                         clock pessimism             -0.601    60.549    
                         clock uncertainty           -0.090    60.459    
    SLICE_X65Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.247    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[2]
  -------------------------------------------------------------------
                         required time                         60.247    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                 50.794    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[10]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[10]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[23]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[23]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[28]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[28]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[3]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[3]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[5]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[5]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.966ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[9]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[9]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.966    

Slack (MET) :             50.968ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/fallIeReg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        11.140ns  (logic 0.266ns (2.388%)  route 10.874ns (97.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.540     9.277    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X61Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/fallIeReg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X61Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/fallIeReg_reg[10]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.090    60.457    
    SLICE_X61Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.245    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/fallIeReg_reg[10]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 50.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.146ns (29.444%)  route 0.350ns (70.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.107    -0.017    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[0]_0
    SLICE_X62Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.808    -0.508    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/clk_out2
    SLICE_X62Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.006    -0.502    
                         clock uncertainty            0.090    -0.411    
    SLICE_X62Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.461    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[17]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.146ns (29.444%)  route 0.350ns (70.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.107    -0.017    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[0]_0
    SLICE_X62Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.808    -0.508    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/clk_out2
    SLICE_X62Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.006    -0.502    
                         clock uncertainty            0.090    -0.411    
    SLICE_X62Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.461    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[18]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.146ns (29.444%)  route 0.350ns (70.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.107    -0.017    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[0]_0
    SLICE_X62Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.808    -0.508    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/clk_out2
    SLICE_X62Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[18]/C
                         clock pessimism              0.006    -0.502    
                         clock uncertainty            0.090    -0.411    
    SLICE_X62Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.461    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_id_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.128ns (26.454%)  route 0.356ns (73.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.620    -0.483    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.100    -0.383 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.170    -0.212    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.028    -0.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)        0.185     0.001    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/ctrl_fmt_proto_reg[0]
    SLICE_X93Y28         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_id_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.840    -0.476    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/clk_out2
    SLICE_X93Y28         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_id_reg/C
                         clock pessimism              0.006    -0.470    
                         clock uncertainty            0.090    -0.379    
    SLICE_X93Y28         FDCE (Remov_fdce_C_CLR)     -0.069    -0.448    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_id_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_dflt_0_reg/PRE
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.128ns (26.454%)  route 0.356ns (73.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.620    -0.483    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.100    -0.383 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.170    -0.212    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.028    -0.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)        0.185     0.001    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/ctrl_fmt_proto_reg[0]
    SLICE_X93Y28         FDPE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_dflt_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.840    -0.476    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/clk_out2
    SLICE_X93Y28         FDPE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_dflt_0_reg/C
                         clock pessimism              0.006    -0.470    
                         clock uncertainty            0.090    -0.379    
    SLICE_X93Y28         FDPE (Remov_fdpe_C_PRE)     -0.072    -0.451    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_dflt_0_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[20]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.146ns (26.678%)  route 0.401ns (73.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.158     0.035    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[1]_1
    SLICE_X62Y18         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.807    -0.509    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/clk_out2
    SLICE_X62Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[20]/C
                         clock pessimism              0.006    -0.503    
                         clock uncertainty            0.090    -0.412    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.050    -0.462    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[20]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[31]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.146ns (26.678%)  route 0.401ns (73.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.158     0.035    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[1]_1
    SLICE_X62Y18         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.807    -0.509    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/clk_out2
    SLICE_X62Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[31]/C
                         clock pessimism              0.006    -0.503    
                         clock uncertainty            0.090    -0.412    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.050    -0.462    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.298%)  route 0.455ns (75.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.212     0.088    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[0]_0
    SLICE_X66Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.810    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/clk_out2
    SLICE_X66Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.025    -0.481    
                         clock uncertainty            0.090    -0.390    
    SLICE_X66Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.440    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[17]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.298%)  route 0.455ns (75.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.212     0.088    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[0]_0
    SLICE_X66Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.810    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/clk_out2
    SLICE_X66Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.025    -0.481    
                         clock uncertainty            0.090    -0.390    
    SLICE_X66Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.440    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[18]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.298%)  route 0.455ns (75.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.212     0.088    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[0]_0
    SLICE_X66Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.810    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/clk_out2
    SLICE_X66Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[18]/C
                         clock pessimism              0.025    -0.481    
                         clock uncertainty            0.090    -0.390    
    SLICE_X66Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.440    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.529    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       50.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.793ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.318ns  (logic 0.266ns (2.350%)  route 11.052ns (97.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.719     9.456    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X64Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.265    61.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X64Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[11]/C
                         clock pessimism             -0.601    60.549    
                         clock uncertainty           -0.089    60.460    
    SLICE_X64Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.248    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[11]
  -------------------------------------------------------------------
                         required time                         60.248    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 50.793    

Slack (MET) :             50.793ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.318ns  (logic 0.266ns (2.350%)  route 11.052ns (97.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.719     9.456    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X64Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.265    61.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X64Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[23]/C
                         clock pessimism             -0.601    60.549    
                         clock uncertainty           -0.089    60.460    
    SLICE_X64Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.248    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/xorReg_reg[23]
  -------------------------------------------------------------------
                         required time                         60.248    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 50.793    

Slack (MET) :             50.795ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.316ns  (logic 0.266ns (2.351%)  route 11.050ns (97.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.717     9.454    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X65Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.265    61.150    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X65Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[2]/C
                         clock pessimism             -0.601    60.549    
                         clock uncertainty           -0.089    60.460    
    SLICE_X65Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.248    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[2]
  -------------------------------------------------------------------
                         required time                         60.248    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                 50.795    

Slack (MET) :             50.967ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[10]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.089    60.458    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.246    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[10]
  -------------------------------------------------------------------
                         required time                         60.246    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.967    

Slack (MET) :             50.967ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[23]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.089    60.458    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.246    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[23]
  -------------------------------------------------------------------
                         required time                         60.246    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.967    

Slack (MET) :             50.967ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[28]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.089    60.458    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.246    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[28]
  -------------------------------------------------------------------
                         required time                         60.246    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.967    

Slack (MET) :             50.967ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[3]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.089    60.458    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.246    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[3]
  -------------------------------------------------------------------
                         required time                         60.246    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.967    

Slack (MET) :             50.967ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[5]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.089    60.458    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.246    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[5]
  -------------------------------------------------------------------
                         required time                         60.246    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.967    

Slack (MET) :             50.967ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.266ns (2.387%)  route 10.876ns (97.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.543     9.279    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X60Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X60Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[9]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.089    60.458    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.246    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/highIeReg_reg[9]
  -------------------------------------------------------------------
                         required time                         60.246    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 50.967    

Slack (MET) :             50.969ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/fallIeReg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.140ns  (logic 0.266ns (2.388%)  route 10.874ns (97.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 61.148 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.441    -1.863    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.223    -1.640 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.333    -1.306    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.043    -1.263 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)       10.540     9.277    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/q_reg
    SLICE_X61Y42         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/fallIeReg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        1.263    61.148    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X61Y42         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/fallIeReg_reg[10]/C
                         clock pessimism             -0.601    60.547    
                         clock uncertainty           -0.089    60.458    
    SLICE_X61Y42         FDCE (Recov_fdce_C_CLR)     -0.212    60.246    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/fallIeReg_reg[10]
  -------------------------------------------------------------------
                         required time                         60.246    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 50.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.146ns (29.444%)  route 0.350ns (70.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.107    -0.017    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[0]_0
    SLICE_X62Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.808    -0.508    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/clk_out2
    SLICE_X62Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.006    -0.502    
    SLICE_X62Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.552    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[17]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.146ns (29.444%)  route 0.350ns (70.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.107    -0.017    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[0]_0
    SLICE_X62Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.808    -0.508    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/clk_out2
    SLICE_X62Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.006    -0.502    
    SLICE_X62Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.552    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[18]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.146ns (29.444%)  route 0.350ns (70.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.107    -0.017    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[0]_0
    SLICE_X62Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.808    -0.508    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/clk_out2
    SLICE_X62Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[18]/C
                         clock pessimism              0.006    -0.502    
    SLICE_X62Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.552    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_id_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.128ns (26.454%)  route 0.356ns (73.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.620    -0.483    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.100    -0.383 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.170    -0.212    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.028    -0.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)        0.185     0.001    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/ctrl_fmt_proto_reg[0]
    SLICE_X93Y28         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_id_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.840    -0.476    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/clk_out2
    SLICE_X93Y28         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_id_reg/C
                         clock pessimism              0.006    -0.470    
    SLICE_X93Y28         FDCE (Remov_fdce_C_CLR)     -0.069    -0.539    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_id_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_dflt_0_reg/PRE
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.128ns (26.454%)  route 0.356ns (73.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.620    -0.483    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X93Y27         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.100    -0.383 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.170    -0.212    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X94Y27         LUT1 (Prop_lut1_I0_O)        0.028    -0.184 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__74/O
                         net (fo=2754, routed)        0.185     0.001    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/ctrl_fmt_proto_reg[0]
    SLICE_X93Y28         FDPE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_dflt_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.840    -0.476    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/clk_out2
    SLICE_X93Y28         FDPE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_dflt_0_reg/C
                         clock pessimism              0.006    -0.470    
    SLICE_X93Y28         FDPE (Remov_fdpe_C_PRE)     -0.072    -0.542    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/cs_dflt_0_reg
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[20]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.146ns (26.678%)  route 0.401ns (73.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.158     0.035    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[1]_1
    SLICE_X62Y18         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.807    -0.509    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/clk_out2
    SLICE_X62Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[20]/C
                         clock pessimism              0.006    -0.503    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.050    -0.553    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[20]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[31]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.146ns (26.678%)  route 0.401ns (73.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.158     0.035    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[1]_1
    SLICE_X62Y18         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.807    -0.509    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/clk_out2
    SLICE_X62Y18         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[31]/C
                         clock pessimism              0.006    -0.503    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.050    -0.553    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.298%)  route 0.455ns (75.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.212     0.088    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[0]_0
    SLICE_X66Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.810    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/clk_out2
    SLICE_X66Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.025    -0.481    
    SLICE_X66Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.531    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[17]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.298%)  route 0.455ns (75.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.212     0.088    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[0]_0
    SLICE_X66Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.810    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/clk_out2
    SLICE_X66Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.025    -0.481    
    SLICE_X66Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.531    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[18]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.298%)  route 0.455ns (75.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X62Y16         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.118    -0.395 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.152    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.028    -0.124 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__24/O
                         net (fo=488, routed)         0.212     0.088    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[0]_0
    SLICE_X66Y17         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=5749, routed)        0.810    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/clk_out2
    SLICE_X66Y17         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[18]/C
                         clock pessimism              0.025    -0.481    
    SLICE_X66Y17         FDCE (Remov_fdce_C_CLR)     -0.050    -0.531    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.619    





