clk_out_1	,	V_135
clk_out_2	,	V_137
CLK_RESET_CCLK_BURST	,	V_233
clk_out_3	,	V_139
"tengra_camera"	,	L_104
OSC_CTRL_OSC_FREQ_26MHZ	,	V_13
PMC_CLK_OUT_CNTRL	,	V_132
"dtv"	,	L_136
"pll_p_out4_div"	,	L_15
TEGRA_CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR	,	V_221
pllx_base	,	V_234
"audio3_div"	,	L_61
ARRAY_SIZE	,	F_8
"hda2hdmi"	,	L_132
mux_audio_sync_clk	,	V_106
"apbif"	,	L_130
"emc_mux"	,	L_137
UTMIP_PLL_CFG2_STABLE_COUNT	,	F_9
UTMIP_PLL_CFG1_FORCE_PLLU_POWERDOWN	,	V_35
PMC_CTRL_BLINK_ENB	,	V_144
pr_err	,	F_4
"audio2_doubler"	,	L_57
tegra_cpu_car_ops	,	V_259
init_table	,	V_247
"clk_out_1"	,	L_70
CLK_RESET_CCLK_BURST_POLICY_PLLX	,	V_246
spdif_in_sync	,	V_99
wmb	,	F_44
tegra30_osc_clk_init	,	F_35
"pll_d"	,	L_23
"cml1"	,	L_142
vimclk_sync	,	V_105
"csus"	,	L_103
kfuse	,	V_187
policy	,	V_240
TEGRA_PLL_SET_LFCON	,	V_75
"clk_out_2"	,	L_73
xtal_freq_count	,	V_32
"tegra_sata_cold"	,	L_135
i	,	V_20
AUDIO_SYNC_CLK_SPDIF	,	V_118
clk_out3_parents	,	V_138
"audio2_2x"	,	L_59
audio4_2x	,	V_129
pmc_match	,	V_252
tegra30_get_pll_ref_div	,	F_6
"pll_d2_out0"	,	L_26
clk_out_lock	,	V_133
of_iomap	,	F_56
UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERDOWN	,	V_28
"pll_e"	,	L_31
"cml0"	,	L_141
of_clk_src_onecell_get	,	V_257
"clk_out_3"	,	L_76
PMC_DPD_PADS_ORIDE	,	V_141
"extern3"	,	L_77
bsea	,	V_176
isp	,	V_183
pll_m_params	,	V_62
tegra30_clk_measure_input_freq	,	F_1
pll_e_params	,	V_95
"clk_out_2_mux"	,	L_72
pll_a_out0	,	V_90
"pcie"	,	L_121
"pciex"	,	L_124
OSC_CTRL_OSC_FREQ_19_2MHZ	,	V_12
cclk_g	,	V_150
"pclk"	,	L_93
tegra_clk_register_periph	,	F_31
reg	,	V_19
clk_register_clkdev	,	F_16
"audio4_mux"	,	L_47
OSC_CTRL_PLL_REF_DIV_MASK	,	V_7
TEGRA_PLL_USE_LOCK	,	V_40
pll_x_out0	,	V_72
"cclk_g"	,	L_84
"tegra_camera"	,	L_119
PMC_DPD_PADS_ORIDE_BLINK_ENB	,	V_142
tegra_clk_register_pll_out	,	F_18
"pll_c"	,	L_4
CCLKLP_BURST_POLICY	,	V_153
readl_relaxed	,	F_2
TEGRA_PERIPH_ON_APB	,	V_168
"clk_m_div2"	,	L_139
clk_register_mux	,	F_20
tegra_periph_init_data	,	V_164
pll_m_out1	,	V_68
emc	,	V_197
PLLM_OUT	,	V_67
pll_u_freq_table	,	V_76
CPU_RESET	,	F_41
"fsl-tegra-udc"	,	L_111
"tegra30-ahub"	,	L_131
"kbc"	,	L_101
clk_register_divider	,	F_29
tegra_periph_nodiv_clk_list	,	V_208
tegra30_cpu_clk_sctx	,	V_229
"Can't map pmc registers\n"	,	L_145
pll_d_lock	,	V_80
clk_register_gate	,	F_24
"pll_a_out0_div"	,	L_28
TEGRA_CLK_RST_CONTROLLER_CLK_CPU_CMPLX	,	V_223
spdif_2x	,	V_130
"rtc-tegra"	,	L_99
CPU_CLOCK	,	F_46
"clk_32k"	,	L_79
"audio3_mux"	,	L_45
"pll_x_out0"	,	L_21
periph_clk_enb_refcnt	,	V_124
"%s: Unexpected input rate %lu\n"	,	L_3
"pll_a"	,	L_27
afi	,	V_185
tegra30_cpu_clock_resume	,	F_51
"fuse_burn"	,	L_129
"clk_m_div4"	,	L_140
bsev	,	V_177
"afi"	,	L_123
clk_out_1_mux	,	V_134
parent_names	,	V_200
periph_u_regs	,	V_173
dmb	,	F_42
"tegra-ehci.1"	,	L_113
"audio1_2x"	,	L_56
"pll_p_out3_div"	,	L_13
CLK_RESET_CCLK_BURST_POLICY_SHIFT	,	V_241
"pll_c_out1_div"	,	L_6
periph	,	V_202
CLK_SET_RATE_NO_REPARENT	,	V_92
audio1_2x	,	V_126
"sata_cold"	,	L_134
"i2s3_sync"	,	L_36
"blink"	,	L_80
"pll_d_out0"	,	L_24
OSC_CTRL_PLL_REF_DIV_4	,	V_18
OSC_CTRL_PLL_REF_DIV_1	,	V_9
OSC_CTRL_PLL_REF_DIV_2	,	V_16
clk	,	V_36
PLLC_OUT	,	V_44
"tegra-pcie"	,	L_122
"pll_e_mux"	,	L_30
clk_m_div2	,	V_211
"spdif_in_sync"	,	L_32
clk_m_div4	,	V_212
"audio4_div"	,	L_64
TEGRA_PLL_SET_DCCON	,	V_64
clk_m	,	V_216
pll_e_freq_table	,	V_97
OSC_CTRL_OSC_FREQ_12MHZ	,	V_8
SUPER_CCLKLP_DIVIDER	,	V_151
sata_cold	,	V_193
"audio0_2x"	,	L_53
TEGRA_CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET	,	V_220
"Invalid pll ref divider %d"	,	L_2
PLLP_OUTB	,	V_58
PLLP_OUTA	,	V_52
"usbd"	,	L_110
CLK_SOURCE_EMC	,	V_196
tegra_clk_register_pll	,	F_15
CLK_RESET_PLLX_MISC	,	V_237
"pll_p_out3_cclklp"	,	L_86
"audio0_div"	,	L_52
"clk_out_1_mux"	,	L_69
"spdif_mux"	,	L_49
TEGRA_PERIPH_NO_RESET	,	V_122
tegra_clk_register_periph_nodiv	,	F_32
tegra30_clock_apply_init_table	,	F_53
active_delay_count	,	V_26
"vimclk_sync"	,	L_38
pll_p_freq_table	,	V_50
"isp"	,	L_120
TEGRA_DIVIDER_FIXED	,	V_53
"ioremap tegra30 CAR failed\n"	,	L_143
CLK_SET_RATE_PARENT	,	V_46
"blink_override"	,	L_78
"pll_p_cclkg"	,	L_81
enable_delay_count	,	V_31
of_find_matching_node	,	F_57
pll_d2_out0	,	V_85
"pll_p_cclklp"	,	L_85
clk_num	,	V_256
pll_a_params	,	V_86
clk_data	,	V_255
"clk_m"	,	L_96
i2s1_sync	,	V_101
u32	,	T_1
cclk_lp_parents	,	V_152
"tegra-kbc"	,	L_102
CLK_RESET_CCLK_RUN_POLICY_SHIFT	,	V_245
"audio0"	,	L_40
OSC_CTRL_OSC_FREQ_13MHZ	,	V_11
UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN	,	V_33
i2s3_sync	,	V_103
UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN	,	V_27
"i2s4_sync"	,	L_37
auto_clk_control	,	V_4
"pll_p_out4_cclklp"	,	L_87
OSC_CTRL_OSC_FREQ_48MHZ	,	V_17
cpu	,	V_218
"bsea"	,	L_107
audio2_2x	,	V_127
"i2s1_sync"	,	L_34
"Failed to find pmc node\n"	,	L_144
fuse_burn	,	V_189
CLK_RESET_CCLK_RUN_POLICY	,	V_244
UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT	,	F_10
pll_m_freq_table	,	V_65
pll_d2	,	V_84
audio3_2x	,	V_128
np	,	V_250
"Tegra30 clk %d: register failed with %ld\n"	,	L_146
"tegra-apbdma"	,	L_97
dsia	,	V_181
pll_x_freq_table	,	V_70
tegra_clk_register_divider	,	F_17
timer	,	V_171
"pll_c_out1"	,	L_7
pll_d2_params	,	V_83
"pclk_div"	,	L_92
apbdma	,	V_167
cml_lock	,	V_213
pll_c_out1	,	V_47
"audio0_mux"	,	L_39
"audio2_div"	,	L_58
writel	,	F_40
tegra_init_dup_clks	,	F_61
TEGRA30_CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR	,	V_222
dtv	,	V_194
"pll_p_out1_div"	,	L_9
tegra30_wait_cpu_in_reset	,	F_36
kbc	,	V_172
dev_id	,	V_206
"i2s2_sync"	,	L_35
csi	,	V_182
tegra30_enable_cpu_clock	,	F_45
clk_register_fixed_rate	,	F_34
UTMIP_PLL_CFG1_ENABLE_DLY_COUNT	,	F_12
IS_ERR	,	F_58
pllx_misc	,	V_236
of_clk_add_provider	,	F_62
SCLK_BURST_POLICY	,	V_157
tegra30_periph_clk_init	,	F_30
OSC_CTRL_OSC_FREQ_16_8MHZ	,	V_14
"i2s0_sync"	,	L_33
writel_relaxed	,	F_11
"pll_a_out0"	,	L_29
"audio4"	,	L_48
cpu_burst	,	V_232
UTMIP_PLL_CFG1	,	V_30
UTMIP_PLL_CFG2	,	V_24
"fuse"	,	L_127
"tegra-aes"	,	L_109
clk_32k	,	V_210
"pll_x"	,	L_20
CLK_SET_RATE_GATE	,	V_61
"audio1_div"	,	L_55
node	,	V_251
sysrate_lock	,	V_160
tegra30_audio_clk_init	,	F_22
"pll_p_out2_div"	,	L_11
"audio3"	,	L_46
twd	,	V_163
"tegradc.0"	,	L_117
PLLA_OUT	,	V_89
"audio2_mux"	,	L_43
pll_div_lock	,	V_54
"pll_u"	,	L_22
clk_id	,	V_207
"audio4_doubler"	,	L_63
device_node	,	V_249
pciex	,	V_186
tegra30_pmc_clk_init	,	F_26
BUG	,	F_5
"vcp"	,	L_105
"audio2"	,	L_44
periph_w_regs	,	V_191
CLK_RESET_CCLK_IDLE_POLICY_SHIFT	,	V_243
"pll_m_out1"	,	L_19
clk_csite_src	,	V_230
tegra_clk_register_sync_source	,	F_23
rtc	,	V_170
CLK_GET_RATE_NOCACHE	,	V_94
"csi"	,	L_118
PMC_CTRL	,	V_143
mux_pllmcp_clkm	,	V_195
"cclk_lp"	,	L_88
TEGRA_DIVIDER_INT	,	V_147
pll_a_freq_table	,	V_87
CLK_IS_ROOT	,	V_209
"audio1"	,	L_42
pcie	,	V_184
ERR_PTR	,	F_60
sclk_parents	,	V_156
"spdif_div"	,	L_67
pclk	,	V_162
cpu_rst_status	,	V_224
pll_c_params	,	V_38
"clk_out_3_mux"	,	L_75
pll_p_params	,	V_48
tegra30_disable_cpu_clock	,	F_47
CLK_RESET_SOURCE_CSITE	,	V_231
"timer"	,	L_100
pll_x_params	,	V_69
"pll_p_out3_cclkg"	,	L_82
tegra_clk_register_periph_gate	,	F_25
"tegra-avp"	,	L_106
i2s0_sync	,	V_100
clk_out2_parents	,	V_136
tegra_init_from_table	,	F_54
cclk_divider	,	V_238
periph_h_regs	,	V_166
pll_ref_div	,	V_6
CLK_IGNORE_UNUSED	,	V_55
name	,	V_199
tegra30_cpu_clock_suspend	,	F_50
BUG_ON	,	F_3
tegra30_cpu_out_of_reset	,	F_43
blink	,	V_145
tegra30_fixed_clk_init	,	F_33
tegra_powergate_is_powered	,	F_49
"pll_p"	,	L_8
CLK_RESET_CCLK_IDLE_POLICY	,	V_242
cclk_g_parents	,	V_148
UTMIP_PLL_CFG2_FORCE_PD_SAMP_C_POWERDOWN	,	V_29
SUPER_CCLKG_DIVIDER	,	V_146
pll_ref	,	V_217
"audio0_doubler"	,	L_51
"tegra30-hda"	,	L_133
hda2hdmi	,	V_192
audio0_2x	,	V_125
"pll_m_out1_div"	,	L_18
clk_base	,	V_2
cml0	,	V_214
TEGRA_PLLE_CONFIGURE	,	V_96
cml1	,	V_215
"spdif_doubler"	,	L_66
"kfuse"	,	L_125
stable_count	,	V_25
"audio4_2x"	,	L_65
TEGRA_PLL_FIXED	,	V_49
clk_out1_parents	,	V_131
"rtc"	,	L_98
tegra30_pll_init	,	F_14
AUDIO_SYNC_CLK_I2S2	,	V_112
usb2	,	V_179
AUDIO_SYNC_CLK_I2S3	,	V_114
usb3	,	V_180
tegra30_cpu_car_ops	,	V_260
OSC_CTRL	,	V_3
AUDIO_SYNC_CLK_I2S4	,	V_116
"tegra-ehci.2"	,	L_115
UTMIP_PLL_CFG1_XTAL_FREQ_COUNT	,	F_13
csus	,	V_174
"bsev"	,	L_108
"audio3_doubler"	,	L_60
tegra30_cpu_rail_off_ready	,	F_48
UTMIP_PLL_CFG1_FORCE_PLL_ACTIVE_POWERDOWN	,	V_34
"hclk"	,	L_91
__func__	,	V_23
"twd"	,	L_94
audio3	,	V_115
audio2	,	V_113
audio4	,	V_117
PMC_BLINK_TIMER	,	V_140
osc_frequency	,	V_22
audio1	,	V_111
audio0	,	V_109
"extern1"	,	L_71
tegra30_utmi_param_configure	,	F_7
pll_d_freq_table	,	V_79
periph_v_regs	,	V_123
CLK_RESET_PLLX_BASE	,	V_235
flags	,	V_204
pll_d_out0	,	V_82
fuse	,	V_188
"audio1_mux"	,	L_41
"audio1_doubler"	,	L_54
i2s4_sync	,	V_104
usbd	,	V_178
"spdif_2x"	,	L_68
OSC_CTRL_OSC_FREQ_MASK	,	V_5
"usb3"	,	L_114
TEGRA_POWERGATE_CPU3	,	V_228
clk_register_fixed_factor	,	F_19
TEGRA_POWERGATE_CPU1	,	V_226
TEGRA_POWERGATE_CPU2	,	V_227
"extern2"	,	L_74
vcp	,	V_175
TEGRA30_CLK_RST_CONTROLLER_CPU_CMPLX_STATUS	,	V_219
pll_u_params	,	V_73
"pll_d2"	,	L_25
"spdif"	,	L_50
input_freq	,	V_10
num_parents	,	V_201
AUDIO_SYNC_DOUBLER	,	V_120
EINVAL	,	V_253
"pll_m"	,	L_17
"pll_ref"	,	L_5
tegra_clk_apply_init_table	,	V_258
__init	,	T_2
"usb2"	,	L_112
udelay	,	F_52
tegra_periph_clk_list	,	V_198
clk_doubler_lock	,	V_121
"fuse-tegra"	,	L_128
"dsia"	,	L_116
pll_m	,	V_66
data	,	V_165
"pll_p_out2"	,	L_12
pll_d	,	V_81
pmc_base	,	V_37
pll_c	,	V_43
hclk	,	V_161
pll_e	,	V_98
spdif	,	V_119
"apbdma"	,	L_95
utmi_parameters	,	V_21
i2s2_sync	,	V_102
pll_a	,	V_88
pll_c_freq_table	,	V_41
pll_d_params	,	V_78
tegra_clk_duplicates	,	V_254
"audio3_2x"	,	L_62
clk_max	,	V_248
offset	,	V_203
"pll_p_out1"	,	L_10
PTR_ERR	,	F_59
tegra_clk_register_super_mux	,	F_28
pll_x	,	V_71
pll_p_out4	,	V_60
CLK_RESET_CCLK_DIVIDER	,	V_239
PLLE_AUX	,	V_93
pll_u	,	V_77
"Unexpected auto clock control value %d"	,	L_1
pll_p	,	V_51
pll_p_out1	,	V_56
CLK_GATE_SET_TO_DISABLE	,	V_108
pll_p_out2	,	V_57
clks	,	V_42
pll_p_out3	,	V_59
osc_ctrl	,	V_1
SYSTEM_CLK_RATE	,	V_159
"pll_p_out4"	,	L_16
cpu_pwr_status	,	V_225
con_id	,	V_205
CCLKG_BURST_POLICY	,	V_149
TEGRA_DIVIDER_2	,	V_154
tegra30_super_clk_init	,	F_27
"kfuse-tegra"	,	L_126
"sclk"	,	L_89
TEGRA_PLLU	,	V_74
tegra_clk_register_plle	,	F_21
tegra30_clock_init	,	F_55
TEGRA_DIVIDER_ROUND_UP	,	V_45
TEGRA_PLLM	,	V_63
readl	,	F_37
"pll_p_out3"	,	L_14
"pll_p_out4_cclkg"	,	L_83
pll_e_parents	,	V_91
AUDIO_SYNC_CLK_I2S0	,	V_107
AUDIO_SYNC_CLK_I2S1	,	V_110
"emc"	,	L_138
TEGRA_PLL_HAS_CPCON	,	V_39
OSC_CTRL_OSC_FREQ_38_4MHZ	,	V_15
"hclk_div"	,	L_90
cclk_lp	,	V_155
sclk	,	V_158
periph_l_regs	,	V_169
apbif	,	V_190
tegra30_put_cpu_in_reset	,	F_39
cpu_relax	,	F_38
