Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5d44ae334d07454c8852a6e6fb78de1c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot wave_display_tb_behav xil_defaultlib.wave_display_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nfaki/Desktop/ee 108/Lab 5/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/nfaki/Desktop/ee 108/Lab 5/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffre(WIDTH=9)
Compiling module xil_defaultlib.dffre(WIDTH=8)
Compiling module xil_defaultlib.tcgrom
Compiling module xil_defaultlib.wave_display
Compiling module xil_defaultlib.fake_sample_ram
Compiling module xil_defaultlib.wave_display_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot wave_display_tb_behav
