<profile>

<section name = "Vivado HLS Report for 'flightmain'" level="0">
<item name = "Date">Tue Jun  4 22:42:12 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Flight_Main</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">40, 53, 40, 53, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">12, 12, 2, -, -, 6, no</column>
<column name="- Loop 2">18, 18, 3, -, -, 6, no</column>
<column name="- Loop 3">18, 18, 3, -, -, 6, no</column>
<column name="- Loop 4">18, 18, 3, -, -, 6, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 239</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">14, -, 843, 967</column>
<column name="Memory">0, -, 32, 2</column>
<column name="Multiplexer">-, -, -, 760</column>
<column name="Register">-, -, 185, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">5, 0, ~0, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="flightmain_CTRL_s_axi_U">flightmain_CTRL_s_axi, 4, 0, 196, 180</column>
<column name="flightmain_OUT_r_m_axi_U">flightmain_OUT_r_m_axi, 2, 0, 537, 677</column>
<column name="flightmain_TEST_s_axi_U">flightmain_TEST_s_axi, 8, 0, 110, 110</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buffer_V_U">flightmain_buffer_V, 0, 32, 2, 6, 16, 1, 96</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_901_p2">+, 0, 0, 12, 3, 1</column>
<column name="i_2_fu_1098_p2">+, 0, 0, 12, 3, 1</column>
<column name="i_3_fu_1081_p2">+, 0, 0, 12, 3, 1</column>
<column name="i_4_fu_1064_p2">+, 0, 0, 12, 3, 1</column>
<column name="ret_V_1_fu_940_p2">+, 0, 0, 12, 1, 3</column>
<column name="ret_V_3_fu_996_p2">+, 0, 0, 12, 1, 3</column>
<column name="ap_predicate_op138_writereq_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op140_writereq_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op153_writereq_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op166_writereq_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op217_writeresp_state17">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op220_writeresp_state17">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_895_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="exitcond2_fu_1092_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="exitcond3_fu_1075_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="exitcond_fu_1058_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="grp_fu_747_p2">icmp, 0, 0, 13, 16, 9</column>
<column name="grp_fu_753_p2">icmp, 0, 0, 13, 16, 10</column>
<column name="grp_fu_759_p2">icmp, 0, 0, 13, 16, 9</column>
<column name="grp_fu_765_p2">icmp, 0, 0, 13, 16, 10</column>
<column name="tmp_5_fu_990_p2">icmp, 0, 0, 13, 13, 1</column>
<column name="tmp_6_fu_934_p2">icmp, 0, 0, 13, 13, 1</column>
<column name="tmp_8_fu_962_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="ap_block_state10_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">or, 0, 0, 2, 1, 1</column>
<column name="brmerge1_fu_1030_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_fu_1048_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_1042_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_1018_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp3_fu_1024_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_fu_1036_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_1_fu_1002_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_2_fu_954_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_3_fu_1010_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_s_fu_946_p3">select, 0, 0, 3, 1, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="OUT_r_AWADDR">38, 7, 32, 224</column>
<column name="OUT_r_AWLEN">15, 3, 32, 96</column>
<column name="OUT_r_WDATA">27, 5, 16, 80</column>
<column name="OUT_r_blk_n_AR">9, 2, 1, 2</column>
<column name="OUT_r_blk_n_AW">9, 2, 1, 2</column>
<column name="OUT_r_blk_n_B">9, 2, 1, 2</column>
<column name="OUT_r_blk_n_R">9, 2, 1, 2</column>
<column name="OUT_r_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_fsm">377, 86, 1, 86</column>
<column name="ap_sig_ioackin_OUT_r_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_OUT_r_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_OUT_r_WREADY">9, 2, 1, 2</column>
<column name="buffer_V_address0">41, 8, 3, 24</column>
<column name="buffer_V_address1">33, 6, 3, 18</column>
<column name="i1_reg_736">9, 2, 3, 6</column>
<column name="i2_reg_725">9, 2, 3, 6</column>
<column name="i3_reg_714">9, 2, 3, 6</column>
<column name="i_reg_703">9, 2, 3, 6</column>
<column name="reg_821">9, 2, 16, 32</column>
<column name="test_V_address0">56, 13, 12, 156</column>
<column name="test_V_d0">56, 13, 32, 416</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">85, 0, 85, 0</column>
<column name="ap_reg_ioackin_OUT_r_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_OUT_r_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_OUT_r_WREADY">1, 0, 1, 0</column>
<column name="brmerge1_reg_1212">1, 0, 1, 0</column>
<column name="brmerge_reg_1216">1, 0, 1, 0</column>
<column name="i1_reg_736">3, 0, 3, 0</column>
<column name="i2_reg_725">3, 0, 3, 0</column>
<column name="i3_reg_714">3, 0, 3, 0</column>
<column name="i_1_reg_1171">3, 0, 3, 0</column>
<column name="i_2_reg_1255">3, 0, 3, 0</column>
<column name="i_3_reg_1242">3, 0, 3, 0</column>
<column name="i_4_reg_1223">3, 0, 3, 0</column>
<column name="i_reg_703">3, 0, 3, 0</column>
<column name="p_3_reg_1208">3, 0, 3, 0</column>
<column name="p_Val2_1_reg_1199">16, 0, 16, 0</column>
<column name="p_Val2_s_reg_1186">16, 0, 16, 0</column>
<column name="reg_821">16, 0, 16, 0</column>
<column name="reg_891">16, 0, 16, 0</column>
<column name="tmp_4_reg_1176">3, 0, 64, 61</column>
<column name="tmp_8_reg_1195">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_AWADDR">in, 6, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_ARADDR">in, 6, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, array</column>
<column name="s_axi_TEST_AWVALID">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_AWREADY">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_AWADDR">in, 15, s_axi, TEST, array</column>
<column name="s_axi_TEST_WVALID">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_WREADY">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_WDATA">in, 32, s_axi, TEST, array</column>
<column name="s_axi_TEST_WSTRB">in, 4, s_axi, TEST, array</column>
<column name="s_axi_TEST_ARVALID">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_ARREADY">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_ARADDR">in, 15, s_axi, TEST, array</column>
<column name="s_axi_TEST_RVALID">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_RREADY">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_RDATA">out, 32, s_axi, TEST, array</column>
<column name="s_axi_TEST_RRESP">out, 2, s_axi, TEST, array</column>
<column name="s_axi_TEST_BVALID">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_BREADY">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_BRESP">out, 2, s_axi, TEST, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, flightmain, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, flightmain, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, flightmain, return value</column>
<column name="m_axi_OUT_r_AWVALID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWREADY">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWADDR">out, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWLEN">out, 8, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWSIZE">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWBURST">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWLOCK">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWCACHE">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWPROT">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWQOS">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWREGION">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWUSER">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WVALID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WREADY">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WDATA">out, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WSTRB">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WLAST">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WUSER">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARVALID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARREADY">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARADDR">out, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARLEN">out, 8, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARSIZE">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARBURST">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARLOCK">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARCACHE">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARPROT">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARQOS">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARREGION">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARUSER">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RVALID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RREADY">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RDATA">in, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RLAST">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RUSER">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RRESP">in, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BVALID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BREADY">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BRESP">in, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BUSER">in, 1, m_axi, OUT_r, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'OUT_wr_req', Flight_Main/flightMain.cpp:60">writereq, 8.75, 8.75, -, -, -, m_axi, request, &apos;OUT_r&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
