--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml OExp03_IP2SOC.twx OExp03_IP2SOC.ncd -o OExp03_IP2SOC.twr
OExp03_IP2SOC.pcf -ucf SOC-Sword.ucf

Design file:              OExp03_IP2SOC.ncd
Physical constraint file: OExp03_IP2SOC.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5103 paths analyzed, 501 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.622ns.
--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/sh_clk (SLICE_X45Y114.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P7SEG/sh_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.075ns (Levels of Logic = 0)
  Clock Path Skew:      -0.512ns (0.991 - 1.503)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P7SEG/sh_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y34.DQ      Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X45Y114.SR     net (fanout=306)      3.604   rst
    SLICE_X45Y114.CLK    Trck                  0.212   U6/P7SEG/sh_clk
                                                       U6/P7SEG/sh_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.075ns (0.471ns logic, 3.604ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/EN (SLICE_X35Y73.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P7SEG/EN (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.458ns (Levels of Logic = 1)
  Clock Path Skew:      -0.344ns (0.987 - 1.331)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P7SEG/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y34.DQ      Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X34Y73.A6      net (fanout=306)      2.654   rst
    SLICE_X34Y73.A       Tilo                  0.043   U6/P7SEG/S<1>
                                                       U6/P7SEG/rst_inv1_INV_0
    SLICE_X35Y73.CE      net (fanout=2)        0.301   U6/P7SEG/rst_inv
    SLICE_X35Y73.CLK     Tceck                 0.201   U6/P7SEG/S_0_1
                                                       U6/P7SEG/EN
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (0.503ns logic, 2.955ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/S_0_1 (SLICE_X35Y73.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P7SEG/S_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.458ns (Levels of Logic = 1)
  Clock Path Skew:      -0.344ns (0.987 - 1.331)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P7SEG/S_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y34.DQ      Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X34Y73.A6      net (fanout=306)      2.654   rst
    SLICE_X34Y73.A       Tilo                  0.043   U6/P7SEG/S<1>
                                                       U6/P7SEG/rst_inv1_INV_0
    SLICE_X35Y73.CE      net (fanout=2)        0.301   U6/P7SEG/rst_inv
    SLICE_X35Y73.CLK     Tceck                 0.201   U6/P7SEG/S_0_1
                                                       U6/P7SEG/S_0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (0.503ns logic, 2.955ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/sh_clk_1 (SLICE_X36Y74.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/Go_0 (FF)
  Destination:          U6/P7SEG/sh_clk_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.201ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.314 - 0.286)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/Go_0 to U6/P7SEG/sh_clk_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y75.AQ      Tcko                  0.100   U6/P7SEG/Go<1>
                                                       U6/P7SEG/Go_0
    SLICE_X36Y74.A6      net (fanout=5)        0.133   U6/P7SEG/Go<0>
    SLICE_X36Y74.CLK     Tah         (-Th)     0.032   U6/P7SEG/sh_clk_1
                                                       U6/P7SEG/state[1]_GND_13_o_Select_19_o1
                                                       U6/P7SEG/sh_clk_1
    -------------------------------------------------  ---------------------------
    Total                                      0.201ns (0.068ns logic, 0.133ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/S_0_1 (SLICE_X35Y73.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/state_FSM_FFd1 (FF)
  Destination:          U6/P7SEG/S_0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.064 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/state_FSM_FFd1 to U6/P7SEG/S_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y74.BQ      Tcko                  0.100   U6/P7SEG/state_FSM_FFd1
                                                       U6/P7SEG/state_FSM_FFd1
    SLICE_X35Y73.D6      net (fanout=5)        0.120   U6/P7SEG/state_FSM_FFd1
    SLICE_X35Y73.CLK     Tah         (-Th)     0.033   U6/P7SEG/S_0_1
                                                       U6/P7SEG/state[1]_PWR_13_o_select_17_OUT<0>1
                                                       U6/P7SEG/S_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.187ns (0.067ns logic, 0.120ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/S_0_1 (SLICE_X35Y73.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/S_0_1 (FF)
  Destination:          U6/P7SEG/S_0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.197ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/S_0_1 to U6/P7SEG/S_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y73.DQ      Tcko                  0.100   U6/P7SEG/S_0_1
                                                       U6/P7SEG/S_0_1
    SLICE_X35Y73.D3      net (fanout=1)        0.130   U6/P7SEG/S_0_1
    SLICE_X35Y73.CLK     Tah         (-Th)     0.033   U6/P7SEG/S_0_1
                                                       U6/P7SEG/state[1]_PWR_13_o_select_17_OUT<0>1
                                                       U6/P7SEG/S_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.197ns (0.067ns logic, 0.130ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.622|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5103 paths, 0 nets, and 650 connections

Design statistics:
   Minimum period:   4.622ns{1}   (Maximum frequency: 216.357MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 13 23:13:39 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 792 MB



