#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000297b76a5bb0 .scope module, "main" "main" 2 5;
 .timescale 0 0;
v00000297b7704660_0 .net "carry_generate_vector", 6 0, v00000297b7702c20_0;  1 drivers
v00000297b7702d60_0 .net "carry_generate_vector_out", 6 0, v00000297b7701760_0;  1 drivers
v00000297b7703580_0 .net "carry_propagate_vector", 6 0, v00000297b77033a0_0;  1 drivers
v00000297b7703800_0 .net "carry_propagate_vector_out", 6 0, v00000297b77011c0_0;  1 drivers
v00000297b77038a0_0 .var "first_number_a", 6 0;
v00000297b7702fe0_0 .net "g_prim", 6 0, v00000297b7703c60_0;  1 drivers
v00000297b77029a0_0 .net "g_prim_out", 6 0, v00000297b7701300_0;  1 drivers
v00000297b7703ee0_0 .net "h_prim", 6 0, v00000297b7704520_0;  1 drivers
v00000297b7704160_0 .net "half_sum_vector", 6 0, v00000297b7703760_0;  1 drivers
v00000297b7703260_0 .var "modulo_controller", 6 0;
v00000297b7703940_0 .net "p_prim", 6 0, v00000297b7704200_0;  1 drivers
v00000297b7704700_0 .net "p_prim_out", 6 0, v00000297b77014e0_0;  1 drivers
v00000297b77039e0_0 .var "second_number_b", 6 0;
v00000297b7702ea0_0 .net "sum_vector", 6 0, v00000297b7703e40_0;  1 drivers
S_00000297b7682ba0 .scope module, "ParallelPrefixStage" "ParallelPrefixStage" 2 33, 3 1 0, S_00000297b76a5bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "carry_generate_vector";
    .port_info 1 /INPUT 7 "carry_propagate_vector";
    .port_info 2 /INPUT 7 "g_prim";
    .port_info 3 /INPUT 7 "p_prim";
    .port_info 4 /OUTPUT 7 "carry_generate_vector_out";
    .port_info 5 /OUTPUT 7 "carry_propagate_vector_out";
    .port_info 6 /OUTPUT 7 "g_prim_out";
    .port_info 7 /OUTPUT 7 "p_prim_out";
v00000297b7701800_0 .var "bin_num", 2 0;
v00000297b77016c0_0 .net "carry_generate_vector", 6 0, v00000297b7702c20_0;  alias, 1 drivers
v00000297b7701760_0 .var "carry_generate_vector_out", 6 0;
v00000297b7701080_0 .var "carry_generate_vector_temp", 6 0;
v00000297b77018a0_0 .net "carry_propagate_vector", 6 0, v00000297b77033a0_0;  alias, 1 drivers
v00000297b77011c0_0 .var "carry_propagate_vector_out", 6 0;
v00000297b7701940_0 .var "carry_propagate_vector_temp", 6 0;
v00000297b7701260 .array "dots_positions", 48 0, 6 0;
v00000297b77019e0_0 .net "g_prim", 6 0, v00000297b7703c60_0;  alias, 1 drivers
v00000297b7701300_0 .var "g_prim_out", 6 0;
v00000297b77013a0_0 .var "g_prim_temp", 6 0;
v00000297b7701bc0_0 .var/i "length", 31 0;
v00000297b7701a80_0 .net "p_prim", 6 0, v00000297b7704200_0;  alias, 1 drivers
v00000297b77014e0_0 .var "p_prim_out", 6 0;
v00000297b7701b20_0 .var "p_prim_temp", 6 0;
v00000297b7701440_0 .var/i "prev_dot", 31 0;
v00000297b7701c60_0 .var/i "rows", 31 0;
v00000297b7701d00_0 .var/i "tempposition", 31 0;
E_00000297b7694a80/0 .event anyedge, v00000297b7701bc0_0, v00000297b7701c60_0, v00000297b7701d00_0, v00000297b7701800_0;
v00000297b7701260_0 .array/port v00000297b7701260, 0;
v00000297b7701260_1 .array/port v00000297b7701260, 1;
v00000297b7701260_2 .array/port v00000297b7701260, 2;
v00000297b7701260_3 .array/port v00000297b7701260, 3;
E_00000297b7694a80/1 .event anyedge, v00000297b7701260_0, v00000297b7701260_1, v00000297b7701260_2, v00000297b7701260_3;
v00000297b7701260_4 .array/port v00000297b7701260, 4;
v00000297b7701260_5 .array/port v00000297b7701260, 5;
v00000297b7701260_6 .array/port v00000297b7701260, 6;
v00000297b7701260_7 .array/port v00000297b7701260, 7;
E_00000297b7694a80/2 .event anyedge, v00000297b7701260_4, v00000297b7701260_5, v00000297b7701260_6, v00000297b7701260_7;
v00000297b7701260_8 .array/port v00000297b7701260, 8;
v00000297b7701260_9 .array/port v00000297b7701260, 9;
v00000297b7701260_10 .array/port v00000297b7701260, 10;
v00000297b7701260_11 .array/port v00000297b7701260, 11;
E_00000297b7694a80/3 .event anyedge, v00000297b7701260_8, v00000297b7701260_9, v00000297b7701260_10, v00000297b7701260_11;
v00000297b7701260_12 .array/port v00000297b7701260, 12;
v00000297b7701260_13 .array/port v00000297b7701260, 13;
v00000297b7701260_14 .array/port v00000297b7701260, 14;
v00000297b7701260_15 .array/port v00000297b7701260, 15;
E_00000297b7694a80/4 .event anyedge, v00000297b7701260_12, v00000297b7701260_13, v00000297b7701260_14, v00000297b7701260_15;
v00000297b7701260_16 .array/port v00000297b7701260, 16;
v00000297b7701260_17 .array/port v00000297b7701260, 17;
v00000297b7701260_18 .array/port v00000297b7701260, 18;
v00000297b7701260_19 .array/port v00000297b7701260, 19;
E_00000297b7694a80/5 .event anyedge, v00000297b7701260_16, v00000297b7701260_17, v00000297b7701260_18, v00000297b7701260_19;
v00000297b7701260_20 .array/port v00000297b7701260, 20;
v00000297b7701260_21 .array/port v00000297b7701260, 21;
v00000297b7701260_22 .array/port v00000297b7701260, 22;
v00000297b7701260_23 .array/port v00000297b7701260, 23;
E_00000297b7694a80/6 .event anyedge, v00000297b7701260_20, v00000297b7701260_21, v00000297b7701260_22, v00000297b7701260_23;
v00000297b7701260_24 .array/port v00000297b7701260, 24;
v00000297b7701260_25 .array/port v00000297b7701260, 25;
v00000297b7701260_26 .array/port v00000297b7701260, 26;
v00000297b7701260_27 .array/port v00000297b7701260, 27;
E_00000297b7694a80/7 .event anyedge, v00000297b7701260_24, v00000297b7701260_25, v00000297b7701260_26, v00000297b7701260_27;
v00000297b7701260_28 .array/port v00000297b7701260, 28;
v00000297b7701260_29 .array/port v00000297b7701260, 29;
v00000297b7701260_30 .array/port v00000297b7701260, 30;
v00000297b7701260_31 .array/port v00000297b7701260, 31;
E_00000297b7694a80/8 .event anyedge, v00000297b7701260_28, v00000297b7701260_29, v00000297b7701260_30, v00000297b7701260_31;
v00000297b7701260_32 .array/port v00000297b7701260, 32;
v00000297b7701260_33 .array/port v00000297b7701260, 33;
v00000297b7701260_34 .array/port v00000297b7701260, 34;
v00000297b7701260_35 .array/port v00000297b7701260, 35;
E_00000297b7694a80/9 .event anyedge, v00000297b7701260_32, v00000297b7701260_33, v00000297b7701260_34, v00000297b7701260_35;
v00000297b7701260_36 .array/port v00000297b7701260, 36;
v00000297b7701260_37 .array/port v00000297b7701260, 37;
v00000297b7701260_38 .array/port v00000297b7701260, 38;
v00000297b7701260_39 .array/port v00000297b7701260, 39;
E_00000297b7694a80/10 .event anyedge, v00000297b7701260_36, v00000297b7701260_37, v00000297b7701260_38, v00000297b7701260_39;
v00000297b7701260_40 .array/port v00000297b7701260, 40;
v00000297b7701260_41 .array/port v00000297b7701260, 41;
v00000297b7701260_42 .array/port v00000297b7701260, 42;
v00000297b7701260_43 .array/port v00000297b7701260, 43;
E_00000297b7694a80/11 .event anyedge, v00000297b7701260_40, v00000297b7701260_41, v00000297b7701260_42, v00000297b7701260_43;
v00000297b7701260_44 .array/port v00000297b7701260, 44;
v00000297b7701260_45 .array/port v00000297b7701260, 45;
v00000297b7701260_46 .array/port v00000297b7701260, 46;
v00000297b7701260_47 .array/port v00000297b7701260, 47;
E_00000297b7694a80/12 .event anyedge, v00000297b7701260_44, v00000297b7701260_45, v00000297b7701260_46, v00000297b7701260_47;
v00000297b7701260_48 .array/port v00000297b7701260, 48;
E_00000297b7694a80/13 .event anyedge, v00000297b7701260_48, v00000297b77016c0_0, v00000297b77018a0_0, v00000297b77019e0_0;
E_00000297b7694a80/14 .event anyedge, v00000297b7701a80_0, v00000297b7701940_0, v00000297b7701080_0, v00000297b7701b20_0;
E_00000297b7694a80/15 .event anyedge, v00000297b77013a0_0, v00000297b77014e0_0, v00000297b7701300_0, v00000297b77011c0_0;
E_00000297b7694a80/16 .event anyedge, v00000297b7701760_0, v00000297b7701440_0;
E_00000297b7694a80 .event/or E_00000297b7694a80/0, E_00000297b7694a80/1, E_00000297b7694a80/2, E_00000297b7694a80/3, E_00000297b7694a80/4, E_00000297b7694a80/5, E_00000297b7694a80/6, E_00000297b7694a80/7, E_00000297b7694a80/8, E_00000297b7694a80/9, E_00000297b7694a80/10, E_00000297b7694a80/11, E_00000297b7694a80/12, E_00000297b7694a80/13, E_00000297b7694a80/14, E_00000297b7694a80/15, E_00000297b7694a80/16;
S_00000297b7662220 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 24, 3 24 0, S_00000297b7682ba0;
 .timescale 0 0;
v00000297b7682f50_0 .var/i "row_num", 31 0;
S_00000297b76623b0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 25, 3 25 0, S_00000297b7662220;
 .timescale 0 0;
v00000297b76064b0_0 .var/i "position", 31 0;
S_00000297b766a5f0 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 3 27, 3 27 0, S_00000297b76623b0;
 .timescale 0 0;
v00000297b7606890_0 .var/i "i", 31 0;
S_00000297b766a780 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 3 35, 3 35 0, S_00000297b7682ba0;
 .timescale 0 0;
v00000297b76a1540_0 .var/i "row_num", 31 0;
S_00000297b76a75b0 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 3 36, 3 36 0, S_00000297b766a780;
 .timescale 0 0;
v00000297b769bf80_0 .var/i "position", 31 0;
S_00000297b76a7740 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 3 48, 3 48 0, S_00000297b7682ba0;
 .timescale 0 0;
v00000297b7701120_0 .var/i "row_num", 31 0;
S_00000297b76a78d0 .scope begin, "$ivl_for_loop10" "$ivl_for_loop10" 3 49, 3 49 0, S_00000297b76a7740;
 .timescale 0 0;
v00000297b769c2c0_0 .var/i "i", 31 0;
S_00000297b7702040 .scope module, "preprocessingStage" "PreprocessingStage" 2 22, 4 1 0, S_00000297b76a5bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /INPUT 7 "k";
    .port_info 3 /OUTPUT 7 "carry_generate_vector";
    .port_info 4 /OUTPUT 7 "carry_propagate_vector";
    .port_info 5 /OUTPUT 7 "half_sum_vector";
    .port_info 6 /OUTPUT 7 "g_prim";
    .port_info 7 /OUTPUT 7 "p_prim";
    .port_info 8 /OUTPUT 7 "h_prim";
v00000297b7701f80_0 .net "a", 6 0, v00000297b77038a0_0;  1 drivers
v00000297b77036c0 .array "a_prim", 6 0, 6 0;
v00000297b77040c0_0 .net "b", 6 0, v00000297b77039e0_0;  1 drivers
v00000297b7703f80 .array "b_prim", 6 0, 6 0;
v00000297b7702c20_0 .var "carry_generate_vector", 6 0;
v00000297b77033a0_0 .var "carry_propagate_vector", 6 0;
v00000297b7704480 .array "g", 6 0, 6 0;
v00000297b7703c60_0 .var "g_prim", 6 0;
v00000297b7702b80 .array "h", 6 0, 6 0;
v00000297b7704520_0 .var "h_prim", 6 0;
v00000297b7703760_0 .var "half_sum_vector", 6 0;
v00000297b7702860_0 .net "k", 6 0, v00000297b7703260_0;  1 drivers
v00000297b7703b20 .array "p", 6 0, 6 0;
v00000297b7704200_0 .var "p_prim", 6 0;
v00000297b7704480_0 .array/port v00000297b7704480, 0;
v00000297b7704480_1 .array/port v00000297b7704480, 1;
v00000297b7704480_2 .array/port v00000297b7704480, 2;
v00000297b7704480_3 .array/port v00000297b7704480, 3;
E_00000297b76945c0/0 .event anyedge, v00000297b7704480_0, v00000297b7704480_1, v00000297b7704480_2, v00000297b7704480_3;
v00000297b7704480_4 .array/port v00000297b7704480, 4;
v00000297b7704480_5 .array/port v00000297b7704480, 5;
v00000297b7704480_6 .array/port v00000297b7704480, 6;
v00000297b7703b20_0 .array/port v00000297b7703b20, 0;
E_00000297b76945c0/1 .event anyedge, v00000297b7704480_4, v00000297b7704480_5, v00000297b7704480_6, v00000297b7703b20_0;
v00000297b7703b20_1 .array/port v00000297b7703b20, 1;
v00000297b7703b20_2 .array/port v00000297b7703b20, 2;
v00000297b7703b20_3 .array/port v00000297b7703b20, 3;
v00000297b7703b20_4 .array/port v00000297b7703b20, 4;
E_00000297b76945c0/2 .event anyedge, v00000297b7703b20_1, v00000297b7703b20_2, v00000297b7703b20_3, v00000297b7703b20_4;
v00000297b7703b20_5 .array/port v00000297b7703b20, 5;
v00000297b7703b20_6 .array/port v00000297b7703b20, 6;
v00000297b7702b80_0 .array/port v00000297b7702b80, 0;
v00000297b7702b80_1 .array/port v00000297b7702b80, 1;
E_00000297b76945c0/3 .event anyedge, v00000297b7703b20_5, v00000297b7703b20_6, v00000297b7702b80_0, v00000297b7702b80_1;
v00000297b7702b80_2 .array/port v00000297b7702b80, 2;
v00000297b7702b80_3 .array/port v00000297b7702b80, 3;
v00000297b7702b80_4 .array/port v00000297b7702b80, 4;
v00000297b7702b80_5 .array/port v00000297b7702b80, 5;
E_00000297b76945c0/4 .event anyedge, v00000297b7702b80_2, v00000297b7702b80_3, v00000297b7702b80_4, v00000297b7702b80_5;
v00000297b7702b80_6 .array/port v00000297b7702b80, 6;
E_00000297b76945c0/5 .event anyedge, v00000297b7702b80_6;
E_00000297b76945c0 .event/or E_00000297b76945c0/0, E_00000297b76945c0/1, E_00000297b76945c0/2, E_00000297b76945c0/3, E_00000297b76945c0/4, E_00000297b76945c0/5;
v00000297b77036c0_0 .array/port v00000297b77036c0, 0;
v00000297b77036c0_1 .array/port v00000297b77036c0, 1;
v00000297b77036c0_2 .array/port v00000297b77036c0, 2;
v00000297b77036c0_3 .array/port v00000297b77036c0, 3;
E_00000297b7694140/0 .event anyedge, v00000297b77036c0_0, v00000297b77036c0_1, v00000297b77036c0_2, v00000297b77036c0_3;
v00000297b77036c0_4 .array/port v00000297b77036c0, 4;
v00000297b77036c0_5 .array/port v00000297b77036c0, 5;
v00000297b77036c0_6 .array/port v00000297b77036c0, 6;
v00000297b7703f80_0 .array/port v00000297b7703f80, 0;
E_00000297b7694140/1 .event anyedge, v00000297b77036c0_4, v00000297b77036c0_5, v00000297b77036c0_6, v00000297b7703f80_0;
v00000297b7703f80_1 .array/port v00000297b7703f80, 1;
v00000297b7703f80_2 .array/port v00000297b7703f80, 2;
v00000297b7703f80_3 .array/port v00000297b7703f80, 3;
v00000297b7703f80_4 .array/port v00000297b7703f80, 4;
E_00000297b7694140/2 .event anyedge, v00000297b7703f80_1, v00000297b7703f80_2, v00000297b7703f80_3, v00000297b7703f80_4;
v00000297b7703f80_5 .array/port v00000297b7703f80, 5;
v00000297b7703f80_6 .array/port v00000297b7703f80, 6;
E_00000297b7694140/3 .event anyedge, v00000297b7703f80_5, v00000297b7703f80_6, v00000297b77019e0_0, v00000297b7701a80_0;
E_00000297b7694140 .event/or E_00000297b7694140/0, E_00000297b7694140/1, E_00000297b7694140/2, E_00000297b7694140/3;
E_00000297b7694dc0/0 .event anyedge, v00000297b7701f80_0, v00000297b77040c0_0, v00000297b7704480_0, v00000297b7704480_1;
E_00000297b7694dc0/1 .event anyedge, v00000297b7704480_2, v00000297b7704480_3, v00000297b7704480_4, v00000297b7704480_5;
E_00000297b7694dc0/2 .event anyedge, v00000297b7704480_6, v00000297b7703b20_0, v00000297b7703b20_1, v00000297b7703b20_2;
E_00000297b7694dc0/3 .event anyedge, v00000297b7703b20_3, v00000297b7703b20_4, v00000297b7703b20_5, v00000297b7703b20_6;
E_00000297b7694dc0/4 .event anyedge, v00000297b7702860_0, v00000297b7702b80_0, v00000297b7702b80_1, v00000297b7702b80_2;
E_00000297b7694dc0/5 .event anyedge, v00000297b7702b80_3, v00000297b7702b80_4, v00000297b7702b80_5, v00000297b7702b80_6;
E_00000297b7694dc0 .event/or E_00000297b7694dc0/0, E_00000297b7694dc0/1, E_00000297b7694dc0/2, E_00000297b7694dc0/3, E_00000297b7694dc0/4, E_00000297b7694dc0/5;
S_00000297b77021d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 19, 4 19 0, S_00000297b7702040;
 .timescale 0 0;
v00000297b7701da0_0 .var/i "k", 31 0;
S_00000297b7702360 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 29, 4 29 0, S_00000297b7702040;
 .timescale 0 0;
v00000297b7701e40_0 .var/i "i", 31 0;
S_00000297b77024f0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 49, 4 49 0, S_00000297b7702040;
 .timescale 0 0;
v00000297b7701620_0 .var/i "j", 31 0;
S_00000297b7702680 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 57, 4 57 0, S_00000297b7702040;
 .timescale 0 0;
v00000297b7701ee0_0 .var/i "i", 31 0;
S_00000297b7704820 .scope module, "sumComputationStage" "SumComputationStage" 2 44, 5 1 0, S_00000297b76a5bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "half_sum_vector";
    .port_info 1 /INPUT 7 "h_prim";
    .port_info 2 /INPUT 7 "carry_generate_vector";
    .port_info 3 /INPUT 7 "g_prim";
    .port_info 4 /OUTPUT 7 "sum_vector_out";
v00000297b7703620_0 .var "_sum", 6 0;
v00000297b77034e0_0 .var "buffer_result", 6 0;
v00000297b7703d00_0 .var "c_out", 0 0;
v00000297b7702cc0_0 .var "c_prev", 0 0;
v00000297b7703bc0_0 .net "carry_generate_vector", 6 0, v00000297b7701760_0;  alias, 1 drivers
v00000297b7704020_0 .net "g_prim", 6 0, v00000297b7701300_0;  alias, 1 drivers
v00000297b7704340_0 .var "h_prev", 0 0;
v00000297b77043e0_0 .net "h_prim", 6 0, v00000297b7704520_0;  alias, 1 drivers
v00000297b77045c0_0 .net "half_sum_vector", 6 0, v00000297b7703760_0;  alias, 1 drivers
v00000297b7702ae0_0 .var/i "i", 31 0;
v00000297b7703e40_0 .var "sum_vector_out", 6 0;
E_00000297b7694f40/0 .event anyedge, v00000297b7701760_0, v00000297b7701300_0, v00000297b7703760_0, v00000297b7704520_0;
E_00000297b7694f40/1 .event anyedge, v00000297b7703d00_0, v00000297b77034e0_0, v00000297b7704340_0, v00000297b7702cc0_0;
E_00000297b7694f40/2 .event anyedge, v00000297b7703620_0;
E_00000297b7694f40 .event/or E_00000297b7694f40/0, E_00000297b7694f40/1, E_00000297b7694f40/2;
S_00000297b7705810 .scope function.vec4.u32, "buffer" "buffer" 5 35, 5 35 0, S_00000297b7704820;
 .timescale 0 0;
; Variable buffer is vec4 return value of scope S_00000297b7705810
v00000297b7702900_0 .var/i "enable_signal", 31 0;
v00000297b77042a0_0 .var/i "first_signal", 31 0;
v00000297b7703440_0 .var/i "second_signal", 31 0;
TD_main.sumComputationStage.buffer ;
    %load/vec4 v00000297b7702900_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000297b77042a0_0;
    %ret/vec4 0, 0, 32;  Assign to buffer (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000297b7703440_0;
    %ret/vec4 0, 0, 32;  Assign to buffer (store_vec4_to_lval)
T_0.1 ;
    %end;
    .scope S_00000297b7702040;
T_1 ;
    %fork t_1, S_00000297b77021d0;
    %jmp t_0;
    .scope S_00000297b77021d0;
t_1 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000297b7701da0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000297b7701da0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v00000297b7701da0_0;
    %store/vec4a v00000297b7704480, 4, 0;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v00000297b7701da0_0;
    %store/vec4a v00000297b7703b20, 4, 0;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v00000297b7701da0_0;
    %store/vec4a v00000297b7702b80, 4, 0;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v00000297b7701da0_0;
    %store/vec4a v00000297b77036c0, 4, 0;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v00000297b7701da0_0;
    %store/vec4a v00000297b7703f80, 4, 0;
    %load/vec4 v00000297b7701da0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000297b7701da0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_00000297b7702040;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_00000297b7702040;
T_2 ;
    %wait E_00000297b7694dc0;
    %fork t_3, S_00000297b7702360;
    %jmp t_2;
    .scope S_00000297b7702360;
t_3 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000297b7701e40_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000297b7701e40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_2.1, 5;
    %load/vec4 v00000297b7701f80_0;
    %load/vec4 v00000297b7701e40_0;
    %part/s 1;
    %pad/u 7;
    %load/vec4 v00000297b77040c0_0;
    %load/vec4 v00000297b7701e40_0;
    %part/s 1;
    %pad/u 7;
    %and;
    %ix/getv/s 4, v00000297b7701e40_0;
    %store/vec4a v00000297b7704480, 4, 0;
    %load/vec4 v00000297b7701f80_0;
    %load/vec4 v00000297b7701e40_0;
    %part/s 1;
    %pad/u 7;
    %load/vec4 v00000297b77040c0_0;
    %load/vec4 v00000297b7701e40_0;
    %part/s 1;
    %pad/u 7;
    %or;
    %ix/getv/s 4, v00000297b7701e40_0;
    %store/vec4a v00000297b7703b20, 4, 0;
    %ix/getv/s 4, v00000297b7701e40_0;
    %load/vec4a v00000297b7704480, 4;
    %inv;
    %ix/getv/s 4, v00000297b7701e40_0;
    %load/vec4a v00000297b7703b20, 4;
    %and;
    %ix/getv/s 4, v00000297b7701e40_0;
    %store/vec4a v00000297b7702b80, 4, 0;
    %load/vec4 v00000297b7702860_0;
    %load/vec4 v00000297b7701e40_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %ix/getv/s 4, v00000297b7701e40_0;
    %load/vec4a v00000297b7702b80, 4;
    %ix/getv/s 4, v00000297b7701e40_0;
    %store/vec4a v00000297b77036c0, 4, 0;
    %jmp T_2.3;
T_2.2 ;
    %ix/getv/s 4, v00000297b7701e40_0;
    %load/vec4a v00000297b7702b80, 4;
    %inv;
    %ix/getv/s 4, v00000297b7701e40_0;
    %store/vec4a v00000297b77036c0, 4, 0;
T_2.3 ;
    %load/vec4 v00000297b7701e40_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v00000297b7702860_0;
    %load/vec4 v00000297b7701e40_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %ix/getv/s 4, v00000297b7701e40_0;
    %load/vec4a v00000297b7703b20, 4;
    %load/vec4 v00000297b7701e40_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v00000297b7703f80, 4, 0;
    %jmp T_2.7;
T_2.6 ;
    %ix/getv/s 4, v00000297b7701e40_0;
    %load/vec4a v00000297b7704480, 4;
    %load/vec4 v00000297b7701e40_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v00000297b7703f80, 4, 0;
T_2.7 ;
T_2.4 ;
    %load/vec4 v00000297b7701e40_0;
    %subi 1, 0, 32;
    %store/vec4 v00000297b7701e40_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_00000297b7702040;
t_2 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000297b7702040;
T_3 ;
    %wait E_00000297b7694140;
    %fork t_5, S_00000297b77024f0;
    %jmp t_4;
    .scope S_00000297b77024f0;
t_5 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000297b7701620_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000297b7701620_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v00000297b7701620_0;
    %load/vec4a v00000297b77036c0, 4;
    %ix/getv/s 4, v00000297b7701620_0;
    %load/vec4a v00000297b7703f80, 4;
    %and;
    %pad/u 1;
    %ix/getv/s 4, v00000297b7701620_0;
    %store/vec4 v00000297b7703c60_0, 4, 1;
    %ix/getv/s 4, v00000297b7701620_0;
    %load/vec4a v00000297b77036c0, 4;
    %ix/getv/s 4, v00000297b7701620_0;
    %load/vec4a v00000297b7703f80, 4;
    %or;
    %pad/u 1;
    %ix/getv/s 4, v00000297b7701620_0;
    %store/vec4 v00000297b7704200_0, 4, 1;
    %load/vec4 v00000297b7703c60_0;
    %load/vec4 v00000297b7701620_0;
    %part/s 1;
    %inv;
    %load/vec4 v00000297b7704200_0;
    %load/vec4 v00000297b7701620_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v00000297b7701620_0;
    %store/vec4 v00000297b7704520_0, 4, 1;
    %load/vec4 v00000297b7701620_0;
    %subi 1, 0, 32;
    %store/vec4 v00000297b7701620_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_00000297b7702040;
t_4 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000297b7702040;
T_4 ;
    %wait E_00000297b76945c0;
    %fork t_7, S_00000297b7702680;
    %jmp t_6;
    .scope S_00000297b7702680;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000297b7701ee0_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000297b7701ee0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_4.1, 5;
    %ix/getv/s 4, v00000297b7701ee0_0;
    %load/vec4a v00000297b7704480, 4;
    %pad/u 1;
    %ix/getv/s 4, v00000297b7701ee0_0;
    %store/vec4 v00000297b7702c20_0, 4, 1;
    %ix/getv/s 4, v00000297b7701ee0_0;
    %load/vec4a v00000297b7703b20, 4;
    %pad/u 1;
    %ix/getv/s 4, v00000297b7701ee0_0;
    %store/vec4 v00000297b77033a0_0, 4, 1;
    %ix/getv/s 4, v00000297b7701ee0_0;
    %load/vec4a v00000297b7702b80, 4;
    %pad/u 1;
    %ix/getv/s 4, v00000297b7701ee0_0;
    %store/vec4 v00000297b7703760_0, 4, 1;
    %load/vec4 v00000297b7701ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000297b7701ee0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_00000297b7702040;
t_6 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000297b7682ba0;
T_5 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v00000297b7701bc0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_00000297b7682ba0;
T_6 ;
    %wait E_00000297b7694a80;
    %vpi_func 3 23 "$clog2" 32, v00000297b7701bc0_0 {0 0 0};
    %store/vec4 v00000297b7701c60_0, 0, 32;
    %fork t_9, S_00000297b7662220;
    %jmp t_8;
    .scope S_00000297b7662220;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000297b7682f50_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000297b7682f50_0;
    %load/vec4 v00000297b7701c60_0;
    %cmp/s;
    %jmp/0xz T_6.1, 5;
    %fork t_11, S_00000297b76623b0;
    %jmp t_10;
    .scope S_00000297b76623b0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000297b76064b0_0, 0, 32;
T_6.2 ;
    %load/vec4 v00000297b76064b0_0;
    %load/vec4 v00000297b7701bc0_0;
    %cmp/s;
    %jmp/0xz T_6.3, 5;
    %load/vec4 v00000297b76064b0_0;
    %store/vec4 v00000297b7701d00_0, 0, 32;
    %fork t_13, S_00000297b766a5f0;
    %jmp t_12;
    .scope S_00000297b766a5f0;
t_13 ;
    %load/vec4 v00000297b7701c60_0;
    %subi 1, 0, 32;
    %store/vec4 v00000297b7606890_0, 0, 32;
T_6.4 ;
    %load/vec4 v00000297b7606890_0;
    %cmpi/s 4294967295, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.5, 5;
    %load/vec4 v00000297b7701d00_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %ix/getv/s 4, v00000297b7606890_0;
    %store/vec4 v00000297b7701800_0, 4, 1;
    %load/vec4 v00000297b7701d00_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %store/vec4 v00000297b7701d00_0, 0, 32;
    %load/vec4 v00000297b7606890_0;
    %subi 1, 0, 32;
    %store/vec4 v00000297b7606890_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %end;
    .scope S_00000297b76623b0;
t_12 %join;
    %vpi_call 3 31 "$display", "bin_num = %b", v00000297b7701800_0 {0 0 0};
    %load/vec4 v00000297b7701800_0;
    %load/vec4 v00000297b7682f50_0;
    %part/s 1;
    %pad/u 7;
    %load/vec4 v00000297b7682f50_0;
    %pad/s 35;
    %pad/s 38;
    %muli 7, 0, 38;
    %pad/s 39;
    %load/vec4 v00000297b76064b0_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000297b7701260, 4, 0;
    %load/vec4 v00000297b76064b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000297b76064b0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_00000297b7662220;
t_10 %join;
    %load/vec4 v00000297b7682f50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000297b7682f50_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000297b7682ba0;
t_8 %join;
    %fork t_15, S_00000297b766a780;
    %jmp t_14;
    .scope S_00000297b766a780;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000297b76a1540_0, 0, 32;
T_6.6 ;
    %load/vec4 v00000297b76a1540_0;
    %load/vec4 v00000297b7701c60_0;
    %cmp/s;
    %jmp/0xz T_6.7, 5;
    %fork t_17, S_00000297b76a75b0;
    %jmp t_16;
    .scope S_00000297b76a75b0;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000297b769bf80_0, 0, 32;
T_6.8 ;
    %load/vec4 v00000297b769bf80_0;
    %load/vec4 v00000297b7701bc0_0;
    %cmp/s;
    %jmp/0xz T_6.9, 5;
    %load/vec4 v00000297b76a1540_0;
    %pad/s 35;
    %pad/s 38;
    %muli 7, 0, 38;
    %pad/s 39;
    %load/vec4 v00000297b769bf80_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000297b7701260, 4;
    %vpi_call 3 37 "$display", "dots_positions[%0d][%0d] = %0d", v00000297b76a1540_0, v00000297b769bf80_0, S<0,vec4,u7> {1 0 0};
    %load/vec4 v00000297b769bf80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000297b769bf80_0, 0, 32;
    %jmp T_6.8;
T_6.9 ;
    %end;
    .scope S_00000297b766a780;
t_16 %join;
    %load/vec4 v00000297b76a1540_0;
    %addi 1, 0, 32;
    %store/vec4 v00000297b76a1540_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %end;
    .scope S_00000297b7682ba0;
t_14 %join;
    %load/vec4 v00000297b77016c0_0;
    %store/vec4 v00000297b7701080_0, 0, 7;
    %load/vec4 v00000297b77018a0_0;
    %store/vec4 v00000297b7701940_0, 0, 7;
    %load/vec4 v00000297b77019e0_0;
    %store/vec4 v00000297b77013a0_0, 0, 7;
    %load/vec4 v00000297b7701a80_0;
    %store/vec4 v00000297b7701b20_0, 0, 7;
    %load/vec4 v00000297b77016c0_0;
    %store/vec4 v00000297b7701760_0, 0, 7;
    %load/vec4 v00000297b77018a0_0;
    %store/vec4 v00000297b77011c0_0, 0, 7;
    %load/vec4 v00000297b77019e0_0;
    %store/vec4 v00000297b7701300_0, 0, 7;
    %load/vec4 v00000297b7701a80_0;
    %store/vec4 v00000297b77014e0_0, 0, 7;
    %fork t_19, S_00000297b76a7740;
    %jmp t_18;
    .scope S_00000297b76a7740;
t_19 ;
    %load/vec4 v00000297b7701c60_0;
    %subi 1, 0, 32;
    %store/vec4 v00000297b7701120_0, 0, 32;
T_6.10 ;
    %load/vec4 v00000297b7701120_0;
    %cmpi/s 4294967295, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.11, 5;
    %fork t_21, S_00000297b76a78d0;
    %jmp t_20;
    .scope S_00000297b76a78d0;
t_21 ;
    %load/vec4 v00000297b7701bc0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000297b769c2c0_0, 0, 32;
T_6.12 ;
    %load/vec4 v00000297b769c2c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_6.13, 5;
    %load/vec4 v00000297b7701120_0;
    %pad/s 35;
    %pad/s 38;
    %muli 7, 0, 38;
    %pad/s 39;
    %load/vec4 v00000297b769c2c0_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000297b7701260, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %load/vec4 v00000297b7701120_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.16, 4;
    %load/vec4 v00000297b7701940_0;
    %load/vec4 v00000297b769c2c0_0;
    %part/s 1;
    %load/vec4 v00000297b7701940_0;
    %load/vec4 v00000297b769c2c0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %and;
    %ix/getv/s 4, v00000297b769c2c0_0;
    %store/vec4 v00000297b77011c0_0, 4, 1;
    %load/vec4 v00000297b7701940_0;
    %load/vec4 v00000297b769c2c0_0;
    %part/s 1;
    %load/vec4 v00000297b7701080_0;
    %load/vec4 v00000297b769c2c0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %and;
    %load/vec4 v00000297b7701080_0;
    %load/vec4 v00000297b769c2c0_0;
    %part/s 1;
    %or;
    %ix/getv/s 4, v00000297b769c2c0_0;
    %store/vec4 v00000297b7701760_0, 4, 1;
    %load/vec4 v00000297b7701b20_0;
    %load/vec4 v00000297b769c2c0_0;
    %part/s 1;
    %load/vec4 v00000297b7701b20_0;
    %load/vec4 v00000297b769c2c0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %and;
    %ix/getv/s 4, v00000297b769c2c0_0;
    %store/vec4 v00000297b77014e0_0, 4, 1;
    %load/vec4 v00000297b7701b20_0;
    %load/vec4 v00000297b769c2c0_0;
    %part/s 1;
    %load/vec4 v00000297b77013a0_0;
    %load/vec4 v00000297b769c2c0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %and;
    %load/vec4 v00000297b77013a0_0;
    %load/vec4 v00000297b769c2c0_0;
    %part/s 1;
    %or;
    %ix/getv/s 4, v00000297b769c2c0_0;
    %store/vec4 v00000297b7701300_0, 4, 1;
    %load/vec4 v00000297b77014e0_0;
    %load/vec4 v00000297b769c2c0_0;
    %part/s 1;
    %ix/getv/s 4, v00000297b769c2c0_0;
    %store/vec4 v00000297b7701b20_0, 4, 1;
    %load/vec4 v00000297b7701300_0;
    %load/vec4 v00000297b769c2c0_0;
    %part/s 1;
    %ix/getv/s 4, v00000297b769c2c0_0;
    %store/vec4 v00000297b77013a0_0, 4, 1;
    %load/vec4 v00000297b77011c0_0;
    %load/vec4 v00000297b769c2c0_0;
    %part/s 1;
    %ix/getv/s 4, v00000297b769c2c0_0;
    %store/vec4 v00000297b7701940_0, 4, 1;
    %load/vec4 v00000297b7701760_0;
    %load/vec4 v00000297b769c2c0_0;
    %part/s 1;
    %ix/getv/s 4, v00000297b769c2c0_0;
    %store/vec4 v00000297b7701080_0, 4, 1;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v00000297b769c2c0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000297b7701440_0, 0, 32;
T_6.18 ;
    %load/vec4 v00000297b7701120_0;
    %addi 1, 0, 32;
    %pad/s 35;
    %pad/s 38;
    %muli 7, 0, 38;
    %pad/s 39;
    %load/vec4 v00000297b7701440_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000297b7701260, 4;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz T_6.19, 4;
    %load/vec4 v00000297b7701440_0;
    %subi 1, 0, 32;
    %store/vec4 v00000297b7701440_0, 0, 32;
    %jmp T_6.18;
T_6.19 ;
    %load/vec4 v00000297b7701440_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.20, 5;
    %vpi_call 3 67 "$display", "prev_dot = %0d", v00000297b7701440_0 {0 0 0};
    %load/vec4 v00000297b7701940_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %part/s 1;
    %load/vec4 v00000297b7701940_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b7701440_0;
    %sub;
    %part/s 1;
    %and;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v00000297b77011c0_0, 4, 1;
    %load/vec4 v00000297b7701940_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %part/s 1;
    %load/vec4 v00000297b7701080_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b7701440_0;
    %sub;
    %part/s 1;
    %and;
    %load/vec4 v00000297b7701080_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %part/s 1;
    %or;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v00000297b7701760_0, 4, 1;
    %load/vec4 v00000297b7701b20_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %part/s 1;
    %load/vec4 v00000297b7701b20_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b7701440_0;
    %sub;
    %part/s 1;
    %and;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v00000297b77014e0_0, 4, 1;
    %load/vec4 v00000297b7701b20_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %part/s 1;
    %load/vec4 v00000297b77013a0_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b7701440_0;
    %sub;
    %part/s 1;
    %and;
    %load/vec4 v00000297b77013a0_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %part/s 1;
    %or;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v00000297b7701300_0, 4, 1;
    %load/vec4 v00000297b77014e0_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %part/s 1;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v00000297b7701b20_0, 4, 1;
    %load/vec4 v00000297b7701300_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %part/s 1;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v00000297b77013a0_0, 4, 1;
    %load/vec4 v00000297b77011c0_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %part/s 1;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v00000297b7701940_0, 4, 1;
    %load/vec4 v00000297b7701760_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %part/s 1;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v00000297b769c2c0_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v00000297b7701080_0, 4, 1;
T_6.20 ;
T_6.17 ;
T_6.14 ;
    %load/vec4 v00000297b769c2c0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000297b769c2c0_0, 0, 32;
    %jmp T_6.12;
T_6.13 ;
    %end;
    .scope S_00000297b76a7740;
t_20 %join;
    %load/vec4 v00000297b7701120_0;
    %subi 1, 0, 32;
    %store/vec4 v00000297b7701120_0, 0, 32;
    %jmp T_6.10;
T_6.11 ;
    %end;
    .scope S_00000297b7682ba0;
t_18 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000297b7704820;
T_7 ;
    %wait E_00000297b7694f40;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000297b7703620_0, 0, 7;
    %load/vec4 v00000297b7703bc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000297b7704020_0;
    %parti/s 1, 0, 2;
    %or;
    %store/vec4 v00000297b7703d00_0, 0, 1;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000297b7702ae0_0, 0, 32;
T_7.0 ;
    %load/vec4 v00000297b7702ae0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_7.1, 5;
    %load/vec4 v00000297b7702ae0_0;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v00000297b77045c0_0;
    %load/vec4 v00000297b7702ae0_0;
    %part/s 1;
    %pad/u 32;
    %load/vec4 v00000297b77043e0_0;
    %load/vec4 v00000297b7702ae0_0;
    %part/s 1;
    %pad/u 32;
    %load/vec4 v00000297b7703d00_0;
    %pad/u 32;
    %store/vec4 v00000297b7702900_0, 0, 32;
    %store/vec4 v00000297b7703440_0, 0, 32;
    %store/vec4 v00000297b77042a0_0, 0, 32;
    %callf/vec4 TD_main.sumComputationStage.buffer, S_00000297b7705810;
    %pad/s 7;
    %store/vec4 v00000297b77034e0_0, 0, 7;
    %load/vec4 v00000297b77034e0_0;
    %pad/u 1;
    %ix/getv/s 4, v00000297b7702ae0_0;
    %store/vec4 v00000297b7703620_0, 4, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000297b7703bc0_0;
    %load/vec4 v00000297b7702ae0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %pad/u 32;
    %load/vec4 v00000297b7704020_0;
    %load/vec4 v00000297b7702ae0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %pad/u 32;
    %load/vec4 v00000297b7703d00_0;
    %pad/u 32;
    %store/vec4 v00000297b7702900_0, 0, 32;
    %store/vec4 v00000297b7703440_0, 0, 32;
    %store/vec4 v00000297b77042a0_0, 0, 32;
    %callf/vec4 TD_main.sumComputationStage.buffer, S_00000297b7705810;
    %pad/s 7;
    %store/vec4 v00000297b77034e0_0, 0, 7;
    %load/vec4 v00000297b77034e0_0;
    %pad/u 1;
    %store/vec4 v00000297b7702cc0_0, 0, 1;
    %load/vec4 v00000297b77045c0_0;
    %load/vec4 v00000297b7702ae0_0;
    %part/s 1;
    %pad/u 32;
    %load/vec4 v00000297b77043e0_0;
    %load/vec4 v00000297b7702ae0_0;
    %part/s 1;
    %pad/u 32;
    %load/vec4 v00000297b7703d00_0;
    %pad/u 32;
    %store/vec4 v00000297b7702900_0, 0, 32;
    %store/vec4 v00000297b7703440_0, 0, 32;
    %store/vec4 v00000297b77042a0_0, 0, 32;
    %callf/vec4 TD_main.sumComputationStage.buffer, S_00000297b7705810;
    %pad/s 7;
    %store/vec4 v00000297b77034e0_0, 0, 7;
    %load/vec4 v00000297b77034e0_0;
    %pad/u 1;
    %store/vec4 v00000297b7704340_0, 0, 1;
    %load/vec4 v00000297b7704340_0;
    %load/vec4 v00000297b7702cc0_0;
    %xor;
    %ix/getv/s 4, v00000297b7702ae0_0;
    %store/vec4 v00000297b7703620_0, 4, 1;
T_7.3 ;
    %load/vec4 v00000297b7702ae0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000297b7702ae0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v00000297b7703620_0;
    %store/vec4 v00000297b7703e40_0, 0, 7;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000297b76a5bb0;
T_8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000297b77038a0_0, 0, 7;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000297b77039e0_0, 0, 7;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000297b7703260_0, 0, 7;
    %delay 100, 0;
    %vpi_call 2 57 "$display", "a = %b", v00000297b77038a0_0 {0 0 0};
    %vpi_call 2 58 "$display", "b = %b", v00000297b77039e0_0 {0 0 0};
    %vpi_call 2 59 "$display", "k = %b", v00000297b7703260_0 {0 0 0};
    %vpi_call 2 60 "$display" {0 0 0};
    %vpi_call 2 61 "$display", "half sum vector (h) = %b", v00000297b7704160_0 {0 0 0};
    %vpi_call 2 62 "$display", "carry propagate vector (p) = %b", v00000297b7703580_0 {0 0 0};
    %vpi_call 2 63 "$display", "carry generate vector (g) = %b", v00000297b7704660_0 {0 0 0};
    %vpi_call 2 64 "$display" {0 0 0};
    %vpi_call 2 65 "$display", "half sum from enveloped cells (h`) = %b", v00000297b7703ee0_0 {0 0 0};
    %vpi_call 2 66 "$display", "carry propagate vector from enveloped cells (p`) = %b", v00000297b7703940_0 {0 0 0};
    %vpi_call 2 67 "$display", "carry generate vector from enveloped cells (g`) = %b", v00000297b7702fe0_0 {0 0 0};
    %vpi_call 2 68 "$display" {0 0 0};
    %vpi_call 2 69 "$display" {0 0 0};
    %vpi_call 2 70 "$display", "half sum vector (h) = %b", v00000297b7704160_0 {0 0 0};
    %vpi_call 2 71 "$display", "carry propagate vector (p) = %b", v00000297b7703800_0 {0 0 0};
    %vpi_call 2 72 "$display", "carry generate vector (g) = %b", v00000297b7702d60_0 {0 0 0};
    %vpi_call 2 73 "$display" {0 0 0};
    %vpi_call 2 74 "$display", "half sum from enveloped cells (h`) = %b", v00000297b7703ee0_0 {0 0 0};
    %vpi_call 2 75 "$display", "carry propagate vector from enveloped cells (p`) = %b", v00000297b7704700_0 {0 0 0};
    %vpi_call 2 76 "$display", "carry generate vector from enveloped cells (g`) = %b", v00000297b77029a0_0 {0 0 0};
    %vpi_call 2 77 "$display" {0 0 0};
    %vpi_call 2 78 "$display", "sum vector = %b", v00000297b7702ea0_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Main.v";
    "./ParallelPrefixStage.v";
    "./PreprocessingStage.v";
    "./SumComputationStage.v";
