
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.99

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.28 source latency a_reg[1]$_DFFE_PN0P_/CLK ^
  -0.28 target latency product[14]$_DFFE_PN0N_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.00    1.20 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.25    0.00    1.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    35    0.53    0.26    0.25    1.45 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.26    0.00    1.45 ^ a_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.45   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00    0.15 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.07    0.14    0.28 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.07    0.00    0.28 ^ a_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.28   clock reconvergence pessimism
                          0.26    0.54   library removal time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                  0.91   slack (MET)


Startpoint: multiplicand[2] (input port clocked by core_clock)
Endpoint: a_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v multiplicand[2] (in)
                                         multiplicand[2] (net)
                  0.00    0.00    0.20 v input3/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.10    0.19    0.19    0.39 v input3/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net4 (net)
                  0.19    0.00    0.39 v _518_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.22    0.62 v _518_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _002_ (net)
                  0.07    0.00    0.62 v a_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.62   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00    0.15 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.07    0.14    0.28 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.07    0.00    0.28 ^ a_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00    0.28   clock reconvergence pessimism
                          0.05    0.33   library hold time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: product[10]$_DFFE_PN0N_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.00    1.20 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.25    0.00    1.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    35    0.53    0.26    0.25    1.45 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.26    0.00    1.45 ^ product[10]$_DFFE_PN0N_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.45   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.19    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00   10.15 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.08    0.06    0.13   10.28 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.06    0.00   10.28 ^ product[10]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.28   clock reconvergence pessimism
                          0.08   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                  8.91   slack (MET)


Startpoint: b_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00    0.15 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.09    0.06    0.13    0.28 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0__leaf_clk (net)
                  0.06    0.00    0.28 ^ b_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    10    0.12    0.28    0.64    0.93 ^ b_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         b_reg[1] (net)
                  0.28    0.00    0.93 ^ _493_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.27    1.20 v _493_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _035_ (net)
                  0.07    0.00    1.20 v _494_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.07    0.16    1.36 v _494_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _321_ (net)
                  0.07    0.00    1.36 v _672_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.16    0.36    1.72 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _332_ (net)
                  0.16    0.00    1.72 ^ _509_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     4    0.06    0.16    0.13    1.84 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _212_ (net)
                  0.16    0.00    1.84 v _651_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     4    0.06    0.20    0.84    2.69 ^ _651_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _267_ (net)
                  0.20    0.00    2.69 ^ _653_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.46    3.14 v _653_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _274_ (net)
                  0.19    0.00    3.14 v _654_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.54    3.68 ^ _654_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _277_ (net)
                  0.17    0.00    3.68 ^ _484_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    3.76 v _484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _353_ (net)
                  0.09    0.00    3.76 v _680_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.06    0.24    0.42    4.18 ^ _680_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _356_ (net)
                  0.24    0.00    4.18 ^ _566_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.12    0.22    4.40 ^ _566_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _067_ (net)
                  0.12    0.00    4.40 ^ _582_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.10    0.20    4.61 ^ _582_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _082_ (net)
                  0.10    0.00    4.61 ^ _587_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.13    0.07    4.68 v _587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _087_ (net)
                  0.13    0.00    4.68 v _588_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.33    5.01 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _088_ (net)
                  0.06    0.00    5.01 ^ _589_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.16    5.16 ^ _589_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _023_ (net)
                  0.06    0.00    5.16 ^ product[15]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  5.16   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.19    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00   10.15 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.09    0.06    0.13   10.28 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.06    0.00   10.28 ^ product[15]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.28   clock reconvergence pessimism
                         -0.13   10.15   library setup time
                                 10.15   data required time
-----------------------------------------------------------------------------
                                 10.15   data required time
                                 -5.16   data arrival time
-----------------------------------------------------------------------------
                                  4.99   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: product[10]$_DFFE_PN0N_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.00    1.20 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.25    0.00    1.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    35    0.53    0.26    0.25    1.45 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.26    0.00    1.45 ^ product[10]$_DFFE_PN0N_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.45   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.19    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00   10.15 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.08    0.06    0.13   10.28 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.06    0.00   10.28 ^ product[10]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.28   clock reconvergence pessimism
                          0.08   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                  8.91   slack (MET)


Startpoint: b_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00    0.15 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.09    0.06    0.13    0.28 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0__leaf_clk (net)
                  0.06    0.00    0.28 ^ b_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    10    0.12    0.28    0.64    0.93 ^ b_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         b_reg[1] (net)
                  0.28    0.00    0.93 ^ _493_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.27    1.20 v _493_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _035_ (net)
                  0.07    0.00    1.20 v _494_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.07    0.16    1.36 v _494_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _321_ (net)
                  0.07    0.00    1.36 v _672_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.16    0.36    1.72 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _332_ (net)
                  0.16    0.00    1.72 ^ _509_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     4    0.06    0.16    0.13    1.84 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _212_ (net)
                  0.16    0.00    1.84 v _651_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     4    0.06    0.20    0.84    2.69 ^ _651_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _267_ (net)
                  0.20    0.00    2.69 ^ _653_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.46    3.14 v _653_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _274_ (net)
                  0.19    0.00    3.14 v _654_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.54    3.68 ^ _654_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _277_ (net)
                  0.17    0.00    3.68 ^ _484_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    3.76 v _484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _353_ (net)
                  0.09    0.00    3.76 v _680_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.06    0.24    0.42    4.18 ^ _680_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _356_ (net)
                  0.24    0.00    4.18 ^ _566_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.12    0.22    4.40 ^ _566_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _067_ (net)
                  0.12    0.00    4.40 ^ _582_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.10    0.20    4.61 ^ _582_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _082_ (net)
                  0.10    0.00    4.61 ^ _587_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.13    0.07    4.68 v _587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _087_ (net)
                  0.13    0.00    4.68 v _588_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.33    5.01 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _088_ (net)
                  0.06    0.00    5.01 ^ _589_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.16    5.16 ^ _589_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _023_ (net)
                  0.06    0.00    5.16 ^ product[15]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  5.16   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.19    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00   10.15 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.09    0.06    0.13   10.28 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.06    0.00   10.28 ^ product[15]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.28   clock reconvergence pessimism
                         -0.13   10.15   library setup time
                                 10.15   data required time
-----------------------------------------------------------------------------
                                 10.15   data required time
                                 -5.16   data arrival time
-----------------------------------------------------------------------------
                                  4.99   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.3770391941070557

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8489

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.21549654006958008

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9659

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: b_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.28 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.28 ^ b_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.64    0.93 ^ b_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.27    1.20 v _493_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.16    1.36 v _494_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.36    1.72 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.13    1.84 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
   0.84    2.69 ^ _651_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
   0.46    3.14 v _653_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.54    3.68 ^ _654_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.08    3.76 v _484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.42    4.18 ^ _680_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.22    4.40 ^ _566_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.20    4.61 ^ _582_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.07    4.68 v _587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.33    5.01 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.16    5.16 ^ _589_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    5.16 ^ product[15]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           5.16   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13   10.28 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.28 ^ product[15]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   10.28   clock reconvergence pessimism
  -0.13   10.15   library setup time
          10.15   data required time
---------------------------------------------------------
          10.15   data required time
          -5.16   data arrival time
---------------------------------------------------------
           4.99   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: done$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.28 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.28 ^ state[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.43    0.71 v state[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.11    0.82 ^ _532_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.05    0.88 v _533_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.00    0.88 v done$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           0.88   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.28 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.28 ^ done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00    0.28   clock reconvergence pessimism
   0.05    0.33   library hold time
           0.33   data required time
---------------------------------------------------------
           0.33   data required time
          -0.88   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2810

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2841

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.1633

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
4.9852

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
96.550656

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.57e-03   4.16e-03   2.28e-08   1.27e-02   8.9%
Combinational          7.86e-02   4.57e-02   7.73e-08   1.24e-01  87.1%
Clock                  3.75e-03   1.88e-03   2.08e-07   5.62e-03   3.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.09e-02   5.18e-02   3.08e-07   1.43e-01 100.0%
                          63.7%      36.3%       0.0%
