--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml esita.twx esita.ncd -o esita.twr esita.pcf -ucf pin.ucf

Design file:              esita.ncd
Physical constraint file: esita.pcf
Device,package,speed:     xc3s250e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sayi_1<0>      |cikis<0>       |   10.064|
sayi_1<0>      |cikis<1>       |   11.062|
sayi_1<0>      |cikis<2>       |   11.071|
sayi_1<0>      |cikis<3>       |   11.611|
sayi_1<0>      |led            |   10.117|
sayi_1<1>      |cikis<0>       |    9.609|
sayi_1<1>      |cikis<1>       |   10.607|
sayi_1<1>      |cikis<2>       |   10.616|
sayi_1<1>      |cikis<3>       |   11.156|
sayi_1<1>      |led            |    9.662|
sayi_1<2>      |cikis<0>       |    8.766|
sayi_1<2>      |cikis<1>       |    9.764|
sayi_1<2>      |cikis<2>       |    9.773|
sayi_1<2>      |cikis<3>       |   10.313|
sayi_1<2>      |led            |    8.819|
sayi_1<3>      |cikis<0>       |    9.803|
sayi_1<3>      |cikis<1>       |   10.801|
sayi_1<3>      |cikis<2>       |   10.810|
sayi_1<3>      |cikis<3>       |   11.350|
sayi_1<3>      |led            |    9.856|
sayi_2<0>      |cikis<0>       |    9.239|
sayi_2<0>      |cikis<1>       |   10.237|
sayi_2<0>      |cikis<2>       |   10.246|
sayi_2<0>      |cikis<3>       |   10.786|
sayi_2<0>      |led            |    9.292|
sayi_2<1>      |cikis<0>       |   10.193|
sayi_2<1>      |cikis<1>       |   11.191|
sayi_2<1>      |cikis<2>       |   11.200|
sayi_2<1>      |cikis<3>       |   11.740|
sayi_2<1>      |led            |   10.246|
sayi_2<2>      |cikis<0>       |    9.402|
sayi_2<2>      |cikis<1>       |   10.400|
sayi_2<2>      |cikis<2>       |   10.409|
sayi_2<2>      |cikis<3>       |   10.949|
sayi_2<2>      |led            |    9.455|
sayi_2<3>      |cikis<0>       |    9.018|
sayi_2<3>      |cikis<1>       |   10.016|
sayi_2<3>      |cikis<2>       |   10.025|
sayi_2<3>      |cikis<3>       |   10.565|
sayi_2<3>      |led            |    9.071|
---------------+---------------+---------+


Analysis completed Fri May 20 19:09:08 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 135 MB



