<root><simulation><result_generated_time />2023-05-17 20:23:35<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 28, 'OX': 28, 'IY': 30, 'IX': 30, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 256}<im2col_enable />False<total_MAC_operation />1806336<total_data_size_element />{'W': 2304, 'I': 230400, 'O': 200704}<total_data_reuse />{'W': 784, 'I': 7.84, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />2</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 30, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 25165824, 34359738368], 'I': [512, 25165824, 34359738368], 'O': [512, 25165824, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [384, 384], [2048, 2048]], 'I': [[64, 64], [384, 384], [2048, 2048]], 'O': [[64, 64], [384, 384], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 20.258474999999997, 93.2871], 'I': [0.000693826, 20.258474999999997, 93.2871], 'O': [0.000693826, 20.258474999999997, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [960, 1, 1], 'O': [960, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 30)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 30)], [('OY', 32)]], [], []]<O />[[], [[('OX', 30)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 28, 'OX': 28, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('FX', 3), ('FY', 3)], [], []]<I />[[('FX', 3), ('FY', 3)], [], []]<O />[[('FX', 3), ('FY', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 1, 1, 1], 'I': [1.0, 7.84, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [72, 7200, 7200], 'O': [8, 6272, 6272], 'O_partial': [8, 0, 0], 'O_final': [0, 6272, 6272]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.14, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.0, 0.0], 'I': [0.14, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [72, 7200, 7200], 'O': [8, 6272, 6272], 'O_partial': [8, 0, 0], 'O_final': [0, 6272, 6272]}<total_unit_count />{'W': [960, 1, 1, 1], 'I': [960, 960, 1, 1], 'O': [960, 960, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [960, 960, 1, 1], 'O': [960, 960, 1, 1]}<duplicate_unit_count />{'W': [960.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2304, 2304], [2304, 2304], [2304, 0]]<I />[[1806336, 230400], [278528, 230400], [230400, 0]]<O />[[(1605632, 1806336), (200704, 0)], [(0, 245760), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(1605632, 1806336), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 245760), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[288, 288], [48, 48], [9, 0]]<I />[[225792, 28800], [5803, 4800], [900, 0]]<O />[[(200704, 225792), (25088, 0)], [(0, 5120), (4181, 0)], [(0, 784), (0, 0)]]<O_partial />[([200704, 225792], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 5120], [4181, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />1806336<idle />405504</mac_count></basic_info><energy><total_energy />3972912.0<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[76.8, 793.6, 1203.2]<O />[153.6, 691.2, 1049.6]</mem_energy_breakdown><MAC_energy><active_MAC />3948650.5<idle_MAC />20275.2<total />3968925.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.036<utilization_without_data_loading />0.3675<utilization_spatial />0.8167<utilization_temporal_with_data_loading />0.0441<mac_utilize_temporal_without_data_loading />0.45</mac_array_utilization><latency><latency_cycle_with_data_loading />52224<latency_cycle_without_data_loading />5120<ideal_computing_cycle />2304<data_loading><load_cycle_total />47104<load_cycle_individual />{'W': [512, 256, 0], 'I': [46080, 5888, 0]}<load_cycle_combined />{'W': 768, 'I': 46336}</data_loading><mem_stalling><mem_stall_cycle_total />2816<mem_stall_cycle_individual />{'W': [[-2048], [-2304, -2304], [-2304, -2304]], 'I': [[-2048], [-2304, -2304], [-2304, -2304]], 'O': [[-2304], [-2304, 2816], [2816, -1280]]}<mem_stall_cycle_shared />{'W': [[-2048], [-2304, 0], [0, 0]], 'I': [[-2048], [-2304, 0], [0, 0]], 'O': [[-2304], [-2304, 2816], [2816, -1280]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [72, 7200, 7200], 'O': [8, 6272, 6272], 'O_partial': [8, 0, 0], 'O_final': [0, 6272, 6272]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [69120, 7200, 7200], 'O': [7680, 6272, 6272]}<loop_cycles_each_level />{'W': [9, 9, 9], 'I': [9, 9, 9], 'O': [9, 9, 9]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 8.0], [7680.0, 967.1], [967.1, 967.1]], 'O': [[8.0, 0.9], [853.3, 853.3], [853.3, 853.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 72.0], [69120.0, 967.1], [967.1, 967.1]], 'O': [[8.0, 8.0], [7680.0, 853.3], [853.3, 853.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 8.0], [7680.0, 967.1], [967.1, 0]], 'O': [[8.0, 0.9], [853.3, 853.3], [853.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [8541.3, 1828.4], [975.1, 853.3]], 'I': [[8.0, 8.0], [8541.3, 1828.4], [975.1, 853.3]], 'O': [[8.0, 0.9], [8541.3, 1828.4], [975.1, 853.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 9], [9, 9, 1], [9, 9, 1]], 'I': [[1, 1, 9], [9, 9, 1], [9, 9, 1]], 'O': [[1, 1, 9], [9, 9, 1], [9, 9, 1]]}<trans_time_real />{'W': [[0, 1, 9], [[1, 9, 1], [0, 9, 1]], [[0, 9, 1], [0, 9, 1]]], 'I': [[0, 1, 9], [[1, 9, 1], [180, 9, 1]], [[23, 9, 1], [4, 9, 1]]], 'O': [[0, 1, 9], [[0, 9, 1], [20, 9, 1]], [[20, 9, 1], [4, 9, 1]]]}<single_stall_cycle />{'W': [[-1], [-8, -9], [-9, -9]], 'I': [[-1], [-8, 171], [14, -5]], 'O': [[-1], [-9, 11], [11, -5]]}<single_stall_count />{'W': [8, 0, 0], 'I': [8, 0, 0], 'O': [9, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [9, 9]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [9, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-9, -9], [0, 0]], 1: [[-9, -9], [0, -9]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />115.2<mem_area />114.9<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>