INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vitis_Vivado/matrix_mult_3x3/matrix_mult_3x3.srcs/sources_1/new/dual_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vitis_Vivado/matrix_mult_3x3/matrix_mult_3x3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vitis_Vivado/matrix_mult_3x3/matrix_mult_3x3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
