{"sha": "34b512f5aa148cc6a36e8da921456895b2d20f66", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzRiNTEyZjVhYTE0OGNjNmEzNmU4ZGE5MjE0NTY4OTViMmQyMGY2Ng==", "commit": {"author": {"name": "Sofiane Naci", "email": "sofiane.naci@arm.com", "date": "2013-08-01T09:48:48Z"}, "committer": {"name": "Sofiane Naci", "email": "sofiane@gcc.gnu.org", "date": "2013-08-01T09:48:48Z"}, "message": "aarch64.md (define_attr \"type\"): Delete.\n\n\t* config/aarch64/aarch64.md (define_attr \"type\"): Delete.\n\tInclude \"../arm/types.md\".  Define \"type\" attribute for all patterns.\n\t* config/aarch64/aarch64-simd.md (move_lo_quad_<mode>): Update for\n\tattribute changes.\n\nFrom-SVN: r201399", "tree": {"sha": "1214f579fe990cb994d75211feb3d1f5ec964c6a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1214f579fe990cb994d75211feb3d1f5ec964c6a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/34b512f5aa148cc6a36e8da921456895b2d20f66", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/34b512f5aa148cc6a36e8da921456895b2d20f66", "html_url": "https://github.com/Rust-GCC/gccrs/commit/34b512f5aa148cc6a36e8da921456895b2d20f66", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/34b512f5aa148cc6a36e8da921456895b2d20f66/comments", "author": null, "committer": null, "parents": [{"sha": "04828fb6a6f64dcfbdaa2aba5c8cd2be1c7de52d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/04828fb6a6f64dcfbdaa2aba5c8cd2be1c7de52d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/04828fb6a6f64dcfbdaa2aba5c8cd2be1c7de52d"}], "stats": {"total": 323, "additions": 258, "deletions": 65}, "files": [{"sha": "1ba4e06ff00ed8f4e332f11217916cd8421ba8ee", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/34b512f5aa148cc6a36e8da921456895b2d20f66/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/34b512f5aa148cc6a36e8da921456895b2d20f66/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=34b512f5aa148cc6a36e8da921456895b2d20f66", "patch": "@@ -1,3 +1,10 @@\n+2013-08-01  Sofiane Naci  <sofiane.naci@arm.com>\n+\n+\t* config/aarch64/aarch64.md (define_attr \"type\"): Delete.\n+\tInclude \"../arm/types.md\".  Define \"type\" attribute for all patterns.\n+\t* config/aarch64/aarch64-simd.md (move_lo_quad_<mode>): Update for\n+\tattribute changes.\n+\n 2013-07-31  Michael Meissner  <meissner@linux.vnet.ibm.com>\n \n \t* config/rs6000/predicates.md (fusion_gpr_addis): New predicates"}, {"sha": "3c76032499d9bf3573ad54714d9fa7e84c541a8e", "filename": "gcc/config/aarch64/aarch64-simd.md", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/34b512f5aa148cc6a36e8da921456895b2d20f66/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/34b512f5aa148cc6a36e8da921456895b2d20f66/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md?ref=34b512f5aa148cc6a36e8da921456895b2d20f66", "patch": "@@ -1051,6 +1051,7 @@\n    fmov\\\\t%d0, %1\n    dup\\\\t%d0, %1\"\n   [(set_attr \"v8type\" \"*,fmov,*\")\n+   (set_attr \"type\" \"*,mov_reg,*\")\n    (set_attr \"simd_type\" \"simd_dup,*,simd_dup\")\n    (set_attr \"simd_mode\" \"<MODE>\")\n    (set_attr \"simd\" \"yes,*,yes\")"}, {"sha": "7266d383fc6167a3e4db84176815198b835fb846", "filename": "gcc/config/aarch64/aarch64.md", "status": "modified", "additions": 250, "deletions": 65, "changes": 315, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/34b512f5aa148cc6a36e8da921456895b2d20f66/gcc%2Fconfig%2Faarch64%2Faarch64.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/34b512f5aa148cc6a36e8da921456895b2d20f66/gcc%2Fconfig%2Faarch64%2Faarch64.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.md?ref=34b512f5aa148cc6a36e8da921456895b2d20f66", "patch": "@@ -272,48 +272,9 @@\n    udiv\"\n   (const_string \"alu\"))\n \n-\n-; The \"type\" attribute is used by the AArch32 backend.  Below is a mapping\n-; from \"v8type\" to \"type\".\n-\n-(define_attr \"type\"\n-  \"alu,alu_shift,block,branch,call,f_2_r,f_cvt,f_flag,f_loads,\n-   f_loadd,f_stored,f_stores,faddd,fadds,fcmpd,fcmps,fconstd,fconsts,\n-   fcpys,fdivd,fdivs,ffarithd,ffariths,fmacd,fmacs,fmuld,fmuls,load_byte,\n-   load1,load2,mult,r_2_f,store1,store2\"\n-  (cond [\n-\t  (eq_attr \"v8type\" \"alu_shift,alus_shift,logic_shift,logics_shift\") (const_string \"alu_shift\")\n-\t  (eq_attr \"v8type\" \"branch\") (const_string \"branch\")\n-\t  (eq_attr \"v8type\" \"call\") (const_string \"call\")\n-\t  (eq_attr \"v8type\" \"fmovf2i\") (const_string \"f_2_r\")\n-\t  (eq_attr \"v8type\" \"fcvt,fcvtf2i,fcvti2f\") (const_string \"f_cvt\")\n-\t  (and (eq_attr \"v8type\" \"fpsimd_load\") (eq_attr \"mode\" \"SF\")) (const_string \"f_loads\")\n-\t  (and (eq_attr \"v8type\" \"fpsimd_load\") (eq_attr \"mode\" \"DF\")) (const_string \"f_loadd\")\n-\t  (and (eq_attr \"v8type\" \"fpsimd_store\") (eq_attr \"mode\" \"SF\")) (const_string \"f_stores\")\n-\t  (and (eq_attr \"v8type\" \"fpsimd_store\") (eq_attr \"mode\" \"DF\")) (const_string \"f_stored\")\n-\t  (and (eq_attr \"v8type\" \"fadd,fminmax\") (eq_attr \"mode\" \"DF\")) (const_string \"faddd\")\n-\t  (and (eq_attr \"v8type\" \"fadd,fminmax\") (eq_attr \"mode\" \"SF\")) (const_string \"fadds\")\n-\t  (and (eq_attr \"v8type\" \"fcmp,fccmp\") (eq_attr \"mode\" \"DF\")) (const_string \"fcmpd\")\n-\t  (and (eq_attr \"v8type\" \"fcmp,fccmp\") (eq_attr \"mode\" \"SF\")) (const_string \"fcmps\")\n-\t  (and (eq_attr \"v8type\" \"fconst\") (eq_attr \"mode\" \"DF\")) (const_string \"fconstd\")\n-\t  (and (eq_attr \"v8type\" \"fconst\") (eq_attr \"mode\" \"SF\")) (const_string \"fconsts\")\n-\t  (and (eq_attr \"v8type\" \"fdiv,fsqrt\") (eq_attr \"mode\" \"DF\")) (const_string \"fdivd\")\n-\t  (and (eq_attr \"v8type\" \"fdiv,fsqrt\") (eq_attr \"mode\" \"SF\")) (const_string \"fdivs\")\n-\t  (and (eq_attr \"v8type\" \"ffarith\") (eq_attr \"mode\" \"DF\")) (const_string \"ffarithd\")\n-\t  (and (eq_attr \"v8type\" \"ffarith\") (eq_attr \"mode\" \"SF\")) (const_string \"ffariths\")\n-\t  (and (eq_attr \"v8type\" \"fmadd\") (eq_attr \"mode\" \"DF\")) (const_string \"fmacd\")\n-\t  (and (eq_attr \"v8type\" \"fmadd\") (eq_attr \"mode\" \"SF\")) (const_string \"fmacs\")\n-\t  (and (eq_attr \"v8type\" \"fmul\") (eq_attr \"mode\" \"DF\")) (const_string \"fmuld\")\n-\t  (and (eq_attr \"v8type\" \"fmul\") (eq_attr \"mode\" \"SF\")) (const_string \"fmuls\")\n-\t  (and (eq_attr \"v8type\" \"load1\") (eq_attr \"mode\" \"QI,HI\")) (const_string \"load_byte\")\n-\t  (and (eq_attr \"v8type\" \"load1\") (eq_attr \"mode\" \"SI,DI,TI\")) (const_string \"load1\")\n-\t  (eq_attr \"v8type\" \"load2\") (const_string \"load2\")\n-\t  (and (eq_attr \"v8type\" \"mulh,mult,mull,madd,sdiv,udiv\") (eq_attr \"mode\" \"SI\")) (const_string \"mult\")\n-\t  (eq_attr \"v8type\" \"fmovi2f\") (const_string \"r_2_f\")\n-\t  (eq_attr \"v8type\" \"store1\") (const_string \"store1\")\n-\t  (eq_attr \"v8type\" \"store2\") (const_string \"store2\")\n-  ]\n-  (const_string \"alu\")))\n+; The \"type\" attribute is is included here from AArch32 backend to be able\n+; to share pipeline descriptions.\n+(include \"../arm/types.md\")\n \n ;; Attribute that specifies whether or not the instruction touches fp\n ;; registers.\n@@ -358,14 +319,16 @@\n   [(set (pc) (match_operand:DI 0 \"register_operand\" \"r\"))]\n   \"\"\n   \"br\\\\t%0\"\n-  [(set_attr \"v8type\" \"branch\")]\n+  [(set_attr \"v8type\" \"branch\")\n+   (set_attr \"type\" \"branch\")]\n )\n \n (define_insn \"jump\"\n   [(set (pc) (label_ref (match_operand 0 \"\" \"\")))]\n   \"\"\n   \"b\\\\t%l0\"\n-  [(set_attr \"v8type\" \"branch\")]\n+  [(set_attr \"v8type\" \"branch\")\n+   (set_attr \"type\" \"branch\")]\n )\n \n (define_expand \"cbranch<mode>4\"\n@@ -403,7 +366,8 @@\n \t\t\t   (pc)))]\n   \"\"\n   \"b%m0\\\\t%l2\"\n-  [(set_attr \"v8type\" \"branch\")]\n+  [(set_attr \"v8type\" \"branch\")\n+   (set_attr \"type\" \"branch\")]\n )\n \n (define_expand \"casesi\"\n@@ -467,7 +431,8 @@\n   return aarch64_output_casesi (operands);\n   \"\n   [(set_attr \"length\" \"16\")\n-   (set_attr \"v8type\" \"branch\")]\n+   (set_attr \"v8type\" \"branch\")\n+   (set_attr \"type\" \"branch\")]\n )\n \n (define_insn \"nop\"\n@@ -508,15 +473,18 @@\n   [(return)]\n   \"\"\n   \"ret\"\n-  [(set_attr \"v8type\" \"branch\")]\n+  [(set_attr \"v8type\" \"branch\")\n+   (set_attr \"type\" \"branch\")]\n )\n \n (define_insn \"eh_return\"\n   [(unspec_volatile [(match_operand:DI 0 \"register_operand\" \"r\")]\n     UNSPECV_EH_RETURN)]\n   \"\"\n   \"#\"\n-  [(set_attr \"v8type\" \"branch\")]\n+  [(set_attr \"v8type\" \"branch\")\n+   (set_attr \"type\" \"branch\")]\n+\n )\n \n (define_split\n@@ -536,7 +504,9 @@\n \t\t\t   (pc)))]\n   \"\"\n   \"<cbz>\\\\t%<w>0, %l1\"\n-  [(set_attr \"v8type\" \"branch\")]\n+  [(set_attr \"v8type\" \"branch\")\n+   (set_attr \"type\" \"branch\")]\n+\n )\n \n (define_insn \"*tb<optab><mode>1\"\n@@ -555,6 +525,7 @@\n   return \\\"<tbz>\\\\t%<w>0, %1, %l2\\\";\n   \"\n   [(set_attr \"v8type\" \"branch\")\n+   (set_attr \"type\" \"branch\")\n    (set_attr \"mode\" \"<MODE>\")\n    (set (attr \"length\")\n \t(if_then_else (and (ge (minus (match_dup 2) (pc)) (const_int -32768))\n@@ -576,6 +547,7 @@\n   return \\\"<tbz>\\\\t%<w>0, <sizem1>, %l1\\\";\n   \"\n   [(set_attr \"v8type\" \"branch\")\n+   (set_attr \"type\" \"branch\")\n    (set_attr \"mode\" \"<MODE>\")\n    (set (attr \"length\")\n \t(if_then_else (and (ge (minus (match_dup 1) (pc)) (const_int -32768))\n@@ -620,7 +592,8 @@\n    (clobber (reg:DI LR_REGNUM))]\n   \"\"\n   \"blr\\\\t%0\"\n-  [(set_attr \"v8type\" \"call\")]\n+  [(set_attr \"v8type\" \"call\")\n+   (set_attr \"type\" \"call\")]\n )\n \n (define_insn \"*call_symbol\"\n@@ -631,7 +604,8 @@\n   \"GET_CODE (operands[0]) == SYMBOL_REF\n    && !aarch64_is_long_call_p (operands[0])\"\n   \"bl\\\\t%a0\"\n-  [(set_attr \"v8type\" \"call\")]\n+  [(set_attr \"v8type\" \"call\")\n+   (set_attr \"type\" \"call\")]\n )\n \n (define_expand \"call_value\"\n@@ -668,7 +642,9 @@\n    (clobber (reg:DI LR_REGNUM))]\n   \"\"\n   \"blr\\\\t%1\"\n-  [(set_attr \"v8type\" \"call\")]\n+  [(set_attr \"v8type\" \"call\")\n+   (set_attr \"type\" \"call\")]\n+\n )\n \n (define_insn \"*call_value_symbol\"\n@@ -680,7 +656,8 @@\n   \"GET_CODE (operands[1]) == SYMBOL_REF\n    && !aarch64_is_long_call_p (operands[1])\"\n   \"bl\\\\t%a1\"\n-  [(set_attr \"v8type\" \"call\")]\n+  [(set_attr \"v8type\" \"call\")\n+   (set_attr \"type\" \"call\")]\n )\n \n (define_expand \"sibcall\"\n@@ -715,7 +692,9 @@\n    (use (match_operand 2 \"\" \"\"))]\n   \"GET_CODE (operands[0]) == SYMBOL_REF\"\n   \"b\\\\t%a0\"\n-  [(set_attr \"v8type\" \"branch\")]\n+  [(set_attr \"v8type\" \"branch\")\n+   (set_attr \"type\" \"branch\")]\n+\n )\n \n (define_insn \"*sibcall_value_insn\"\n@@ -726,7 +705,8 @@\n    (use (match_operand 3 \"\" \"\"))]\n   \"GET_CODE (operands[1]) == SYMBOL_REF\"\n   \"b\\\\t%a1\"\n-  [(set_attr \"v8type\" \"branch\")]\n+  [(set_attr \"v8type\" \"branch\")\n+   (set_attr \"type\" \"branch\")]\n )\n \n ;; Call subroutine returning any type.\n@@ -804,6 +784,7 @@\n      }\n }\n   [(set_attr \"v8type\" \"move,alu,alu,load1,load1,store1,store1,*,*,*\")\n+   (set_attr \"type\" \"mov_reg,mov_imm,mov_imm,load1,load1,store1,store1,*,*,*\")\n    (set_attr \"simd_type\" \"*,*,simd_move_imm,*,*,*,*,simd_movgp,simd_dupgp,simd_dup\")\n    (set_attr \"simd\" \"*,*,yes,*,*,*,*,yes,yes,yes\")\n    (set_attr \"mode\" \"<MODE>\")\n@@ -846,6 +827,8 @@\n    fmov\\\\t%w0, %s1\n    fmov\\\\t%s0, %s1\"\n   [(set_attr \"v8type\" \"move,move,move,alu,load1,load1,store1,store1,adr,adr,fmov,fmov,fmov\")\n+   (set_attr \"type\" \"mov_reg,mov_reg,mov_reg,arlo_reg,load1,load1,store1,store1,\\\n+                     mov_reg,mov_reg,mov_reg,mov_reg,mov_reg\")\n    (set_attr \"mode\" \"SI\")\n    (set_attr \"fp\" \"*,*,*,*,*,yes,*,yes,*,*,yes,yes,yes\")]\n )\n@@ -871,6 +854,8 @@\n    fmov\\\\t%d0, %d1\n    movi\\\\t%d0, %1\"\n   [(set_attr \"v8type\" \"move,move,move,alu,load1,load1,store1,store1,adr,adr,fmov,fmov,fmov,fmov\")\n+   (set_attr \"type\" \"mov_reg,mov_reg,mov_reg,mov_imm,load1,load1,store1,store1,\\\n+                     mov_reg,mov_reg,mov_reg,mov_reg,mov_reg,mov_reg\")\n    (set_attr \"mode\" \"DI\")\n    (set_attr \"fp\" \"*,*,*,*,*,yes,*,yes,*,*,yes,yes,yes,*\")\n    (set_attr \"simd\" \"*,*,*,*,*,*,*,*,*,*,*,*,*,yes\")]\n@@ -885,6 +870,7 @@\n    && UINTVAL (operands[1]) % 16 == 0\"\n   \"movk\\\\t%<w>0, %X2, lsl %1\"\n   [(set_attr \"v8type\" \"movk\")\n+   (set_attr \"type\" \"mov_imm\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -917,6 +903,8 @@\n    str\\\\t%q1, %0\"\n   [(set_attr \"v8type\" \"move2,fmovi2f,fmovf2i,*, \\\n \t\t       load2,store2,store2,fpsimd_load,fpsimd_store\")\n+   (set_attr \"type\" \"mov_reg,r_2_f,f_2_r,*, \\\n+\t\t             load2,store2,store2,f_loadd,f_stored\")\n    (set_attr \"simd_type\" \"*,*,*,simd_move,*,*,*,*,*\")\n    (set_attr \"mode\" \"DI,DI,DI,TI,DI,DI,DI,TI,TI\")\n    (set_attr \"length\" \"8,8,8,4,4,4,4,4,4\")\n@@ -970,6 +958,8 @@\n   [(set_attr \"v8type\" \"fmovi2f,fmovf2i,\\\n \t\t       fmov,fconst,fpsimd_load,\\\n \t\t       fpsimd_store,fpsimd_load,fpsimd_store,fmov\")\n+   (set_attr \"type\" \"r_2_f,f_2_r,mov_reg,fconsts,\\\n+                     f_loads,f_stores,f_loads,f_stores,mov_reg\")\n    (set_attr \"mode\" \"SF\")]\n )\n \n@@ -991,6 +981,8 @@\n   [(set_attr \"v8type\" \"fmovi2f,fmovf2i,\\\n \t\t       fmov,fconst,fpsimd_load,\\\n \t\t       fpsimd_store,fpsimd_load,fpsimd_store,move\")\n+   (set_attr \"type\" \"r_2_f,f_2_r,mov_reg,fconstd,\\\n+                     f_loadd,f_stored,f_loadd,f_stored,mov_reg\")\n    (set_attr \"mode\" \"DF\")]\n )\n \n@@ -1029,6 +1021,8 @@\n    ldp\\\\t%0, %H0, %1\n    stp\\\\t%1, %H1, %0\"\n   [(set_attr \"v8type\" \"logic,move2,fmovi2f,fmovf2i,fconst,fconst,fpsimd_load,fpsimd_store,fpsimd_load2,fpsimd_store2\")\n+   (set_attr \"type\" \"arlo_reg,mov_reg,r_2_f,f_2_r,fconstd,fconstd,\\\n+                     f_loadd,f_stored,f_loadd,f_stored\")\n    (set_attr \"mode\" \"DF,DF,DF,DF,DF,DF,TF,TF,DF,DF\")\n    (set_attr \"length\" \"4,8,8,8,4,4,4,4,4,4\")\n    (set_attr \"fp\" \"*,*,yes,yes,*,yes,yes,yes,*,*\")\n@@ -1059,6 +1053,7 @@\n \t\t\t       GET_MODE_SIZE (<MODE>mode)))\"\n   \"ldp\\\\t%<w>0, %<w>2, %1\"\n   [(set_attr \"v8type\" \"load2\")\n+   (set_attr \"type\" \"load2\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1075,6 +1070,7 @@\n \t\t\t       GET_MODE_SIZE (<MODE>mode)))\"\n   \"stp\\\\t%<w>1, %<w>3, %0\"\n   [(set_attr \"v8type\" \"store2\")\n+   (set_attr \"type\" \"store2\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1091,6 +1087,7 @@\n \t\t\t       GET_MODE_SIZE (<MODE>mode)))\"\n   \"ldp\\\\t%<w>0, %<w>2, %1\"\n   [(set_attr \"v8type\" \"fpsimd_load2\")\n+   (set_attr \"type\" \"f_load<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1107,6 +1104,7 @@\n \t\t\t       GET_MODE_SIZE (<MODE>mode)))\"\n   \"stp\\\\t%<w>1, %<w>3, %0\"\n   [(set_attr \"v8type\" \"fpsimd_load2\")\n+   (set_attr \"type\" \"f_load<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1126,6 +1124,7 @@\n   \"INTVAL (operands[5]) == INTVAL (operands[4]) + GET_MODE_SIZE (<GPI:MODE>mode)\"\n   \"ldp\\\\t%<w>2, %<w>3, [%1], %4\"\n   [(set_attr \"v8type\" \"load2\")\n+   (set_attr \"type\" \"load2\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -1145,6 +1144,7 @@\n   \"INTVAL (operands[5]) == INTVAL (operands[4]) + GET_MODE_SIZE (<GPI:MODE>mode)\"\n   \"stp\\\\t%<w>2, %<w>3, [%0, %4]!\"\n   [(set_attr \"v8type\" \"store2\")\n+   (set_attr \"type\" \"store2\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -1166,6 +1166,7 @@\n    sxtw\\t%0, %w1\n    ldrsw\\t%0, %1\"\n   [(set_attr \"v8type\" \"extend,load1\")\n+   (set_attr \"type\" \"extend,load1\")\n    (set_attr \"mode\" \"DI\")]\n )\n \n@@ -1177,6 +1178,7 @@\n    uxtw\\t%0, %w1\n    ldr\\t%w0, %1\"\n   [(set_attr \"v8type\" \"extend,load1\")\n+   (set_attr \"type\" \"extend,load1\")\n    (set_attr \"mode\" \"DI\")]\n )\n \n@@ -1194,6 +1196,7 @@\n    sxt<SHORT:size>\\t%<GPI:w>0, %w1\n    ldrs<SHORT:size>\\t%<GPI:w>0, %1\"\n   [(set_attr \"v8type\" \"extend,load1\")\n+   (set_attr \"type\" \"extend,load1\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -1206,6 +1209,7 @@\n    ldr<SHORT:size>\\t%w0, %1\n    ldr\\t%<SHORT:size>0, %1\"\n   [(set_attr \"v8type\" \"extend,load1,load1\")\n+   (set_attr \"type\" \"extend,load1,load1\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -1223,6 +1227,7 @@\n    <su>xtb\\t%w0, %w1\n    <ldrxt>b\\t%w0, %1\"\n   [(set_attr \"v8type\" \"extend,load1\")\n+   (set_attr \"type\" \"extend,load1\")\n    (set_attr \"mode\" \"HI\")]\n )\n \n@@ -1267,6 +1272,7 @@\n   add\\\\t%w0, %w1, %w2\n   sub\\\\t%w0, %w1, #%n2\"\n   [(set_attr \"v8type\" \"alu\")\n+   (set_attr \"type\" \"arlo_imm,arlo_reg,arlo_imm\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1283,6 +1289,7 @@\n   add\\\\t%w0, %w1, %w2\n   sub\\\\t%w0, %w1, #%n2\"\n   [(set_attr \"v8type\" \"alu\")\n+   (set_attr \"type\" \"arlo_imm,arlo_reg,arlo_imm\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1299,40 +1306,45 @@\n   sub\\\\t%x0, %x1, #%n2\n   add\\\\t%d0, %d1, %d2\"\n   [(set_attr \"v8type\" \"alu\")\n+   (set_attr \"type\" \"arlo_imm,arlo_reg,arlo_imm,arlo_reg\")\n    (set_attr \"mode\" \"DI\")\n    (set_attr \"simd\" \"*,*,*,yes\")]\n )\n \n (define_insn \"*add<mode>3_compare0\"\n   [(set (reg:CC_NZ CC_REGNUM)\n \t(compare:CC_NZ\n-\t (plus:GPI (match_operand:GPI 1 \"register_operand\" \"%r,r\")\n-\t\t   (match_operand:GPI 2 \"aarch64_plus_operand\" \"rI,J\"))\n+\t (plus:GPI (match_operand:GPI 1 \"register_operand\" \"%r,r,r\")\n+\t\t   (match_operand:GPI 2 \"aarch64_plus_operand\" \"r,I,J\"))\n \t (const_int 0)))\n-   (set (match_operand:GPI 0 \"register_operand\" \"=r,r\")\n+   (set (match_operand:GPI 0 \"register_operand\" \"=r,r,r\")\n \t(plus:GPI (match_dup 1) (match_dup 2)))]\n   \"\"\n   \"@\n   adds\\\\t%<w>0, %<w>1, %<w>2\n+  adds\\\\t%<w>0, %<w>1, %<w>2\n   subs\\\\t%<w>0, %<w>1, #%n2\"\n   [(set_attr \"v8type\" \"alus\")\n+   (set_attr \"type\" \"arlo_reg,arlo_imm,arlo_imm\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n ;; zero_extend version of above\n (define_insn \"*addsi3_compare0_uxtw\"\n   [(set (reg:CC_NZ CC_REGNUM)\n \t(compare:CC_NZ\n-\t (plus:SI (match_operand:SI 1 \"register_operand\" \"%r,r\")\n-\t\t  (match_operand:SI 2 \"aarch64_plus_operand\" \"rI,J\"))\n+\t (plus:SI (match_operand:SI 1 \"register_operand\" \"%r,r,r\")\n+\t\t  (match_operand:SI 2 \"aarch64_plus_operand\" \"r,I,J\"))\n \t (const_int 0)))\n-   (set (match_operand:DI 0 \"register_operand\" \"=r,r\")\n+   (set (match_operand:DI 0 \"register_operand\" \"=r,r,r\")\n \t(zero_extend:DI (plus:SI (match_dup 1) (match_dup 2))))]\n   \"\"\n   \"@\n   adds\\\\t%w0, %w1, %w2\n+  adds\\\\t%w0, %w1, %w2\n   subs\\\\t%w0, %w1, #%n2\"\n   [(set_attr \"v8type\" \"alus\")\n+   (set_attr \"type\" \"arlo_reg,arlo_imm,arlo_imm\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1350,6 +1362,7 @@\n   \"\"\n   \"adds\\\\t%<w>0, %<w>3, %<w>1, lsl %p2\"\n   [(set_attr \"v8type\" \"alus_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1367,6 +1380,7 @@\n   \"\"\n   \"subs\\\\t%<w>0, %<w>1, %<w>2, lsl %p3\"\n   [(set_attr \"v8type\" \"alus_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1382,6 +1396,7 @@\n   \"\"\n   \"adds\\\\t%<GPI:w>0, %<GPI:w>2, %<GPI:w>1, <su>xt<ALLX:size>\"\n   [(set_attr \"v8type\" \"alus_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -1397,6 +1412,7 @@\n   \"\"\n   \"subs\\\\t%<GPI:w>0, %<GPI:w>1, %<GPI:w>2, <su>xt<ALLX:size>\"\n   [(set_attr \"v8type\" \"alus_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -1418,6 +1434,7 @@\n   \"aarch64_is_extend_from_extract (<MODE>mode, operands[2], operands[3])\"\n   \"adds\\\\t%<w>0, %<w>4, %<w>1, <su>xt%e3 %p2\"\n   [(set_attr \"v8type\" \"alus_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1439,20 +1456,23 @@\n   \"aarch64_is_extend_from_extract (<MODE>mode, operands[2], operands[3])\"\n   \"subs\\\\t%<w>0, %<w>4, %<w>1, <su>xt%e3 %p2\"\n   [(set_attr \"v8type\" \"alus_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n (define_insn \"*add<mode>3nr_compare0\"\n   [(set (reg:CC_NZ CC_REGNUM)\n \t(compare:CC_NZ\n-\t (plus:GPI (match_operand:GPI 0 \"register_operand\" \"%r,r\")\n-\t\t   (match_operand:GPI 1 \"aarch64_plus_operand\" \"rI,J\"))\n+\t (plus:GPI (match_operand:GPI 0 \"register_operand\" \"%r,r,r\")\n+\t\t   (match_operand:GPI 1 \"aarch64_plus_operand\" \"r,I,J\"))\n \t (const_int 0)))]\n   \"\"\n   \"@\n   cmn\\\\t%<w>0, %<w>1\n+  cmn\\\\t%<w>0, %<w>1\n   cmp\\\\t%<w>0, #%n1\"\n   [(set_attr \"v8type\" \"alus\")\n+   (set_attr \"type\" \"arlo_reg,arlo_imm,arlo_imm\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1464,6 +1484,7 @@\n   \"\"\n   \"cmn\\\\t%<w>0, %<w>1\"\n   [(set_attr \"v8type\" \"alus\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1475,6 +1496,7 @@\n   \"\"\n   \"add\\\\t%<w>0, %<w>3, %<w>1, <shift> %2\"\n   [(set_attr \"v8type\" \"alu_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1488,6 +1510,7 @@\n   \"\"\n   \"add\\\\t%w0, %w3, %w1, <shift> %2\"\n   [(set_attr \"v8type\" \"alu_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1499,6 +1522,7 @@\n   \"\"\n   \"add\\\\t%<w>0, %<w>3, %<w>1, lsl %p2\"\n   [(set_attr \"v8type\" \"alu_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1509,6 +1533,7 @@\n   \"\"\n   \"add\\\\t%<GPI:w>0, %<GPI:w>2, %<GPI:w>1, <su>xt<ALLX:size>\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -1521,6 +1546,7 @@\n   \"\"\n   \"add\\\\t%w0, %w2, %w1, <su>xt<SHORT:size>\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1533,6 +1559,7 @@\n   \"\"\n   \"add\\\\t%<GPI:w>0, %<GPI:w>3, %<GPI:w>1, <su>xt<ALLX:size> %2\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -1547,6 +1574,7 @@\n   \"\"\n   \"add\\\\t%w0, %w3, %w1, <su>xt<SHORT:size> %2\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1559,6 +1587,7 @@\n   \"\"\n   \"add\\\\t%<GPI:w>0, %<GPI:w>3, %<GPI:w>1, <su>xt<ALLX:size> %p2\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -1572,6 +1601,7 @@\n   \"\"\n   \"add\\\\t%w0, %w3, %w1, <su>xt<SHORT:size> %p2\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1586,6 +1616,7 @@\n   \"aarch64_is_extend_from_extract (<MODE>mode, operands[2], operands[3])\"\n   \"add\\\\t%<w>0, %<w>4, %<w>1, <su>xt%e3 %p2\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1602,6 +1633,7 @@\n   \"aarch64_is_extend_from_extract (SImode, operands[2], operands[3])\"\n   \"add\\\\t%w0, %w4, %w1, <su>xt%e3 %p2\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1615,6 +1647,7 @@\n    \"\"\n    \"adc\\\\t%<w>0, %<w>1, %<w>2\"\n   [(set_attr \"v8type\" \"adc\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1630,6 +1663,7 @@\n    \"\"\n    \"adc\\\\t%w0, %w1, %w2\"\n   [(set_attr \"v8type\" \"adc\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1643,6 +1677,7 @@\n    \"\"\n    \"adc\\\\t%<w>0, %<w>1, %<w>2\"\n   [(set_attr \"v8type\" \"adc\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1658,6 +1693,7 @@\n    \"\"\n    \"adc\\\\t%w0, %w1, %w2\"\n   [(set_attr \"v8type\" \"adc\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1671,6 +1707,7 @@\n    \"\"\n    \"adc\\\\t%<w>0, %<w>1, %<w>2\"\n   [(set_attr \"v8type\" \"adc\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1686,6 +1723,7 @@\n    \"\"\n    \"adc\\\\t%w0, %w1, %w2\"\n   [(set_attr \"v8type\" \"adc\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1699,6 +1737,7 @@\n    \"\"\n    \"adc\\\\t%<w>0, %<w>1, %<w>2\"\n   [(set_attr \"v8type\" \"adc\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1714,6 +1753,7 @@\n    \"\"\n    \"adc\\\\t%w0, %w1, %w2\"\n   [(set_attr \"v8type\" \"adc\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1730,6 +1770,7 @@\n \t\t\t\t\t   INTVAL (operands[3])));\n   return \\\"add\\t%<w>0, %<w>4, %<w>1, uxt%e3 %p2\\\";\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1748,6 +1789,7 @@\n \t\t\t\t\t   INTVAL (operands[3])));\n   return \\\"add\\t%w0, %w4, %w1, uxt%e3 %p2\\\";\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1758,6 +1800,7 @@\n   \"\"\n   \"sub\\\\t%w0, %w1, %w2\"\n   [(set_attr \"v8type\" \"alu\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1770,6 +1813,7 @@\n   \"\"\n   \"sub\\\\t%w0, %w1, %w2\"\n   [(set_attr \"v8type\" \"alu\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1782,6 +1826,7 @@\n    sub\\\\t%x0, %x1, %x2\n    sub\\\\t%d0, %d1, %d2\"\n   [(set_attr \"v8type\" \"alu\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"DI\")\n    (set_attr \"simd\" \"*,yes\")]\n )\n@@ -1797,6 +1842,7 @@\n   \"\"\n   \"subs\\\\t%<w>0, %<w>1, %<w>2\"\n   [(set_attr \"v8type\" \"alus\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1811,6 +1857,7 @@\n   \"\"\n   \"subs\\\\t%w0, %w1, %w2\"\n   [(set_attr \"v8type\" \"alus\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1823,6 +1870,7 @@\n   \"\"\n   \"sub\\\\t%<w>0, %<w>3, %<w>1, <shift> %2\"\n   [(set_attr \"v8type\" \"alu_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1837,6 +1885,7 @@\n   \"\"\n   \"sub\\\\t%w0, %w3, %w1, <shift> %2\"\n   [(set_attr \"v8type\" \"alu_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1849,6 +1898,7 @@\n   \"\"\n   \"sub\\\\t%<w>0, %<w>3, %<w>1, lsl %p2\"\n   [(set_attr \"v8type\" \"alu_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1863,6 +1913,7 @@\n   \"\"\n   \"sub\\\\t%w0, %w3, %w1, lsl %p2\"\n   [(set_attr \"v8type\" \"alu_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1874,6 +1925,7 @@\n   \"\"\n   \"sub\\\\t%<GPI:w>0, %<GPI:w>1, %<GPI:w>2, <su>xt<ALLX:size>\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -1887,6 +1939,7 @@\n   \"\"\n   \"sub\\\\t%w0, %w1, %w2, <su>xt<SHORT:size>\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1899,6 +1952,7 @@\n   \"\"\n   \"sub\\\\t%<GPI:w>0, %<GPI:w>1, %<GPI:w>2, <su>xt<ALLX:size> %3\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -1913,6 +1967,7 @@\n   \"\"\n   \"sub\\\\t%w0, %w1, %w2, <su>xt<SHORT:size> %3\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1927,6 +1982,7 @@\n   \"aarch64_is_extend_from_extract (<MODE>mode, operands[2], operands[3])\"\n   \"sub\\\\t%<w>0, %<w>4, %<w>1, <su>xt%e3 %p2\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1943,6 +1999,7 @@\n   \"aarch64_is_extend_from_extract (SImode, operands[2], operands[3])\"\n   \"sub\\\\t%w0, %w4, %w1, <su>xt%e3 %p2\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1956,6 +2013,7 @@\n    \"\"\n    \"sbc\\\\t%<w>0, %<w>1, %<w>2\"\n   [(set_attr \"v8type\" \"adc\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -1971,6 +2029,7 @@\n    \"\"\n    \"sbc\\\\t%w0, %w1, %w2\"\n   [(set_attr \"v8type\" \"adc\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -1987,6 +2046,7 @@\n \t\t\t\t\t   INTVAL (operands[3])));\n   return \\\"sub\\t%<w>0, %<w>4, %<w>1, uxt%e3 %p2\\\";\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2005,6 +2065,7 @@\n \t\t\t\t\t   INTVAL (operands[3])));\n   return \\\"sub\\t%w0, %w4, %w1, uxt%e3 %p2\\\";\"\n   [(set_attr \"v8type\" \"alu_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -2037,6 +2098,7 @@\n     DONE;\n   }\n   [(set_attr \"v8type\" \"alu\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"DI\")]\n )\n \n@@ -2048,6 +2110,7 @@\n    neg\\\\t%<w>0, %<w>1\n    neg\\\\t%<rtn>0<vas>, %<rtn>1<vas>\"\n   [(set_attr \"v8type\" \"alu\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"simd_type\" \"*,simd_negabs\")\n    (set_attr \"simd\" \"*,yes\")\n    (set_attr \"mode\" \"<MODE>\")\n@@ -2061,6 +2124,7 @@\n   \"\"\n   \"neg\\\\t%w0, %w1\"\n   [(set_attr \"v8type\" \"alu\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -2071,6 +2135,7 @@\n   \"\"\n   \"ngc\\\\t%<w>0, %<w>1\"\n   [(set_attr \"v8type\" \"adc\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2082,6 +2147,7 @@\n   \"\"\n   \"ngc\\\\t%w0, %w1\"\n   [(set_attr \"v8type\" \"adc\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -2094,6 +2160,7 @@\n   \"\"\n   \"negs\\\\t%<w>0, %<w>1\"\n   [(set_attr \"v8type\" \"alus\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2107,6 +2174,7 @@\n   \"\"\n   \"negs\\\\t%w0, %w1\"\n   [(set_attr \"v8type\" \"alus\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -2122,6 +2190,7 @@\n   \"\"\n   \"negs\\\\t%<w>0, %<w>1, <shift> %2\"\n   [(set_attr \"v8type\" \"alus_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2133,6 +2202,7 @@\n   \"\"\n   \"neg\\\\t%<w>0, %<w>1, <shift> %2\"\n   [(set_attr \"v8type\" \"alu_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2146,6 +2216,7 @@\n   \"\"\n   \"neg\\\\t%w0, %w1, <shift> %2\"\n   [(set_attr \"v8type\" \"alu_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -2157,6 +2228,7 @@\n   \"\"\n   \"neg\\\\t%<w>0, %<w>1, lsl %p2\"\n   [(set_attr \"v8type\" \"alu_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2170,6 +2242,7 @@\n   \"\"\n   \"neg\\\\t%w0, %w1, lsl %p2\"\n   [(set_attr \"v8type\" \"alu_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -2180,6 +2253,7 @@\n   \"\"\n   \"mul\\\\t%<w>0, %<w>1, %<w>2\"\n   [(set_attr \"v8type\" \"mult\")\n+   (set_attr \"type\" \"mul\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2192,6 +2266,7 @@\n   \"\"\n   \"mul\\\\t%w0, %w1, %w2\"\n   [(set_attr \"v8type\" \"mult\")\n+   (set_attr \"type\" \"mul\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -2203,6 +2278,7 @@\n   \"\"\n   \"madd\\\\t%<w>0, %<w>1, %<w>2, %<w>3\"\n   [(set_attr \"v8type\" \"madd\")\n+   (set_attr \"type\" \"mul\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2216,6 +2292,7 @@\n   \"\"\n   \"madd\\\\t%w0, %w1, %w2, %w3\"\n   [(set_attr \"v8type\" \"madd\")\n+   (set_attr \"type\" \"mul\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -2228,6 +2305,7 @@\n   \"\"\n   \"msub\\\\t%<w>0, %<w>1, %<w>2, %<w>3\"\n   [(set_attr \"v8type\" \"madd\")\n+   (set_attr \"type\" \"mul\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2242,6 +2320,7 @@\n   \"\"\n   \"msub\\\\t%w0, %w1, %w2, %w3\"\n   [(set_attr \"v8type\" \"madd\")\n+   (set_attr \"type\" \"mul\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -2253,6 +2332,7 @@\n   \"\"\n   \"mneg\\\\t%<w>0, %<w>1, %<w>2\"\n   [(set_attr \"v8type\" \"mult\")\n+   (set_attr \"type\" \"mul\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2266,6 +2346,7 @@\n   \"\"\n   \"mneg\\\\t%w0, %w1, %w2\"\n   [(set_attr \"v8type\" \"mult\")\n+   (set_attr \"type\" \"mul\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -2276,6 +2357,7 @@\n   \"\"\n   \"<su>mull\\\\t%0, %w1, %w2\"\n   [(set_attr \"v8type\" \"mull\")\n+   (set_attr \"type\" \"<su>mull\")\n    (set_attr \"mode\" \"DI\")]\n )\n \n@@ -2288,6 +2370,7 @@\n   \"\"\n   \"<su>maddl\\\\t%0, %w1, %w2, %3\"\n   [(set_attr \"v8type\" \"maddl\")\n+   (set_attr \"type\" \"mul\")\n    (set_attr \"mode\" \"DI\")]\n )\n \n@@ -2301,6 +2384,7 @@\n   \"\"\n   \"<su>msubl\\\\t%0, %w1, %w2, %3\"\n   [(set_attr \"v8type\" \"maddl\")\n+   (set_attr \"type\" \"mul\")\n    (set_attr \"mode\" \"DI\")]\n )\n \n@@ -2312,6 +2396,7 @@\n   \"\"\n   \"<su>mnegl\\\\t%0, %w1, %w2\"\n   [(set_attr \"v8type\" \"mull\")\n+   (set_attr \"type\" \"<su>mull\")\n    (set_attr \"mode\" \"DI\")]\n )\n \n@@ -2326,6 +2411,7 @@\n   \"\"\n   \"<su>mulh\\\\t%0, %1, %2\"\n   [(set_attr \"v8type\" \"mulh\")\n+   (set_attr \"type\" \"<su>mull\")\n    (set_attr \"mode\" \"DI\")]\n )\n \n@@ -2336,6 +2422,7 @@\n   \"\"\n   \"<su>div\\\\t%<w>0, %<w>1, %<w>2\"\n   [(set_attr \"v8type\" \"<su>div\")\n+   (set_attr \"type\" \"<su>div\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2348,6 +2435,7 @@\n   \"\"\n   \"<su>div\\\\t%w0, %w1, %w2\"\n   [(set_attr \"v8type\" \"<su>div\")\n+   (set_attr \"type\" \"<su>div\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -2357,13 +2445,15 @@\n \n (define_insn \"*cmp<mode>\"\n   [(set (reg:CC CC_REGNUM)\n-\t(compare:CC (match_operand:GPI 0 \"register_operand\" \"r,r\")\n-\t\t    (match_operand:GPI 1 \"aarch64_plus_operand\" \"rI,J\")))]\n+\t(compare:CC (match_operand:GPI 0 \"register_operand\" \"r,r,r\")\n+\t\t    (match_operand:GPI 1 \"aarch64_plus_operand\" \"r,I,J\")))]\n   \"\"\n   \"@\n+   cmp\\\\t%<w>0, %<w>1\n    cmp\\\\t%<w>0, %<w>1\n    cmn\\\\t%<w>0, #%n1\"\n   [(set_attr \"v8type\" \"alus\")\n+   (set_attr \"type\" \"arlo_reg,arlo_imm,arlo_imm\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2376,6 +2466,7 @@\n     fcmp\\\\t%<s>0, #0.0\n     fcmp\\\\t%<s>0, %<s>1\"\n   [(set_attr \"v8type\" \"fcmp\")\n+   (set_attr \"type\" \"fcmp<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2388,6 +2479,7 @@\n     fcmpe\\\\t%<s>0, #0.0\n     fcmpe\\\\t%<s>0, %<s>1\"\n   [(set_attr \"v8type\" \"fcmp\")\n+   (set_attr \"type\" \"fcmp<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2400,6 +2492,7 @@\n   \"\"\n   \"cmp\\\\t%<w>2, %<w>0, <shift> %1\"\n   [(set_attr \"v8type\" \"alus_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2411,6 +2504,7 @@\n   \"\"\n   \"cmp\\\\t%<GPI:w>1, %<GPI:w>0, <su>xt<ALLX:size>\"\n   [(set_attr \"v8type\" \"alus_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -2424,6 +2518,7 @@\n   \"\"\n   \"cmp\\\\t%<GPI:w>2, %<GPI:w>0, <su>xt<ALLX:size> %1\"\n   [(set_attr \"v8type\" \"alus_ext\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -2464,6 +2559,7 @@\n   \"\"\n   \"cset\\\\t%<w>0, %m1\"\n   [(set_attr \"v8type\" \"csel\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2476,6 +2572,7 @@\n   \"\"\n   \"cset\\\\t%w0, %m1\"\n   [(set_attr \"v8type\" \"csel\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -2486,6 +2583,7 @@\n   \"\"\n   \"csetm\\\\t%<w>0, %m1\"\n   [(set_attr \"v8type\" \"csel\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2498,6 +2596,7 @@\n   \"\"\n   \"csetm\\\\t%w0, %m1\"\n   [(set_attr \"v8type\" \"csel\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -2552,6 +2651,7 @@\n    mov\\\\t%<w>0, -1\n    mov\\\\t%<w>0, 1\"\n   [(set_attr \"v8type\" \"csel\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2576,6 +2676,7 @@\n    mov\\\\t%w0, -1\n    mov\\\\t%w0, 1\"\n   [(set_attr \"v8type\" \"csel\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -2589,6 +2690,7 @@\n   \"TARGET_FLOAT\"\n   \"fcsel\\\\t%<s>0, %<s>3, %<s>4, %m1\"\n   [(set_attr \"v8type\" \"fcsel\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2638,6 +2740,7 @@\n   \"\"\n   \"csinc\\\\t%<w>0, %<w>1, %<w>1, %M2\"\n   [(set_attr \"v8type\" \"csel\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n (define_insn \"csinc3<mode>_insn\"\n@@ -2651,6 +2754,7 @@\n   \"\"\n   \"csinc\\\\t%<w>0, %<w>4, %<w>3, %M1\"\n   [(set_attr \"v8type\" \"csel\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2664,6 +2768,7 @@\n   \"\"\n   \"csinv\\\\t%<w>0, %<w>4, %<w>3, %M1\"\n   [(set_attr \"v8type\" \"csel\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n (define_insn \"*csneg3<mode>_insn\"\n@@ -2676,6 +2781,7 @@\n   \"\"\n   \"csneg\\\\t%<w>0, %<w>4, %<w>3, %M1\"\n   [(set_attr \"v8type\" \"csel\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n ;; -------------------------------------------------------------------\n@@ -2689,6 +2795,7 @@\n   \"\"\n   \"<logical>\\\\t%<w>0, %<w>1, %<w>2\"\n   [(set_attr \"v8type\" \"logic,logic_imm\")\n+   (set_attr \"type\" \"arlo_reg,arlo_imm\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n ;; zero_extend version of above\n@@ -2700,6 +2807,7 @@\n   \"\"\n   \"<logical>\\\\t%w0, %w1, %w2\"\n   [(set_attr \"v8type\" \"logic,logic_imm\")\n+   (set_attr \"type\" \"arlo_reg,arlo_imm\")\n    (set_attr \"mode\" \"SI\")])\n \n (define_insn \"*and<mode>3_compare0\"\n@@ -2713,6 +2821,7 @@\n   \"\"\n   \"ands\\\\t%<w>0, %<w>1, %<w>2\"\n   [(set_attr \"v8type\" \"logics,logics_imm\")\n+   (set_attr \"type\" \"arlo_reg,arlo_imm\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2728,6 +2837,7 @@\n   \"\"\n   \"ands\\\\t%w0, %w1, %w2\"\n   [(set_attr \"v8type\" \"logics,logics_imm\")\n+   (set_attr \"type\" \"arlo_reg,arlo_imm\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -2744,6 +2854,7 @@\n   \"\"\n   \"ands\\\\t%<w>0, %<w>3, %<w>1, <SHIFT:shift> %2\"\n   [(set_attr \"v8type\" \"logics_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -2762,6 +2873,7 @@\n   \"\"\n   \"ands\\\\t%w0, %w3, %w1, <SHIFT:shift> %2\"\n   [(set_attr \"v8type\" \"logics_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -2774,6 +2886,7 @@\n   \"\"\n   \"<LOGICAL:logical>\\\\t%<w>0, %<w>3, %<w>1, <SHIFT:shift> %2\"\n   [(set_attr \"v8type\" \"logic_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n ;; zero_extend version of above\n@@ -2787,6 +2900,7 @@\n   \"\"\n   \"<LOGICAL:logical>\\\\t%w0, %w3, %w1, <SHIFT:shift> %2\"\n   [(set_attr \"v8type\" \"logic_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"SI\")])\n \n (define_insn \"one_cmpl<mode>2\"\n@@ -2795,6 +2909,7 @@\n   \"\"\n   \"mvn\\\\t%<w>0, %<w>1\"\n   [(set_attr \"v8type\" \"logic\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n (define_insn \"*one_cmpl_<optab><mode>2\"\n@@ -2804,6 +2919,7 @@\n   \"\"\n   \"mvn\\\\t%<w>0, %<w>1, <shift> %2\"\n   [(set_attr \"v8type\" \"logic_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n (define_insn \"*<LOGICAL:optab>_one_cmpl<mode>3\"\n@@ -2814,6 +2930,7 @@\n   \"\"\n   \"<LOGICAL:nlogical>\\\\t%<w>0, %<w>2, %<w>1\"\n   [(set_attr \"v8type\" \"logic\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n (define_insn \"*and_one_cmpl<mode>3_compare0\"\n@@ -2828,6 +2945,7 @@\n   \"\"\n   \"bics\\\\t%<w>0, %<w>2, %<w>1\"\n   [(set_attr \"v8type\" \"logics\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n ;; zero_extend version of above\n@@ -2843,6 +2961,7 @@\n   \"\"\n   \"bics\\\\t%w0, %w2, %w1\"\n   [(set_attr \"v8type\" \"logics\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")])\n \n (define_insn \"*<LOGICAL:optab>_one_cmpl_<SHIFT:optab><mode>3\"\n@@ -2855,6 +2974,7 @@\n   \"\"\n   \"<LOGICAL:nlogical>\\\\t%<w>0, %<w>3, %<w>1, <SHIFT:shift> %2\"\n   [(set_attr \"v8type\" \"logic_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n (define_insn \"*and_one_cmpl_<SHIFT:optab><mode>3_compare0\"\n@@ -2873,6 +2993,7 @@\n   \"\"\n   \"bics\\\\t%<w>0, %<w>3, %<w>1, <SHIFT:shift> %2\"\n   [(set_attr \"v8type\" \"logics_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n ;; zero_extend version of above\n@@ -2892,6 +3013,7 @@\n   \"\"\n   \"bics\\\\t%w0, %w3, %w1, <SHIFT:shift> %2\"\n   [(set_attr \"v8type\" \"logics_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"SI\")])\n \n (define_insn \"clz<mode>2\"\n@@ -2900,6 +3022,7 @@\n   \"\"\n   \"clz\\\\t%<w>0, %<w>1\"\n   [(set_attr \"v8type\" \"clz\")\n+   (set_attr \"type\" \"clz\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n (define_expand \"ffs<mode>2\"\n@@ -2923,6 +3046,7 @@\n   \"\"\n   \"cls\\\\t%<w>0, %<w>1\"\n   [(set_attr \"v8type\" \"clz\")\n+   (set_attr \"type\" \"clz\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n (define_insn \"rbit<mode>2\"\n@@ -2931,6 +3055,7 @@\n   \"\"\n   \"rbit\\\\t%<w>0, %<w>1\"\n   [(set_attr \"v8type\" \"rbit\")\n+   (set_attr \"type\" \"clz\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n (define_expand \"ctz<mode>2\"\n@@ -2953,6 +3078,7 @@\n   \"\"\n   \"tst\\\\t%<w>0, %<w>1\"\n   [(set_attr \"v8type\" \"logics\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n (define_insn \"*and_<SHIFT:optab><mode>3nr_compare0\"\n@@ -2966,6 +3092,7 @@\n   \"\"\n   \"tst\\\\t%<w>2, %<w>0, <SHIFT:shift> %1\"\n   [(set_attr \"v8type\" \"logics_shift\")\n+   (set_attr \"type\" \"arlo_shift\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n ;; -------------------------------------------------------------------\n@@ -3063,6 +3190,7 @@\n   \"\"\n   \"<shift>\\\\t%<w>0, %<w>1, %<w>2\"\n   [(set_attr \"v8type\" \"shift\")\n+   (set_attr \"type\" \"shift\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3075,6 +3203,7 @@\n   \"\"\n   \"<shift>\\\\t%w0, %w1, %w2\"\n   [(set_attr \"v8type\" \"shift\")\n+   (set_attr \"type\" \"shift\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -3085,6 +3214,7 @@\n   \"\"\n   \"lsl\\\\t%<w>0, %<w>1, %<w>2\"\n   [(set_attr \"v8type\" \"shift\")\n+   (set_attr \"type\" \"shift\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3098,6 +3228,7 @@\n   return \"<bfshift>\\t%w0, %w1, %2, %3\";\n }\n   [(set_attr \"v8type\" \"bfm\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3111,6 +3242,7 @@\n    (UINTVAL (operands[3]) + UINTVAL (operands[4]) == GET_MODE_BITSIZE (<MODE>mode))\"\n   \"extr\\\\t%<w>0, %<w>1, %<w>2, %4\"\n   [(set_attr \"v8type\" \"shift\")\n+   (set_attr \"type\" \"shift\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3126,6 +3258,7 @@\n    (UINTVAL (operands[3]) + UINTVAL (operands[4]) == 32)\"\n   \"extr\\\\t%w0, %w1, %w2, %4\"\n   [(set_attr \"v8type\" \"shift\")\n+   (set_attr \"type\" \"shift\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -3139,6 +3272,7 @@\n   return \"ror\\\\t%<w>0, %<w>1, %3\";\n }\n   [(set_attr \"v8type\" \"shift\")\n+   (set_attr \"type\" \"shift\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3154,6 +3288,7 @@\n   return \"ror\\\\t%w0, %w1, %3\";\n }\n   [(set_attr \"v8type\" \"shift\")\n+   (set_attr \"type\" \"shift\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -3168,6 +3303,7 @@\n   return \"<su>bfiz\\t%<GPI:w>0, %<GPI:w>1, %2, %3\";\n }\n   [(set_attr \"v8type\" \"bfm\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -3182,6 +3318,7 @@\n   return \"ubfx\\t%<GPI:w>0, %<GPI:w>1, %2, %3\";\n }\n   [(set_attr \"v8type\" \"bfm\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -3196,6 +3333,7 @@\n   return \"sbfx\\\\t%<GPI:w>0, %<GPI:w>1, %2, %3\";\n }\n   [(set_attr \"v8type\" \"bfm\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -3220,6 +3358,7 @@\n   \"\"\n   \"<su>bfx\\\\t%<w>0, %<w>1, %3, %2\"\n   [(set_attr \"v8type\" \"bfm\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3264,6 +3403,7 @@\n \t > GET_MODE_BITSIZE (<MODE>mode)))\"\n   \"bfi\\\\t%<w>0, %<w>3, %2, %1\"\n   [(set_attr \"v8type\" \"bfm\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3279,6 +3419,7 @@\n \t > GET_MODE_BITSIZE (<MODE>mode)))\"\n   \"bfxil\\\\t%<w>0, %<w>2, %3, %1\"\n   [(set_attr \"v8type\" \"bfm\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3295,6 +3436,7 @@\n   return \"<su>bfiz\\t%<GPI:w>0, %<GPI:w>1, %2, %3\";\n }\n   [(set_attr \"v8type\" \"bfm\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<GPI:MODE>\")]\n )\n \n@@ -3309,6 +3451,7 @@\n    && (INTVAL (operands[3]) & ((1 << INTVAL (operands[2])) - 1)) == 0\"\n   \"ubfiz\\\\t%<w>0, %<w>1, %2, %P3\"\n   [(set_attr \"v8type\" \"bfm\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3318,6 +3461,7 @@\n   \"\"\n   \"rev\\\\t%<w>0, %<w>1\"\n   [(set_attr \"v8type\" \"rev\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3327,6 +3471,7 @@\n   \"\"\n   \"rev16\\\\t%w0, %w1\"\n   [(set_attr \"v8type\" \"rev\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"HI\")]\n )\n \n@@ -3337,6 +3482,7 @@\n   \"\"\n   \"rev\\\\t%w0, %w1\"\n   [(set_attr \"v8type\" \"rev\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"SI\")]\n )\n \n@@ -3354,6 +3500,7 @@\n   \"TARGET_FLOAT\"\n   \"frint<frint_suffix>\\\\t%<s>0, %<s>1\"\n   [(set_attr \"v8type\" \"frint\")\n+   (set_attr \"type\" \"f_rint<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3366,6 +3513,7 @@\n   \"TARGET_FLOAT\"\n   \"fcvt<frint_suffix><su>\\\\t%<GPI:w>0, %<GPF:s>1\"\n   [(set_attr \"v8type\" \"fcvtf2i\")\n+   (set_attr \"type\" \"f_cvt\")\n    (set_attr \"mode\" \"<GPF:MODE>\")\n    (set_attr \"mode2\" \"<GPI:MODE>\")]\n )\n@@ -3380,6 +3528,7 @@\n   \"TARGET_FLOAT\"\n   \"fmadd\\\\t%<s>0, %<s>1, %<s>2, %<s>3\"\n   [(set_attr \"v8type\" \"fmadd\")\n+   (set_attr \"type\" \"fmac<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3391,6 +3540,7 @@\n   \"TARGET_FLOAT\"\n   \"fmsub\\\\t%<s>0, %<s>1, %<s>2, %<s>3\"\n   [(set_attr \"v8type\" \"fmadd\")\n+   (set_attr \"type\" \"fmac<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3402,6 +3552,7 @@\n   \"TARGET_FLOAT\"\n   \"fnmsub\\\\t%<s>0, %<s>1, %<s>2, %<s>3\"\n   [(set_attr \"v8type\" \"fmadd\")\n+   (set_attr \"type\" \"fmac<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3413,6 +3564,7 @@\n   \"TARGET_FLOAT\"\n   \"fnmadd\\\\t%<s>0, %<s>1, %<s>2, %<s>3\"\n   [(set_attr \"v8type\" \"fmadd\")\n+   (set_attr \"type\" \"fmac<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3425,6 +3577,7 @@\n   \"!HONOR_SIGNED_ZEROS (<MODE>mode) && TARGET_FLOAT\"\n   \"fnmadd\\\\t%<s>0, %<s>1, %<s>2, %<s>3\"\n   [(set_attr \"v8type\" \"fmadd\")\n+   (set_attr \"type\" \"fmac<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3438,6 +3591,7 @@\n   \"TARGET_FLOAT\"\n   \"fcvt\\\\t%d0, %s1\"\n   [(set_attr \"v8type\" \"fcvt\")\n+   (set_attr \"type\" \"f_cvt\")\n    (set_attr \"mode\" \"DF\")\n    (set_attr \"mode2\" \"SF\")]\n )\n@@ -3448,6 +3602,7 @@\n   \"TARGET_FLOAT\"\n   \"fcvt\\\\t%s0, %d1\"\n   [(set_attr \"v8type\" \"fcvt\")\n+   (set_attr \"type\" \"f_cvt\")\n    (set_attr \"mode\" \"SF\")\n    (set_attr \"mode2\" \"DF\")]\n )\n@@ -3458,6 +3613,7 @@\n   \"TARGET_FLOAT\"\n   \"fcvtzs\\\\t%<GPI:w>0, %<GPF:s>1\"\n   [(set_attr \"v8type\" \"fcvtf2i\")\n+   (set_attr \"type\" \"f_cvt\")\n    (set_attr \"mode\" \"<GPF:MODE>\")\n    (set_attr \"mode2\" \"<GPI:MODE>\")]\n )\n@@ -3468,6 +3624,7 @@\n   \"TARGET_FLOAT\"\n   \"fcvtzu\\\\t%<GPI:w>0, %<GPF:s>1\"\n   [(set_attr \"v8type\" \"fcvtf2i\")\n+   (set_attr \"type\" \"f_cvt\")\n    (set_attr \"mode\" \"<GPF:MODE>\")\n    (set_attr \"mode2\" \"<GPI:MODE>\")]\n )\n@@ -3478,6 +3635,7 @@\n   \"TARGET_FLOAT\"\n   \"scvtf\\\\t%<GPF:s>0, %<GPI:w>1\"\n   [(set_attr \"v8type\" \"fcvti2f\")\n+   (set_attr \"type\" \"f_cvt\")\n    (set_attr \"mode\" \"<GPF:MODE>\")\n    (set_attr \"mode2\" \"<GPI:MODE>\")]\n )\n@@ -3488,6 +3646,7 @@\n   \"TARGET_FLOAT\"\n   \"ucvtf\\\\t%<GPF:s>0, %<GPI:w>1\"\n   [(set_attr \"v8type\" \"fcvt\")\n+   (set_attr \"type\" \"f_cvt\")\n    (set_attr \"mode\" \"<GPF:MODE>\")\n    (set_attr \"mode2\" \"<GPI:MODE>\")]\n )\n@@ -3504,6 +3663,7 @@\n   \"TARGET_FLOAT\"\n   \"fadd\\\\t%<s>0, %<s>1, %<s>2\"\n   [(set_attr \"v8type\" \"fadd\")\n+   (set_attr \"type\" \"fadd<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3515,6 +3675,7 @@\n   \"TARGET_FLOAT\"\n   \"fsub\\\\t%<s>0, %<s>1, %<s>2\"\n   [(set_attr \"v8type\" \"fadd\")\n+   (set_attr \"type\" \"fadd<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3526,6 +3687,7 @@\n   \"TARGET_FLOAT\"\n   \"fmul\\\\t%<s>0, %<s>1, %<s>2\"\n   [(set_attr \"v8type\" \"fmul\")\n+   (set_attr \"type\" \"fmul<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3537,6 +3699,7 @@\n   \"TARGET_FLOAT\"\n   \"fnmul\\\\t%<s>0, %<s>1, %<s>2\"\n   [(set_attr \"v8type\" \"fmul\")\n+   (set_attr \"type\" \"fmul<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3548,6 +3711,7 @@\n   \"TARGET_FLOAT\"\n   \"fdiv\\\\t%<s>0, %<s>1, %<s>2\"\n   [(set_attr \"v8type\" \"fdiv\")\n+   (set_attr \"type\" \"fdiv<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3557,6 +3721,7 @@\n   \"TARGET_FLOAT\"\n   \"fneg\\\\t%<s>0, %<s>1\"\n   [(set_attr \"v8type\" \"ffarith\")\n+   (set_attr \"type\" \"ffarith<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3566,6 +3731,7 @@\n   \"TARGET_FLOAT\"\n   \"fsqrt\\\\t%<s>0, %<s>1\"\n   [(set_attr \"v8type\" \"fsqrt\")\n+   (set_attr \"type\" \"fdiv<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3575,6 +3741,7 @@\n   \"TARGET_FLOAT\"\n   \"fabs\\\\t%<s>0, %<s>1\"\n   [(set_attr \"v8type\" \"ffarith\")\n+   (set_attr \"type\" \"ffarith<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3589,6 +3756,7 @@\n   \"TARGET_FLOAT\"\n   \"fmaxnm\\\\t%<s>0, %<s>1, %<s>2\"\n   [(set_attr \"v8type\" \"fminmax\")\n+   (set_attr \"type\" \"f_minmax<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3599,6 +3767,7 @@\n   \"TARGET_FLOAT\"\n   \"fminnm\\\\t%<s>0, %<s>1, %<s>2\"\n   [(set_attr \"v8type\" \"fminmax\")\n+   (set_attr \"type\" \"f_minmax<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3609,6 +3778,7 @@\n   \"TARGET_FLOAT\"\n   \"frecp<FRECP:frecp_suffix>\\\\t%<s>0, %<s>1\"\n   [(set_attr \"v8type\" \"frecp<FRECP:frecp_suffix>\")\n+   (set_attr \"type\" \"ffarith<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3620,6 +3790,7 @@\n   \"TARGET_FLOAT\"\n   \"frecps\\\\t%<s>0, %<s>1, %<s>2\"\n   [(set_attr \"v8type\" \"frecps\")\n+   (set_attr \"type\" \"ffarith<s>\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3685,6 +3856,7 @@\n   \"reload_completed || reload_in_progress\"\n   \"fmov\\\\t%x0, %d1\"\n   [(set_attr \"v8type\" \"fmovf2i\")\n+   (set_attr \"type\" \"f_2_r\")\n    (set_attr \"mode\"   \"DI\")\n    (set_attr \"length\" \"4\")\n   ])\n@@ -3697,6 +3869,7 @@\n   \"reload_completed || reload_in_progress\"\n   \"fmov\\\\t%x0, %1.d[1]\"\n   [(set_attr \"v8type\" \"fmovf2i\")\n+   (set_attr \"type\" \"f_2_r\")\n    (set_attr \"mode\"   \"DI\")\n    (set_attr \"length\" \"4\")\n   ])\n@@ -3708,6 +3881,7 @@\n   \"reload_completed || reload_in_progress\"\n   \"fmov\\\\t%0.d[1], %x1\"\n   [(set_attr \"v8type\" \"fmovi2f\")\n+   (set_attr \"type\" \"r_2_f\")\n    (set_attr \"mode\"   \"DI\")\n    (set_attr \"length\" \"4\")\n   ])\n@@ -3718,6 +3892,7 @@\n   \"reload_completed || reload_in_progress\"\n   \"fmov\\\\t%d0, %x1\"\n   [(set_attr \"v8type\" \"fmovi2f\")\n+   (set_attr \"type\" \"r_2_f\")\n    (set_attr \"mode\"   \"DI\")\n    (set_attr \"length\" \"4\")\n   ])\n@@ -3729,6 +3904,7 @@\n   \"reload_completed || reload_in_progress\"\n   \"fmov\\\\t%d0, %d1\"\n   [(set_attr \"v8type\" \"fmovi2f\")\n+   (set_attr \"type\" \"r_2_f\")\n    (set_attr \"mode\"   \"DI\")\n    (set_attr \"length\" \"4\")\n   ])\n@@ -3761,6 +3937,7 @@\n   \"\"\n   \"add\\\\t%<w>0, %<w>1, :lo12:%a2\"\n   [(set_attr \"v8type\" \"alu\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3773,6 +3950,7 @@\n   \"\"\n   \"ldr\\\\t%<w>0, [%1, #:got_lo12:%a2]\"\n   [(set_attr \"v8type\" \"load1\")\n+   (set_attr \"type\" \"load1\")\n    (set_attr \"mode\" \"<MODE>\")]\n )\n \n@@ -3786,6 +3964,7 @@\n   \"TARGET_ILP32\"\n   \"ldr\\\\t%w0, [%1, #:got_lo12:%a2]\"\n   [(set_attr \"v8type\" \"load1\")\n+   (set_attr \"type\" \"load1\")\n    (set_attr \"mode\" \"DI\")]\n )\n \n@@ -3796,6 +3975,7 @@\n   \"\"\n   \"ldr\\\\t%0, %L1\"\n   [(set_attr \"v8type\" \"load1\")\n+   (set_attr \"type\" \"load1\")\n    (set_attr \"mode\" \"DI\")]\n )\n \n@@ -3805,6 +3985,7 @@\n   \"\"\n   \"mrs\\\\t%0, tpidr_el0\"\n   [(set_attr \"v8type\" \"mrs\")\n+   (set_attr \"type\" \"mov_reg\")\n    (set_attr \"mode\" \"DI\")]\n )\n \n@@ -3830,6 +4011,7 @@\n   \"\"\n   \"adrp\\\\tx0, %A1\\;add\\\\tx0, x0, %L1\\;bl\\\\t%2\\;nop\"\n   [(set_attr \"v8type\" \"call\")\n+   (set_attr \"type\" \"call\")\n    (set_attr \"length\" \"16\")])\n \n (define_insn \"tlsie_small\"\n@@ -3839,6 +4021,7 @@\n   \"\"\n   \"adrp\\\\t%0, %A1\\;ldr\\\\t%0, [%0, #%L1]\"\n   [(set_attr \"v8type\" \"load1\")\n+   (set_attr \"type\" \"load1\")\n    (set_attr \"mode\" \"DI\")\n    (set_attr \"length\" \"8\")]\n )\n@@ -3851,6 +4034,7 @@\n   \"\"\n   \"add\\\\t%0, %1, #%G2\\;add\\\\t%0, %0, #%L2\"\n   [(set_attr \"v8type\" \"alu\")\n+   (set_attr \"type\" \"arlo_reg\")\n    (set_attr \"mode\" \"DI\")\n    (set_attr \"length\" \"8\")]\n )\n@@ -3864,6 +4048,7 @@\n   \"TARGET_TLS_DESC\"\n   \"adrp\\\\tx0, %A0\\;ldr\\\\t%1, [x0, #%L0]\\;add\\\\tx0, x0, %L0\\;.tlsdesccall\\\\t%0\\;blr\\\\t%1\"\n   [(set_attr \"v8type\" \"call\")\n+   (set_attr \"type\" \"call\")\n    (set_attr \"length\" \"16\")])\n \n (define_insn \"stack_tie\""}]}