{
  "Top": "myproject_axi",
  "RtlTop": "myproject_axi",
  "RtlPrefix": "",
  "RtlSubPrefix": "myproject_axi_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<float, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -name_max_length=60",
      "config_export -format=ip_catalog"
    ],
    "DirectiveTcl": [
      "set_directive_top myproject_axi -name myproject_axi",
      "set_directive_top myproject_axi -name myproject_axi"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "myproject_axi"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "7",
    "Uncertainty": "1.89",
    "IsCombinational": "0",
    "II": "27",
    "Latency": "26"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 7.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject_axi",
    "Version": "1.0",
    "DisplayName": "Myproject_axi",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_myproject_axi_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/firmware\/BDT.h",
      "..\/..\/firmware\/myproject.cpp",
      "..\/..\/firmware\/myproject_axi.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/myproject_axi_decision_function.vhd",
      "impl\/vhdl\/myproject_axi_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/myproject_axi_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/myproject_axi_mux_53_1_1_0.vhd",
      "impl\/vhdl\/myproject_axi_mux_53_32_1_0.vhd",
      "impl\/vhdl\/myproject_axi_mux_63_1_1_0.vhd",
      "impl\/vhdl\/myproject_axi_mux_63_32_1_0.vhd",
      "impl\/vhdl\/myproject_axi_mux_83_1_1_0.vhd",
      "impl\/vhdl\/myproject_axi_mux_83_32_1_0.vhd",
      "impl\/vhdl\/myproject_axi_mux_94_1_1_0.vhd",
      "impl\/vhdl\/myproject_axi_mux_94_32_1_0.vhd",
      "impl\/vhdl\/myproject_axi_mux_1032_32_1_0.vhd",
      "impl\/vhdl\/myproject_axi_myproject.vhd",
      "impl\/vhdl\/myproject_axi_myproject_axi_Pipeline_VITIS_LOOP_21_1.vhd",
      "impl\/vhdl\/myproject_axi_regslice_both.vhd",
      "impl\/vhdl\/myproject_axi.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myproject_axi_decision_function.v",
      "impl\/verilog\/myproject_axi_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/myproject_axi_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/myproject_axi_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/myproject_axi_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/myproject_axi_mux_53_1_1_0.v",
      "impl\/verilog\/myproject_axi_mux_53_32_1_0.v",
      "impl\/verilog\/myproject_axi_mux_63_1_1_0.v",
      "impl\/verilog\/myproject_axi_mux_63_32_1_0.v",
      "impl\/verilog\/myproject_axi_mux_83_1_1_0.v",
      "impl\/verilog\/myproject_axi_mux_83_32_1_0.v",
      "impl\/verilog\/myproject_axi_mux_94_1_1_0.v",
      "impl\/verilog\/myproject_axi_mux_94_32_1_0.v",
      "impl\/verilog\/myproject_axi_mux_1032_32_1_0.v",
      "impl\/verilog\/myproject_axi_myproject.v",
      "impl\/verilog\/myproject_axi_myproject_axi_Pipeline_VITIS_LOOP_21_1.v",
      "impl\/verilog\/myproject_axi_regslice_both.v",
      "impl\/verilog\/myproject_axi.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/myproject_axi_fpext_32ns_64_2_no_dsp_1_ip.tcl"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/myproject_axi.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "myproject_axi_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name myproject_axi_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_r:out_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "in_r_",
      "ports": [
        "in_r_TDATA",
        "in_r_TDEST",
        "in_r_TID",
        "in_r_TKEEP",
        "in_r_TLAST",
        "in_r_TREADY",
        "in_r_TSTRB",
        "in_r_TUSER",
        "in_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in"
        }]
    },
    "out_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "out_r_",
      "ports": [
        "out_r_TDATA",
        "out_r_TDEST",
        "out_r_TID",
        "out_r_TKEEP",
        "out_r_TLAST",
        "out_r_TREADY",
        "out_r_TSTRB",
        "out_r_TUSER",
        "out_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_r_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_r_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "in_r_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_r_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_r_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "out_r_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject_axi",
      "Instances": [
        {
          "ModuleName": "myproject_axi_Pipeline_VITIS_LOOP_21_1",
          "InstanceName": "grp_myproject_axi_Pipeline_VITIS_LOOP_21_1_fu_180"
        },
        {
          "ModuleName": "myproject",
          "InstanceName": "grp_myproject_fu_209",
          "Instances": [
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_524"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_638"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_752"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_866"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_980"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_1094"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_1208"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_1322"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_1436"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_1550"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_1664"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_1778"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_1892"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_2006"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_2120"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_2234"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_2348"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_2462"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_2576"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_2690"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_2804"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_2918"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_3032"
            },
            {
              "ModuleName": "decision_function",
              "InstanceName": "grp_decision_function_fu_3146"
            }
          ]
        }
      ]
    },
    "Info": {
      "myproject_axi_Pipeline_VITIS_LOOP_21_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "decision_function": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject_axi": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "myproject_axi_Pipeline_VITIS_LOOP_21_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "1.89",
          "Estimate": "4.885"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_21_1",
            "TripCount": "10",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "579",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2601",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "decision_function": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "1.89",
          "Estimate": "5.094"
        },
        "Area": {
          "FF": "1251",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "4883",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "1.89",
          "Estimate": "5.094"
        },
        "Area": {
          "FF": "30599",
          "AVAIL_FF": "141120",
          "UTIL_FF": "21",
          "LUT": "118116",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "167",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "myproject_axi": {
        "Latency": {
          "LatencyBest": "26",
          "LatencyAvg": "26",
          "LatencyWorst": "26",
          "PipelineII": "27",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "1.89",
          "Estimate": "5.094"
        },
        "Area": {
          "FF": "31332",
          "AVAIL_FF": "141120",
          "UTIL_FF": "22",
          "LUT": "121955",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "172",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-06-26 15:59:05 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
