ISim log file
Running: E:\Yo\Documents\U\10sem\Lab digitales\Repo\Proyecto\Intento1\ApplyMat_tf_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat_tf_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat.v" Line 39.  For instance uut/multCalc/, width 18 of formal port b is not equal to width 17 of actual variable b_active. 
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat.v" Line 41.  For instance uut/multCalc/, width 35 of formal port y is not equal to width 34 of actual signal pre_mult_active.
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat_tf.v" Line 35.  For instance ApplyMat_tf/uut/, width 17 of formal port inVec_x is not equal to width 13 of actual variable inVec_x. 
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat_tf.v" Line 36.  For instance ApplyMat_tf/uut/, width 17 of formal port inVec_y is not equal to width 13 of actual variable inVec_y. 
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat_tf.v" Line 37.  For instance ApplyMat_tf/uut/, width 17 of formal port inVec_z is not equal to width 13 of actual variable inVec_z. 
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat_tf.v" Line 38.  For instance ApplyMat_tf/uut/, width 17 of formal port m_00 is not equal to width 13 of actual variable m_00. 
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat_tf.v" Line 39.  For instance ApplyMat_tf/uut/, width 17 of formal port m_01 is not equal to width 13 of actual variable m_01. 
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat_tf.v" Line 40.  For instance ApplyMat_tf/uut/, width 17 of formal port m_02 is not equal to width 13 of actual variable m_02. 
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat_tf.v" Line 41.  For instance ApplyMat_tf/uut/, width 17 of formal port m_10 is not equal to width 13 of actual variable m_10. 
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat_tf.v" Line 42.  For instance ApplyMat_tf/uut/, width 17 of formal port m_11 is not equal to width 13 of actual variable m_11. 
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat_tf.v" Line 43.  For instance ApplyMat_tf/uut/, width 17 of formal port m_12 is not equal to width 13 of actual variable m_12. 
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat_tf.v" Line 44.  For instance ApplyMat_tf/uut/, width 17 of formal port m_20 is not equal to width 13 of actual variable m_20. 
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat_tf.v" Line 45.  For instance ApplyMat_tf/uut/, width 17 of formal port m_21 is not equal to width 13 of actual variable m_21. 
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat_tf.v" Line 46.  For instance ApplyMat_tf/uut/, width 17 of formal port m_22 is not equal to width 13 of actual variable m_22. 
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat_tf.v" Line 50.  For instance ApplyMat_tf/uut/, width 17 of formal port outVec_x is not equal to width 13 of actual signal outVec_x.
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat_tf.v" Line 51.  For instance ApplyMat_tf/uut/, width 17 of formal port outVec_y is not equal to width 13 of actual signal outVec_y.
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat_tf.v" Line 52.  For instance ApplyMat_tf/uut/, width 17 of formal port outVec_z is not equal to width 13 of actual signal outVec_z.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat.v" Line 39.  For instance uut/multCalc/, width 14 of formal port b is not equal to width 13 of actual variable b_active. 
WARNING: File "E:/Yo/Documents/U/10sem/Lab digitales/Repo/Proyecto/Intento1/ApplyMat.v" Line 41.  For instance uut/multCalc/, width 27 of formal port y is not equal to width 26 of actual signal pre_mult_active.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
