\doxysection{EXTI\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_e_x_t_i___type_def}{}\label{struct_e_x_t_i___type_def}\index{EXTI\_TypeDef@{EXTI\_TypeDef}}


External Interrupt/\+Event Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_ae845b86e973b4bf8a33c447c261633f6}{IMR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a6034c7458d8e6030f6dacecf0f1a3a89}{EMR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a0d952a17455687d6e9053730d028fa1d}{RTSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_aa0f7c828c46ae6f6bc9f66f11720bbe6}{FTSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a9eae93b6cc13d4d25e12f2224e2369c9}{SWIER}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_af8d25514079514d38c104402f46470af}{PR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
External Interrupt/\+Event Controller. 

\doxysubsection{Field Documentation}
\Hypertarget{struct_e_x_t_i___type_def_a6034c7458d8e6030f6dacecf0f1a3a89}\label{struct_e_x_t_i___type_def_a6034c7458d8e6030f6dacecf0f1a3a89} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!EMR@{EMR}}
\index{EMR@{EMR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EMR}{EMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EMR}

EXTI Event mask register, Address offset\+: 0x04 \Hypertarget{struct_e_x_t_i___type_def_aa0f7c828c46ae6f6bc9f66f11720bbe6}\label{struct_e_x_t_i___type_def_aa0f7c828c46ae6f6bc9f66f11720bbe6} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!FTSR@{FTSR}}
\index{FTSR@{FTSR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FTSR}{FTSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FTSR}

EXTI Falling trigger selection register, Address offset\+: 0x0C \Hypertarget{struct_e_x_t_i___type_def_ae845b86e973b4bf8a33c447c261633f6}\label{struct_e_x_t_i___type_def_ae845b86e973b4bf8a33c447c261633f6} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!IMR@{IMR}}
\index{IMR@{IMR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR}{IMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMR}

EXTI Interrupt mask register, Address offset\+: 0x00 \Hypertarget{struct_e_x_t_i___type_def_af8d25514079514d38c104402f46470af}\label{struct_e_x_t_i___type_def_af8d25514079514d38c104402f46470af} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!PR@{PR}}
\index{PR@{PR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR}{PR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PR}

EXTI Pending register, Address offset\+: 0x14 \Hypertarget{struct_e_x_t_i___type_def_a0d952a17455687d6e9053730d028fa1d}\label{struct_e_x_t_i___type_def_a0d952a17455687d6e9053730d028fa1d} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RTSR@{RTSR}}
\index{RTSR@{RTSR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RTSR}{RTSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTSR}

EXTI Rising trigger selection register, Address offset\+: 0x08 \Hypertarget{struct_e_x_t_i___type_def_a9eae93b6cc13d4d25e12f2224e2369c9}\label{struct_e_x_t_i___type_def_a9eae93b6cc13d4d25e12f2224e2369c9} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!SWIER@{SWIER}}
\index{SWIER@{SWIER}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWIER}{SWIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SWIER}

EXTI Software interrupt event register, Address offset\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
