// Seed: 880025893
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    output tri   id_3,
    output tri1  id_4,
    input  wire  id_5,
    input  tri   id_6,
    input  tri1  id_7,
    input  tri0  id_8,
    input  tri0  id_9
);
  assign module_1.id_1 = 0;
  assign id_3 = 1'd0;
  wire id_11 = id_1, id_12;
  integer id_13;
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_6 = 32'd17
) (
    input tri0 id_0,
    input wor id_1,
    input wand id_2,
    input supply0 id_3,
    input wor id_4,
    output tri1 id_5,
    input uwire _id_6,
    input tri0 id_7[id_6 : id_6]
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7,
      id_5,
      id_5,
      id_0,
      id_1,
      id_1,
      id_2,
      id_4
  );
endmodule
