[*]
[*] GTKWave Analyzer v3.3.90 (w)1999-2018 BSI
[*] Sun Jun 01 06:30:36 2025
[*]
[dumpfile] "C:\Users\garre\Desktop\EE 188\HW3\run\tb_sh2_cpu-fibonacci.vcd"
[dumpfile_mtime] "Sun Jun 01 06:30:18 2025"
[dumpfile_size] 611408
[savefile] "C:\Users\garre\Desktop\EE 188\HW3\run\tb_sh2_cpu-fibonacci.gtkw"
[timestart] 605300000
[size] 1620 1009
[pos] 1807 -522
*-25.000000 724100000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb_sh2_cpu.
[treeopen] tb_sh2_cpu.uut.
[sst_width] 197
[signals_width] 318
[sst_expanded] 1
[sst_vpaned_height] 299
@28
tb_sh2_cpu.clock
tb_sh2_cpu.reset
@22
tb_sh2_cpu.ab[31:0]
@c00022
tb_sh2_cpu.db[31:0]
@28
(0)tb_sh2_cpu.db[31:0]
(1)tb_sh2_cpu.db[31:0]
(2)tb_sh2_cpu.db[31:0]
(3)tb_sh2_cpu.db[31:0]
(4)tb_sh2_cpu.db[31:0]
(5)tb_sh2_cpu.db[31:0]
(6)tb_sh2_cpu.db[31:0]
(7)tb_sh2_cpu.db[31:0]
(8)tb_sh2_cpu.db[31:0]
(9)tb_sh2_cpu.db[31:0]
(10)tb_sh2_cpu.db[31:0]
(11)tb_sh2_cpu.db[31:0]
(12)tb_sh2_cpu.db[31:0]
(13)tb_sh2_cpu.db[31:0]
(14)tb_sh2_cpu.db[31:0]
(15)tb_sh2_cpu.db[31:0]
(16)tb_sh2_cpu.db[31:0]
(17)tb_sh2_cpu.db[31:0]
(18)tb_sh2_cpu.db[31:0]
(19)tb_sh2_cpu.db[31:0]
(20)tb_sh2_cpu.db[31:0]
(21)tb_sh2_cpu.db[31:0]
(22)tb_sh2_cpu.db[31:0]
(23)tb_sh2_cpu.db[31:0]
(24)tb_sh2_cpu.db[31:0]
(25)tb_sh2_cpu.db[31:0]
(26)tb_sh2_cpu.db[31:0]
(27)tb_sh2_cpu.db[31:0]
(28)tb_sh2_cpu.db[31:0]
(29)tb_sh2_cpu.db[31:0]
(30)tb_sh2_cpu.db[31:0]
(31)tb_sh2_cpu.db[31:0]
@1401200
-group_end
@22
tb_sh2_cpu.uut.dbout[31:0]
tb_sh2_cpu.uut.ir_id[15:0]
tb_sh2_cpu.uut.ir_ex[15:0]
tb_sh2_cpu.uut.ir_ma[11:0]
@28
tb_sh2_cpu.re[3:0]
tb_sh2_cpu.we[3:0]
@22
[color] 7
tb_sh2_cpu.uut.sh2_pau.pc[31:0]
tb_sh2_cpu.uut.sh2_pau.pr[31:0]
tb_sh2_cpu.uut.sh2_regarray.regin[31:0]
@420
tb_sh2_cpu.uut.sh2_regarray.regasel
tb_sh2_cpu.uut.sh2_regarray.regbsel
@22
tb_sh2_cpu.uut.sh2_regarray.rega[31:0]
tb_sh2_cpu.uut.sh2_regarray.regb[31:0]
tb_sh2_cpu.uut.sh2_regarray.regaxin[31:0]
tb_sh2_cpu.uut.sh2_regarray.rega1[31:0]
tb_sh2_cpu.uut.sh2_alu.opa[31:0]
tb_sh2_cpu.uut.sh2_alu.opb[31:0]
tb_sh2_cpu.uut.alu_result[31:0]
@28
tb_sh2_cpu.uut.sh2_cu.updateir
tb_sh2_cpu.uut.updateir_id
tb_sh2_cpu.uut.updateir_ex
@420
tb_sh2_cpu.uut.sh2_cu.nextstate
@421
tb_sh2_cpu.uut.sh2_cu.currentstate
@28
tb_sh2_cpu.uut.pau_updatepc_id
tb_sh2_cpu.uut.pau_updatepc_ex
tb_sh2_cpu.uut.updateir_ma
@420
tb_sh2_cpu.uut.aboutsel_ma
@28
tb_sh2_cpu.uut.takebranch
tb_sh2_cpu.uut.sh2_cu.forcenormalstatenext
@c00022
tb_sh2_cpu.uut.sr[31:0]
@28
(0)tb_sh2_cpu.uut.sr[31:0]
(1)tb_sh2_cpu.uut.sr[31:0]
(2)tb_sh2_cpu.uut.sr[31:0]
(3)tb_sh2_cpu.uut.sr[31:0]
(4)tb_sh2_cpu.uut.sr[31:0]
(5)tb_sh2_cpu.uut.sr[31:0]
(6)tb_sh2_cpu.uut.sr[31:0]
(7)tb_sh2_cpu.uut.sr[31:0]
(8)tb_sh2_cpu.uut.sr[31:0]
(9)tb_sh2_cpu.uut.sr[31:0]
(10)tb_sh2_cpu.uut.sr[31:0]
(11)tb_sh2_cpu.uut.sr[31:0]
(12)tb_sh2_cpu.uut.sr[31:0]
(13)tb_sh2_cpu.uut.sr[31:0]
(14)tb_sh2_cpu.uut.sr[31:0]
(15)tb_sh2_cpu.uut.sr[31:0]
(16)tb_sh2_cpu.uut.sr[31:0]
(17)tb_sh2_cpu.uut.sr[31:0]
(18)tb_sh2_cpu.uut.sr[31:0]
(19)tb_sh2_cpu.uut.sr[31:0]
(20)tb_sh2_cpu.uut.sr[31:0]
(21)tb_sh2_cpu.uut.sr[31:0]
(22)tb_sh2_cpu.uut.sr[31:0]
(23)tb_sh2_cpu.uut.sr[31:0]
(24)tb_sh2_cpu.uut.sr[31:0]
(25)tb_sh2_cpu.uut.sr[31:0]
(26)tb_sh2_cpu.uut.sr[31:0]
(27)tb_sh2_cpu.uut.sr[31:0]
(28)tb_sh2_cpu.uut.sr[31:0]
(29)tb_sh2_cpu.uut.sr[31:0]
(30)tb_sh2_cpu.uut.sr[31:0]
(31)tb_sh2_cpu.uut.sr[31:0]
@1401200
-group_end
@22
tb_sh2_cpu.uut.pc_id[31:0]
tb_sh2_cpu.uut.pc_ex[31:0]
tb_sh2_cpu.uut.sh2_pau.offset8[7:0]
tb_sh2_cpu.uut.sh2_pau.pc_ex[31:0]
tb_sh2_cpu.uut.pc_id[31:0]
@420
tb_sh2_cpu.uut.pau_prsel_ex
tb_sh2_cpu.uut.sh2_pau.srcsel
[pattern_trace] 1
[pattern_trace] 0
