Optimization Results report for top
Sun Jan 28 13:02:40 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Registers Removed During Synthesis
  3. Removed Registers Triggering Further Register Optimizations
  4. General Register Statistics
  5. Multiplexer Restructuring Statistics (Restructuring Performed)



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+-------------------------------------------------+----------------------------------------+
; Register name                                   ; Reason for Removal                     ;
+-------------------------------------------------+----------------------------------------+
; led_reg[1..3]                                   ; Stuck at GND due to stuck port data_in ;
; seg_data[0]~reg0                                ; Stuck at GND due to stuck port data_in ;
; led_reg[0]                                      ; Stuck at GND due to stuck port data_in ;
; seg_sel[5]~reg0                                 ; Stuck at GND due to stuck port data_in ;
; seg_sel[4]~reg0                                 ; Stuck at GND due to stuck port data_in ;
; seg_sel[3]~reg0                                 ; Stuck at GND due to stuck port data_in ;
; seg_sel[2]~reg0                                 ; Stuck at GND due to stuck port data_in ;
; seg_sel[1]~reg0                                 ; Stuck at GND due to stuck port data_in ;
; seg_sel[0]~reg0                                 ; Stuck at GND due to stuck port data_in ;
; seg_data[7]~reg0                                ; Stuck at GND due to stuck port data_in ;
; seg_data[6]~reg0                                ; Stuck at GND due to stuck port data_in ;
; seg_data[5]~reg0                                ; Stuck at GND due to stuck port data_in ;
; seg_data[4]~reg0                                ; Stuck at GND due to stuck port data_in ;
; seg_data[3]~reg0                                ; Stuck at GND due to stuck port data_in ;
; seg_data[2]~reg0                                ; Stuck at GND due to stuck port data_in ;
; seg_data[1]~reg0                                ; Stuck at GND due to stuck port data_in ;
; ax_debounce:ax_debounce_a2|DFF1                 ; Stuck at GND due to stuck port clock   ;
; ax_debounce:ax_debounce_a2|DFF2                 ; Stuck at GND due to stuck port clock   ;
; ax_debounce:ax_debounce_a2|q_reg[1..31]         ; Stuck at GND due to stuck port clock   ;
; ax_debounce:ax_debounce_a2|button_negedge       ; Stuck at GND due to stuck port clock   ;
; ax_debounce:ax_debounce_a2|button_out_d0        ; Lost fanout                            ;
; ax_debounce:ax_debounce_a2|button_out           ; Lost fanout                            ;
; ax_debounce:ax_debounce_a2|q_reg[0]             ; Stuck at GND due to stuck port clock   ;
; current_state~4                                 ; Lost fanout                            ;
; current_state~5                                 ; Lost fanout                            ;
; uart_rx:uart_receiver_inst|state~4              ; Lost fanout                            ;
; uart_rx:uart_receiver_inst|state~5              ; Lost fanout                            ;
; uart_rx:uart_receiver_inst|state~6              ; Lost fanout                            ;
; ax_debounce:ax_debounce_a1|button_negedge       ; Lost fanout                            ;
; ax_debounce:ax_debounce_a0|button_negedge       ; Lost fanout                            ;
; uart_rx:uart_receiver_inst|rx_d0                ; Lost fanout                            ;
; uart_rx:uart_receiver_inst|rx_d1                ; Lost fanout                            ;
; uart_rx:uart_receiver_inst|rx_bits[0..7]        ; Lost fanout                            ;
; uart_rx:uart_receiver_inst|cycle_cnt[0..15]     ; Lost fanout                            ;
; uart_rx:uart_receiver_inst|bit_cnt[0..2]        ; Lost fanout                            ;
; ax_debounce:ax_debounce_a1|button_out           ; Lost fanout                            ;
; ax_debounce:ax_debounce_a1|button_out_d0        ; Lost fanout                            ;
; ax_debounce:ax_debounce_a0|button_out           ; Lost fanout                            ;
; ax_debounce:ax_debounce_a0|button_out_d0        ; Lost fanout                            ;
; ax_debounce:ax_debounce_a1|DFF2                 ; Lost fanout                            ;
; ax_debounce:ax_debounce_a1|q_reg[0..31]         ; Lost fanout                            ;
; ax_debounce:ax_debounce_a0|DFF2                 ; Lost fanout                            ;
; ax_debounce:ax_debounce_a0|q_reg[0..31]         ; Lost fanout                            ;
; ax_debounce:ax_debounce_a1|DFF1                 ; Lost fanout                            ;
; ax_debounce:ax_debounce_a0|DFF1                 ; Lost fanout                            ;
; current_state.idle                              ; Lost fanout                            ;
; current_state.ledflash_mode                     ; Lost fanout                            ;
; current_state.eeprom_mode                       ; Lost fanout                            ;
; current_state.sd_mode                           ; Lost fanout                            ;
; uart_rx:uart_receiver_inst|state.S_IDLE         ; Lost fanout                            ;
; uart_rx:uart_receiver_inst|state.S_START        ; Lost fanout                            ;
; uart_rx:uart_receiver_inst|state.S_REC_BYTE     ; Lost fanout                            ;
; uart_rx:uart_receiver_inst|state.S_STOP         ; Lost fanout                            ;
; uart_rx:uart_receiver_inst|state.S_DATA         ; Lost fanout                            ;
; uart_rx:uart_receiver_inst|state.S_PACKET_START ; Lost fanout                            ;
; uart_rx:uart_receiver_inst|state.S_CHANNEL_ID   ; Lost fanout                            ;
; Total Number of Removed Registers = 174         ;                                        ;
+-------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+-------------------------------------------+-------------------------+-------------------------------------------------------------------------------------+
; Register name                             ; Reason for Removal      ; Registers Removed due to This Register                                              ;
+-------------------------------------------+-------------------------+-------------------------------------------------------------------------------------+
; ax_debounce:ax_debounce_a2|DFF1           ; Stuck at GND            ; ax_debounce:ax_debounce_a2|q_reg[31], ax_debounce:ax_debounce_a2|q_reg[30],         ;
;                                           ; due to stuck port clock ; ax_debounce:ax_debounce_a2|q_reg[29], ax_debounce:ax_debounce_a2|q_reg[28],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a2|q_reg[27], ax_debounce:ax_debounce_a2|q_reg[26],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a2|q_reg[25], ax_debounce:ax_debounce_a2|q_reg[24],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a2|q_reg[23], ax_debounce:ax_debounce_a2|q_reg[22],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a2|q_reg[21], ax_debounce:ax_debounce_a2|q_reg[20],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a2|q_reg[19], ax_debounce:ax_debounce_a2|q_reg[18],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a2|q_reg[17], ax_debounce:ax_debounce_a2|q_reg[16],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a2|q_reg[15], ax_debounce:ax_debounce_a2|q_reg[14],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a2|q_reg[13], ax_debounce:ax_debounce_a2|q_reg[12],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a2|q_reg[11], ax_debounce:ax_debounce_a2|q_reg[10],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a2|q_reg[9], ax_debounce:ax_debounce_a2|q_reg[8],           ;
;                                           ;                         ; ax_debounce:ax_debounce_a2|q_reg[7], ax_debounce:ax_debounce_a2|q_reg[6],           ;
;                                           ;                         ; ax_debounce:ax_debounce_a2|q_reg[5], ax_debounce:ax_debounce_a2|q_reg[4],           ;
;                                           ;                         ; ax_debounce:ax_debounce_a2|q_reg[3], ax_debounce:ax_debounce_a2|q_reg[2],           ;
;                                           ;                         ; ax_debounce:ax_debounce_a2|q_reg[1], ax_debounce:ax_debounce_a2|q_reg[0]            ;
; ax_debounce:ax_debounce_a2|button_negedge ; Stuck at GND            ; ax_debounce:ax_debounce_a2|button_out_d0, ax_debounce:ax_debounce_a2|button_out,    ;
;                                           ; due to stuck port clock ; ax_debounce:ax_debounce_a1|button_negedge,                                          ;
;                                           ;                         ; ax_debounce:ax_debounce_a0|button_negedge, ax_debounce:ax_debounce_a1|button_out,   ;
;                                           ;                         ; ax_debounce:ax_debounce_a1|button_out_d0, ax_debounce:ax_debounce_a0|button_out,    ;
;                                           ;                         ; ax_debounce:ax_debounce_a0|button_out_d0, ax_debounce:ax_debounce_a1|DFF2,          ;
;                                           ;                         ; ax_debounce:ax_debounce_a1|q_reg[31], ax_debounce:ax_debounce_a1|q_reg[30],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a1|q_reg[29], ax_debounce:ax_debounce_a1|q_reg[28],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a1|q_reg[27], ax_debounce:ax_debounce_a1|q_reg[26],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a1|q_reg[25], ax_debounce:ax_debounce_a1|q_reg[24],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a1|q_reg[23], ax_debounce:ax_debounce_a0|DFF2,              ;
;                                           ;                         ; ax_debounce:ax_debounce_a0|q_reg[31], ax_debounce:ax_debounce_a0|q_reg[30],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a0|q_reg[29], ax_debounce:ax_debounce_a0|q_reg[28],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a0|q_reg[27], ax_debounce:ax_debounce_a0|q_reg[26],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a0|q_reg[25], ax_debounce:ax_debounce_a0|q_reg[24],         ;
;                                           ;                         ; ax_debounce:ax_debounce_a0|q_reg[23], ax_debounce:ax_debounce_a1|DFF1,              ;
;                                           ;                         ; ax_debounce:ax_debounce_a0|DFF1                                                     ;
; uart_rx:uart_receiver_inst|state~4        ; Lost Fanouts            ; uart_rx:uart_receiver_inst|rx_d0, uart_rx:uart_receiver_inst|rx_d1,                 ;
;                                           ;                         ; uart_rx:uart_receiver_inst|rx_bits[7], uart_rx:uart_receiver_inst|rx_bits[6],       ;
;                                           ;                         ; uart_rx:uart_receiver_inst|rx_bits[5], uart_rx:uart_receiver_inst|rx_bits[4],       ;
;                                           ;                         ; uart_rx:uart_receiver_inst|rx_bits[3], uart_rx:uart_receiver_inst|cycle_cnt[15],    ;
;                                           ;                         ; uart_rx:uart_receiver_inst|cycle_cnt[14], uart_rx:uart_receiver_inst|bit_cnt[2],    ;
;                                           ;                         ; uart_rx:uart_receiver_inst|bit_cnt[1], uart_rx:uart_receiver_inst|state.S_START,    ;
;                                           ;                         ; uart_rx:uart_receiver_inst|state.S_REC_BYTE,                                        ;
;                                           ;                         ; uart_rx:uart_receiver_inst|state.S_STOP, uart_rx:uart_receiver_inst|state.S_DATA,   ;
;                                           ;                         ; uart_rx:uart_receiver_inst|state.S_PACKET_START,                                    ;
;                                           ;                         ; uart_rx:uart_receiver_inst|state.S_CHANNEL_ID                                       ;
; uart_rx:uart_receiver_inst|state~5        ; Lost Fanouts            ; uart_rx:uart_receiver_inst|cycle_cnt[13], uart_rx:uart_receiver_inst|cycle_cnt[12], ;
;                                           ;                         ; uart_rx:uart_receiver_inst|cycle_cnt[11], uart_rx:uart_receiver_inst|cycle_cnt[10], ;
;                                           ;                         ; uart_rx:uart_receiver_inst|cycle_cnt[9], uart_rx:uart_receiver_inst|cycle_cnt[8],   ;
;                                           ;                         ; uart_rx:uart_receiver_inst|cycle_cnt[7], uart_rx:uart_receiver_inst|cycle_cnt[6],   ;
;                                           ;                         ; uart_rx:uart_receiver_inst|cycle_cnt[5], uart_rx:uart_receiver_inst|cycle_cnt[4],   ;
;                                           ;                         ; uart_rx:uart_receiver_inst|cycle_cnt[3], uart_rx:uart_receiver_inst|cycle_cnt[2],   ;
;                                           ;                         ; uart_rx:uart_receiver_inst|cycle_cnt[1], uart_rx:uart_receiver_inst|cycle_cnt[0]    ;
; current_state~4                           ; Lost Fanouts            ; current_state.ledflash_mode, current_state.sd_mode                                  ;
; uart_rx:uart_receiver_inst|state~6        ; Lost Fanouts            ; uart_rx:uart_receiver_inst|bit_cnt[0], uart_rx:uart_receiver_inst|state.S_IDLE      ;
; current_state~5                           ; Lost Fanouts            ; current_state.idle                                                                  ;
+-------------------------------------------+-------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|uart_rx:uart_receiver_inst|bit_cnt[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


