
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>/Users/williamlemaire/dev/personal-projects/verilog-simulator/examples/and_gate.v Cov: 100% </h3>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   1: module and_gate (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   2:     input  wire a,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   3:     input  wire b,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   4:     output wire out</pre>
<pre style="margin:0; padding:0 ">   5: );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   6:   assign out = a & b;</pre>
<pre style="margin:0; padding:0 ">   7: endmodule</pre>
</body>
</html>
