# -RiScKy-
Development of a pipelined RISC-V core in Verilog.

## RISCV sim
* [emulsiV]([URL](https://eseo-tech.github.io/emulsiV/))
* [venus](https://venus.cs61c.org/)


memory to register : Load
register to memory : Store