<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-cns3xxx › core.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>core.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 1999 - 2003 ARM Limited</span>
<span class="cm"> * Copyright 2000 Deep Blue Solutions Ltd</span>
<span class="cm"> * Copyright 2008 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/clockchips.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;asm/mach/map.h&gt;</span>
<span class="cp">#include &lt;asm/mach/time.h&gt;</span>
<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/gic.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/cache-l2x0.h&gt;</span>
<span class="cp">#include &lt;mach/cns3xxx.h&gt;</span>
<span class="cp">#include &quot;core.h&quot;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">map_desc</span> <span class="n">cns3xxx_io_desc</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">CNS3XXX_TC11MP_TWD_BASE_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">CNS3XXX_TC11MP_TWD_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">CNS3XXX_TC11MP_GIC_CPU_BASE_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">CNS3XXX_TC11MP_GIC_CPU_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">CNS3XXX_TC11MP_GIC_DIST_BASE_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">CNS3XXX_TC11MP_GIC_DIST_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">CNS3XXX_TIMER1_2_3_BASE_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">CNS3XXX_TIMER1_2_3_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">CNS3XXX_GPIOA_BASE_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">CNS3XXX_GPIOA_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">CNS3XXX_GPIOB_BASE_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">CNS3XXX_GPIOB_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">CNS3XXX_MISC_BASE_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">CNS3XXX_MISC_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">CNS3XXX_PM_BASE_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">CNS3XXX_PM_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">cns3xxx_map_io</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iotable_init</span><span class="p">(</span><span class="n">cns3xxx_io_desc</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cns3xxx_io_desc</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/* used by entry-macro.S */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">cns3xxx_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">gic_init</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="n">IOMEM</span><span class="p">(</span><span class="n">CNS3XXX_TC11MP_GIC_DIST_BASE_VIRT</span><span class="p">),</span>
		 <span class="n">IOMEM</span><span class="p">(</span><span class="n">CNS3XXX_TC11MP_GIC_CPU_BASE_VIRT</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cns3xxx_power_off</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pm_base</span> <span class="o">=</span> <span class="n">IOMEM</span><span class="p">(</span><span class="n">CNS3XXX_PM_BASE_VIRT</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">clkctrl</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;powering system down...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">clkctrl</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">pm_base</span> <span class="o">+</span> <span class="n">PM_SYS_CLK_CTRL_OFFSET</span><span class="p">);</span>
	<span class="n">clkctrl</span> <span class="o">&amp;=</span> <span class="mh">0xfffff1ff</span><span class="p">;</span>
	<span class="n">clkctrl</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x5</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">);</span>		<span class="cm">/* Hibernate */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">clkctrl</span><span class="p">,</span> <span class="n">pm_base</span> <span class="o">+</span> <span class="n">PM_SYS_CLK_CTRL_OFFSET</span><span class="p">);</span>

<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Timer</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cns3xxx_tmr1</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cns3xxx_timer_set_mode</span><span class="p">(</span><span class="k">enum</span> <span class="n">clock_event_mode</span> <span class="n">mode</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_2_CONTROL_OFFSET</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">pclk</span> <span class="o">=</span> <span class="n">cns3xxx_cpu_clock</span><span class="p">()</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reload</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_PERIODIC</span>:
		<span class="n">reload</span> <span class="o">=</span> <span class="n">pclk</span> <span class="o">*</span> <span class="mi">20</span> <span class="o">/</span> <span class="p">(</span><span class="mi">3</span> <span class="o">*</span> <span class="n">HZ</span><span class="p">)</span> <span class="o">*</span> <span class="mh">0x25000</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reload</span><span class="p">,</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_AUTO_RELOAD_OFFSET</span><span class="p">);</span>
		<span class="n">ctrl</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_ONESHOT</span>:
		<span class="cm">/* period set, and timer enabled in &#39;next_event&#39; hook */</span>
		<span class="n">ctrl</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_UNUSED</span>:
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_SHUTDOWN</span>:
	<span class="nl">default:</span>
		<span class="n">ctrl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">ctrl</span><span class="p">,</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_2_CONTROL_OFFSET</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cns3xxx_timer_set_next_event</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">evt</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">unused</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_2_CONTROL_OFFSET</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">evt</span><span class="p">,</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_AUTO_RELOAD_OFFSET</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">ctrl</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_2_CONTROL_OFFSET</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="n">cns3xxx_tmr1_clockevent</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;cns3xxx timer1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shift</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">features</span>       <span class="o">=</span> <span class="n">CLOCK_EVT_FEAT_PERIODIC</span> <span class="o">|</span> <span class="n">CLOCK_EVT_FEAT_ONESHOT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_mode</span>	<span class="o">=</span> <span class="n">cns3xxx_timer_set_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_next_event</span>	<span class="o">=</span> <span class="n">cns3xxx_timer_set_next_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rating</span>		<span class="o">=</span> <span class="mi">350</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpumask</span>	<span class="o">=</span> <span class="n">cpu_all_mask</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">cns3xxx_clockevents_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timer_irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cns3xxx_tmr1_clockevent</span><span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">timer_irq</span><span class="p">;</span>
	<span class="n">cns3xxx_tmr1_clockevent</span><span class="p">.</span><span class="n">mult</span> <span class="o">=</span>
		<span class="n">div_sc</span><span class="p">((</span><span class="n">cns3xxx_cpu_clock</span><span class="p">()</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1000000</span><span class="p">,</span> <span class="n">NSEC_PER_SEC</span><span class="p">,</span>
		       <span class="n">cns3xxx_tmr1_clockevent</span><span class="p">.</span><span class="n">shift</span><span class="p">);</span>
	<span class="n">cns3xxx_tmr1_clockevent</span><span class="p">.</span><span class="n">max_delta_ns</span> <span class="o">=</span>
		<span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cns3xxx_tmr1_clockevent</span><span class="p">);</span>
	<span class="n">cns3xxx_tmr1_clockevent</span><span class="p">.</span><span class="n">min_delta_ns</span> <span class="o">=</span>
		<span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mh">0xf</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cns3xxx_tmr1_clockevent</span><span class="p">);</span>

	<span class="n">clockevents_register_device</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cns3xxx_tmr1_clockevent</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * IRQ handler for the timer</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">cns3xxx_timer_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cns3xxx_tmr1_clockevent</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">stat</span> <span class="o">=</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_2_INTERRUPT_STATUS_OFFSET</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* Clear the interrupt */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">stat</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="n">stat</span><span class="p">);</span>

	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">event_handler</span><span class="p">(</span><span class="n">evt</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">cns3xxx_timer_irq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQF_DISABLED</span> <span class="o">|</span> <span class="n">IRQF_TIMER</span> <span class="o">|</span> <span class="n">IRQF_IRQPOLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">cns3xxx_timer_interrupt</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Set up the clock source and clock events devices</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">__cns3xxx_timer_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timer_irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">irq_mask</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialise to a known state (all timers off)</span>
<span class="cm">	 */</span>

	<span class="cm">/* disable timer1 and timer2 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_2_CONTROL_OFFSET</span><span class="p">);</span>
	<span class="cm">/* stop free running timer3 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER_FREERUN_CONTROL_OFFSET</span><span class="p">);</span>

	<span class="cm">/* timer1 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x5C800</span><span class="p">,</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_COUNTER_OFFSET</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x5C800</span><span class="p">,</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_AUTO_RELOAD_OFFSET</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_MATCH_V1_OFFSET</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_MATCH_V2_OFFSET</span><span class="p">);</span>

	<span class="cm">/* mask irq, non-mask timer1 overflow */</span>
	<span class="n">irq_mask</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_2_INTERRUPT_MASK_OFFSET</span><span class="p">);</span>
	<span class="n">irq_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">irq_mask</span> <span class="o">|=</span> <span class="mh">0x03</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">irq_mask</span><span class="p">,</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_2_INTERRUPT_MASK_OFFSET</span><span class="p">);</span>

	<span class="cm">/* down counter */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_2_CONTROL_OFFSET</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_2_CONTROL_OFFSET</span><span class="p">);</span>

	<span class="cm">/* timer2 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER2_MATCH_V1_OFFSET</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER2_MATCH_V2_OFFSET</span><span class="p">);</span>

	<span class="cm">/* mask irq */</span>
	<span class="n">irq_mask</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_2_INTERRUPT_MASK_OFFSET</span><span class="p">);</span>
	<span class="n">irq_mask</span> <span class="o">|=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">irq_mask</span><span class="p">,</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_2_INTERRUPT_MASK_OFFSET</span><span class="p">);</span>

	<span class="cm">/* down counter */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_2_CONTROL_OFFSET</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">cns3xxx_tmr1</span> <span class="o">+</span> <span class="n">TIMER1_2_CONTROL_OFFSET</span><span class="p">);</span>

	<span class="cm">/* Make irqs happen for the system timer */</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">timer_irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cns3xxx_timer_irq</span><span class="p">);</span>

	<span class="n">cns3xxx_clockevents_init</span><span class="p">(</span><span class="n">timer_irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">cns3xxx_timer_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cns3xxx_tmr1</span> <span class="o">=</span> <span class="n">IOMEM</span><span class="p">(</span><span class="n">CNS3XXX_TIMER1_2_3_BASE_VIRT</span><span class="p">);</span>

	<span class="n">__cns3xxx_timer_init</span><span class="p">(</span><span class="n">IRQ_CNS3XXX_TIMER0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">sys_timer</span> <span class="n">cns3xxx_timer</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">cns3xxx_timer_init</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_CACHE_L2X0</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">cns3xxx_l2x0_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">CNS3XXX_L2C_BASE</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Tag RAM Control register</span>
<span class="cm">	 *</span>
<span class="cm">	 * bit[10:8]	- 1 cycle of write accesses latency</span>
<span class="cm">	 * bit[6:4]	- 1 cycle of read accesses latency</span>
<span class="cm">	 * bit[3:0]	- 1 cycle of setup latency</span>
<span class="cm">	 *</span>
<span class="cm">	 * 1 cycle of latency for setup, read and write accesses</span>
<span class="cm">	 */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_TAG_LATENCY_CTRL</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0xfffff888</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_TAG_LATENCY_CTRL</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Data RAM Control register</span>
<span class="cm">	 *</span>
<span class="cm">	 * bit[10:8]	- 1 cycles of write accesses latency</span>
<span class="cm">	 * bit[6:4]	- 1 cycles of read accesses latency</span>
<span class="cm">	 * bit[3:0]	- 1 cycle of setup latency</span>
<span class="cm">	 *</span>
<span class="cm">	 * 1 cycle of latency for setup, read and write accesses</span>
<span class="cm">	 */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_DATA_LATENCY_CTRL</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0xfffff888</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_DATA_LATENCY_CTRL</span><span class="p">);</span>

	<span class="cm">/* 32 KiB, 8-way, parity disable */</span>
	<span class="n">l2x0_init</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="mh">0x00540000</span><span class="p">,</span> <span class="mh">0xfe000fff</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_CACHE_L2X0 */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
