perf/x86/intel: Add Tremont core PMU support

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-1127.el7
commit-author Kan Liang <kan.liang@linux.intel.com>
commit 6daeb8737f8a93c6d3a3ae57e23dd3dbe8b239da
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-1127.el7/6daeb873.failed

Add perf core PMU support for Intel Tremont CPU.

The init code is based on Goldmont plus.

The generic purpose counter 0 and fixed counter 0 have less skid.
Force :ppp events on generic purpose counter 0.
Force instruction:ppp on generic purpose counter 0 and fixed counter 0.

Updates LLC cache event table and OFFCORE_RESPONSE mask.

Adaptive PEBS, which is already enabled on ICL, is also supported
on Tremont. No extra code required.

	Signed-off-by: Kan Liang <kan.liang@linux.intel.com>
	Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
	Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>
	Cc: Arnaldo Carvalho de Melo <acme@redhat.com>
	Cc: Jiri Olsa <jolsa@redhat.com>
	Cc: Linus Torvalds <torvalds@linux-foundation.org>
	Cc: Peter Zijlstra <peterz@infradead.org>
	Cc: Stephane Eranian <eranian@google.com>
	Cc: Thomas Gleixner <tglx@linutronix.de>
	Cc: Vince Weaver <vincent.weaver@maine.edu>
	Cc: acme@kernel.org
	Cc: jolsa@kernel.org
Link: https://lkml.kernel.org/r/1554922629-126287-3-git-send-email-kan.liang@linux.intel.com
	Signed-off-by: Ingo Molnar <mingo@kernel.org>
(cherry picked from commit 6daeb8737f8a93c6d3a3ae57e23dd3dbe8b239da)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/x86/events/intel/core.c
diff --cc arch/x86/events/intel/core.c
index 9266ff826d65,4b4dac089635..000000000000
--- a/arch/x86/events/intel/core.c
+++ b/arch/x86/events/intel/core.c
@@@ -3307,6 -3442,12 +3346,15 @@@ static struct event_constraint counter0
  static struct event_constraint counter2_constraint =
  			EVENT_CONSTRAINT(0, 0x4, 0);
  
++<<<<<<< HEAD
++=======
+ static struct event_constraint fixed0_constraint =
+ 			FIXED_EVENT_CONSTRAINT(0x00c0, 0);
+ 
+ static struct event_constraint fixed0_counter0_constraint =
+ 			INTEL_ALL_EVENT_CONSTRAINT(0, 0x100000001ULL);
+ 
++>>>>>>> 6daeb8737f8a (perf/x86/intel: Add Tremont core PMU support)
  static struct event_constraint *
  hsw_get_event_constraints(struct cpu_hw_events *cpuc, int idx,
  			  struct perf_event *event)
* Unmerged path arch/x86/events/intel/core.c
