add_file -type verilog "/home/cyh/chiplab/IP/open-la500/addr_trans.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/alu.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/axi_bridge.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/btb.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/csr.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/dcache.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/div.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/exe_stage.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/icache.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/id_stage.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/if_stage.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/mem_stage.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/mul.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/mycpu_top.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/perf_counter.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/regfile.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/tlb_entry.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/tools.v"
add_file -type verilog "/home/cyh/chiplab/IP/open-la500/wb_stage.v"
add_file -type verilog "/home/cyh/chiplab/fpga/gowin/gowin_ip/SP_256x21/SP_256x21.v"
add_file -type verilog "/home/cyh/chiplab/fpga/gowin/gowin_ip/SP_256x32/SP_256x32.v"
add_file -type verilog "/home/cyh/chiplab/fpga/gowin/gowin_ip/xilinx2gowin.v"
add_file -type verilog "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/SRAM_SDPB.v"
add_file -type verilog "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/gowin_pll.v"
add_file -type verilog "/home/cyh/chiplab/soc/build/SoCFull.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/sdram/core_sdram_axi4/sdram_axi.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/sdram/core_sdram_axi4/sdram_axi_core.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/sdram/sdram_top_axi.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/spi/rtl/spi_clgen.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/spi/rtl/spi_defines.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/spi/rtl/spi_shift.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/spi/rtl/spi_top.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/spi/rtl/spi_top_apb.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/uart16550/rtl/raminfr.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_defines.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_receiver.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_regs.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_rfifo.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_sync_flops.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_tfifo.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_top_apb.v"
add_file -type verilog "/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_transmitter.v"
add_file -type other "/home/cyh/chiplab/IP/open-la500/csr.h"
add_file -type other "/home/cyh/chiplab/IP/open-la500/mycpu.h"
set_device GW5AST-LV138FPG676AC2/I1 -device_version B
set_option -synthesis_tool gowinsynthesis
set_option -output_base_name jcs
set_option -top_module SoCFull