ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"ADC_DelSig_1_theACLK.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.ADC_DelSig_1_theACLK_Start,"ax",%progbits
  19              		.align	2
  20              		.global	ADC_DelSig_1_theACLK_Start
  21              		.thumb
  22              		.thumb_func
  23              		.type	ADC_DelSig_1_theACLK_Start, %function
  24              	ADC_DelSig_1_theACLK_Start:
  25              	.LFB0:
  26              		.file 1 ".\\Generated_Source\\PSoC5\\ADC_DelSig_1_theACLK.c"
   1:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * File Name: ADC_DelSig_1_theACLK.c
   3:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Version 2.20
   4:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
   5:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Description:
   6:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
   8:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Note:
   9:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
  10:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *******************************************************************************/
  16:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
  17:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #include "ADC_DelSig_1_theACLK.h"
  19:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
  20:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
  27:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
  29:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
  30:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Function Name: ADC_DelSig_1_theACLK_Start
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 2


  32:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
  34:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Summary:
  35:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  "Start on Reset" option is enabled in the DWR.
  37:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
  38:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Parameters:
  39:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  None
  40:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
  41:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Returns:
  42:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  None
  43:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
  44:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *******************************************************************************/
  45:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** void ADC_DelSig_1_theACLK_Start(void) 
  46:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** {
  27              		.loc 1 46 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 00AF     		add	r7, sp, #0
  36              		.cfi_def_cfa_register 7
  47:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     /* Set the bit to enable the clock. */
  48:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     ADC_DelSig_1_theACLK_CLKEN |= ADC_DelSig_1_theACLK_CLKEN_MASK;
  37              		.loc 1 48 0
  38 0004 094A     		ldr	r2, .L2
  39 0006 094B     		ldr	r3, .L2
  40 0008 1B78     		ldrb	r3, [r3]
  41 000a DBB2     		uxtb	r3, r3
  42 000c 43F00103 		orr	r3, r3, #1
  43 0010 DBB2     		uxtb	r3, r3
  44 0012 1370     		strb	r3, [r2]
  49:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 	ADC_DelSig_1_theACLK_CLKSTBY |= ADC_DelSig_1_theACLK_CLKSTBY_MASK;
  45              		.loc 1 49 0
  46 0014 064A     		ldr	r2, .L2+4
  47 0016 064B     		ldr	r3, .L2+4
  48 0018 1B78     		ldrb	r3, [r3]
  49 001a DBB2     		uxtb	r3, r3
  50 001c 43F00103 		orr	r3, r3, #1
  51 0020 DBB2     		uxtb	r3, r3
  52 0022 1370     		strb	r3, [r2]
  50:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** }
  53              		.loc 1 50 0
  54 0024 BD46     		mov	sp, r7
  55              		.cfi_def_cfa_register 13
  56              		@ sp needed
  57 0026 5DF8047B 		ldr	r7, [sp], #4
  58              		.cfi_restore 7
  59              		.cfi_def_cfa_offset 0
  60 002a 7047     		bx	lr
  61              	.L3:
  62              		.align	2
  63              	.L2:
  64 002c A1430040 		.word	1073759137
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 3


  65 0030 B1430040 		.word	1073759153
  66              		.cfi_endproc
  67              	.LFE0:
  68              		.size	ADC_DelSig_1_theACLK_Start, .-ADC_DelSig_1_theACLK_Start
  69              		.section	.text.ADC_DelSig_1_theACLK_Stop,"ax",%progbits
  70              		.align	2
  71              		.global	ADC_DelSig_1_theACLK_Stop
  72              		.thumb
  73              		.thumb_func
  74              		.type	ADC_DelSig_1_theACLK_Stop, %function
  75              	ADC_DelSig_1_theACLK_Stop:
  76              	.LFB1:
  51:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
  52:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
  53:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** /*******************************************************************************
  54:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Function Name: ADC_DelSig_1_theACLK_Stop
  55:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** ********************************************************************************
  56:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
  57:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Summary:
  58:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Stops the clock and returns immediately. This API does not require the
  59:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  source clock to be running but may return before the hardware is actually
  60:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  disabled. If the settings of the clock are changed after calling this
  61:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  glitch, use the StopBlock function.
  63:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
  64:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Parameters:
  65:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  None
  66:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
  67:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Returns:
  68:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  None
  69:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
  70:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *******************************************************************************/
  71:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** void ADC_DelSig_1_theACLK_Stop(void) 
  72:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** {
  77              		.loc 1 72 0
  78              		.cfi_startproc
  79              		@ args = 0, pretend = 0, frame = 0
  80              		@ frame_needed = 1, uses_anonymous_args = 0
  81              		@ link register save eliminated.
  82 0000 80B4     		push	{r7}
  83              		.cfi_def_cfa_offset 4
  84              		.cfi_offset 7, -4
  85 0002 00AF     		add	r7, sp, #0
  86              		.cfi_def_cfa_register 7
  73:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     /* Clear the bit to disable the clock. */
  74:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     ADC_DelSig_1_theACLK_CLKEN &= (uint8)(~ADC_DelSig_1_theACLK_CLKEN_MASK);
  87              		.loc 1 74 0
  88 0004 094A     		ldr	r2, .L5
  89 0006 094B     		ldr	r3, .L5
  90 0008 1B78     		ldrb	r3, [r3]
  91 000a DBB2     		uxtb	r3, r3
  92 000c 23F00103 		bic	r3, r3, #1
  93 0010 DBB2     		uxtb	r3, r3
  94 0012 1370     		strb	r3, [r2]
  75:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 	ADC_DelSig_1_theACLK_CLKSTBY &= (uint8)(~ADC_DelSig_1_theACLK_CLKSTBY_MASK);
  95              		.loc 1 75 0
  96 0014 064A     		ldr	r2, .L5+4
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 4


  97 0016 064B     		ldr	r3, .L5+4
  98 0018 1B78     		ldrb	r3, [r3]
  99 001a DBB2     		uxtb	r3, r3
 100 001c 23F00103 		bic	r3, r3, #1
 101 0020 DBB2     		uxtb	r3, r3
 102 0022 1370     		strb	r3, [r2]
  76:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** }
 103              		.loc 1 76 0
 104 0024 BD46     		mov	sp, r7
 105              		.cfi_def_cfa_register 13
 106              		@ sp needed
 107 0026 5DF8047B 		ldr	r7, [sp], #4
 108              		.cfi_restore 7
 109              		.cfi_def_cfa_offset 0
 110 002a 7047     		bx	lr
 111              	.L6:
 112              		.align	2
 113              	.L5:
 114 002c A1430040 		.word	1073759137
 115 0030 B1430040 		.word	1073759153
 116              		.cfi_endproc
 117              	.LFE1:
 118              		.size	ADC_DelSig_1_theACLK_Stop, .-ADC_DelSig_1_theACLK_Stop
 119              		.section	.text.ADC_DelSig_1_theACLK_StopBlock,"ax",%progbits
 120              		.align	2
 121              		.global	ADC_DelSig_1_theACLK_StopBlock
 122              		.thumb
 123              		.thumb_func
 124              		.type	ADC_DelSig_1_theACLK_StopBlock, %function
 125              	ADC_DelSig_1_theACLK_StopBlock:
 126              	.LFB2:
  77:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
  78:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
  79:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
  81:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
  82:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** /*******************************************************************************
  83:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Function Name: ADC_DelSig_1_theACLK_StopBlock
  84:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** ********************************************************************************
  85:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
  86:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Summary:
  87:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Note that the source clock must be running or this API will never return as
  91:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  a stopped clock cannot be disabled.
  92:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
  93:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Parameters:
  94:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  None
  95:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
  96:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Returns:
  97:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  None
  98:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
  99:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *******************************************************************************/
 100:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** void ADC_DelSig_1_theACLK_StopBlock(void) 
 101:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** {
 127              		.loc 1 101 0
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 5


 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 8
 130              		@ frame_needed = 1, uses_anonymous_args = 0
 131              		@ link register save eliminated.
 132 0000 80B4     		push	{r7}
 133              		.cfi_def_cfa_offset 4
 134              		.cfi_offset 7, -4
 135 0002 83B0     		sub	sp, sp, #12
 136              		.cfi_def_cfa_offset 16
 137 0004 00AF     		add	r7, sp, #0
 138              		.cfi_def_cfa_register 7
 102:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     if ((ADC_DelSig_1_theACLK_CLKEN & ADC_DelSig_1_theACLK_CLKEN_MASK) != 0u)
 139              		.loc 1 102 0
 140 0006 224B     		ldr	r3, .L10
 141 0008 1B78     		ldrb	r3, [r3]
 142 000a DBB2     		uxtb	r3, r3
 143 000c 03F00103 		and	r3, r3, #1
 144 0010 002B     		cmp	r3, #0
 145 0012 37D0     		beq	.L7
 146              	.LBB2:
 103:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     {
 104:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 105:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         uint16 oldDivider;
 106:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 107:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         CLK_DIST_LD = 0u;
 147              		.loc 1 107 0
 148 0014 1F4B     		ldr	r3, .L10+4
 149 0016 0022     		movs	r2, #0
 150 0018 1A70     		strb	r2, [r3]
 108:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 109:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         /* Clear all the mask bits except ours. */
 110:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #if defined(ADC_DelSig_1_theACLK__CFG3)
 111:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         CLK_DIST_AMASK = ADC_DelSig_1_theACLK_CLKEN_MASK;
 151              		.loc 1 111 0
 152 001a 1F4B     		ldr	r3, .L10+8
 153 001c 0122     		movs	r2, #1
 154 001e 1A70     		strb	r2, [r3]
 112:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         CLK_DIST_DMASK = 0x00u;
 155              		.loc 1 112 0
 156 0020 1E4B     		ldr	r3, .L10+12
 157 0022 0022     		movs	r2, #0
 158 0024 1A70     		strb	r2, [r3]
 113:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #else
 114:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         CLK_DIST_DMASK = ADC_DelSig_1_theACLK_CLKEN_MASK;
 115:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         CLK_DIST_AMASK = 0x00u;
 116:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #endif /* ADC_DelSig_1_theACLK__CFG3 */
 117:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 118:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         /* Clear mask of bus clock. */
 119:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 159              		.loc 1 119 0
 160 0026 1E4A     		ldr	r2, .L10+16
 161 0028 1D4B     		ldr	r3, .L10+16
 162 002a 1B78     		ldrb	r3, [r3]
 163 002c DBB2     		uxtb	r3, r3
 164 002e 03F07F03 		and	r3, r3, #127
 165 0032 DBB2     		uxtb	r3, r3
 166 0034 1370     		strb	r3, [r2]
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 6


 120:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 121:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         oldDivider = CY_GET_REG16(ADC_DelSig_1_theACLK_DIV_PTR);
 167              		.loc 1 121 0
 168 0036 1B4B     		ldr	r3, .L10+20
 169 0038 1B88     		ldrh	r3, [r3]	@ movhi
 170 003a FB80     		strh	r3, [r7, #6]	@ movhi
 122:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 171              		.loc 1 122 0
 172 003c 1A4A     		ldr	r2, .L10+24
 173 003e FB88     		ldrh	r3, [r7, #6]	@ movhi
 174 0040 1380     		strh	r3, [r2]	@ movhi
 123:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 175              		.loc 1 123 0
 176 0042 144B     		ldr	r3, .L10+4
 177 0044 0722     		movs	r2, #7
 178 0046 1A70     		strb	r2, [r3]
 124:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 125:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         /* Wait for clock to be disabled */
 126:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 179              		.loc 1 126 0
 180 0048 00BF     		nop
 181              	.L9:
 182              		.loc 1 126 0 is_stmt 0 discriminator 1
 183 004a 124B     		ldr	r3, .L10+4
 184 004c 1B78     		ldrb	r3, [r3]
 185 004e DBB2     		uxtb	r3, r3
 186 0050 03F00103 		and	r3, r3, #1
 187 0054 002B     		cmp	r3, #0
 188 0056 F8D1     		bne	.L9
 127:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 129:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         /* Clear the bit to disable the clock. */
 130:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         ADC_DelSig_1_theACLK_CLKEN &= (uint8)(~ADC_DelSig_1_theACLK_CLKEN_MASK);
 189              		.loc 1 130 0 is_stmt 1
 190 0058 0D4A     		ldr	r2, .L10
 191 005a 0D4B     		ldr	r3, .L10
 192 005c 1B78     		ldrb	r3, [r3]
 193 005e DBB2     		uxtb	r3, r3
 194 0060 23F00103 		bic	r3, r3, #1
 195 0064 DBB2     		uxtb	r3, r3
 196 0066 1370     		strb	r3, [r2]
 131:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         ADC_DelSig_1_theACLK_CLKSTBY &= (uint8)(~ADC_DelSig_1_theACLK_CLKSTBY_MASK);
 197              		.loc 1 131 0
 198 0068 104A     		ldr	r2, .L10+28
 199 006a 104B     		ldr	r3, .L10+28
 200 006c 1B78     		ldrb	r3, [r3]
 201 006e DBB2     		uxtb	r3, r3
 202 0070 23F00103 		bic	r3, r3, #1
 203 0074 DBB2     		uxtb	r3, r3
 204 0076 1370     		strb	r3, [r2]
 132:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 133:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 134:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         /* Clear the disable bit */
 135:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         CLK_DIST_LD = 0x00u;
 205              		.loc 1 135 0
 206 0078 064B     		ldr	r3, .L10+4
 207 007a 0022     		movs	r2, #0
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 7


 208 007c 1A70     		strb	r2, [r3]
 136:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         CY_SET_REG16(ADC_DelSig_1_theACLK_DIV_PTR, oldDivider);
 209              		.loc 1 136 0
 210 007e 094A     		ldr	r2, .L10+20
 211 0080 FB88     		ldrh	r3, [r7, #6]	@ movhi
 212 0082 1380     		strh	r3, [r2]	@ movhi
 213              	.L7:
 214              	.LBE2:
 137:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     }
 139:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** }
 215              		.loc 1 139 0
 216 0084 0C37     		adds	r7, r7, #12
 217              		.cfi_def_cfa_offset 4
 218 0086 BD46     		mov	sp, r7
 219              		.cfi_def_cfa_register 13
 220              		@ sp needed
 221 0088 5DF8047B 		ldr	r7, [sp], #4
 222              		.cfi_restore 7
 223              		.cfi_def_cfa_offset 0
 224 008c 7047     		bx	lr
 225              	.L11:
 226 008e 00BF     		.align	2
 227              	.L10:
 228 0090 A1430040 		.word	1073759137
 229 0094 01400040 		.word	1073758209
 230 0098 14400040 		.word	1073758228
 231 009c 10400040 		.word	1073758224
 232 00a0 08400040 		.word	1073758216
 233 00a4 00410040 		.word	1073758464
 234 00a8 02400040 		.word	1073758210
 235 00ac B1430040 		.word	1073759153
 236              		.cfi_endproc
 237              	.LFE2:
 238              		.size	ADC_DelSig_1_theACLK_StopBlock, .-ADC_DelSig_1_theACLK_StopBlock
 239              		.section	.text.ADC_DelSig_1_theACLK_StandbyPower,"ax",%progbits
 240              		.align	2
 241              		.global	ADC_DelSig_1_theACLK_StandbyPower
 242              		.thumb
 243              		.thumb_func
 244              		.type	ADC_DelSig_1_theACLK_StandbyPower, %function
 245              	ADC_DelSig_1_theACLK_StandbyPower:
 246              	.LFB3:
 140:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 142:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 143:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** /*******************************************************************************
 144:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Function Name: ADC_DelSig_1_theACLK_StandbyPower
 145:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** ********************************************************************************
 146:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 147:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Summary:
 148:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Sets whether the clock is active in standby mode.
 149:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 150:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Parameters:
 151:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 153:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Returns:
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 8


 154:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  None
 155:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 156:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *******************************************************************************/
 157:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** void ADC_DelSig_1_theACLK_StandbyPower(uint8 state) 
 158:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** {
 247              		.loc 1 158 0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 8
 250              		@ frame_needed = 1, uses_anonymous_args = 0
 251              		@ link register save eliminated.
 252 0000 80B4     		push	{r7}
 253              		.cfi_def_cfa_offset 4
 254              		.cfi_offset 7, -4
 255 0002 83B0     		sub	sp, sp, #12
 256              		.cfi_def_cfa_offset 16
 257 0004 00AF     		add	r7, sp, #0
 258              		.cfi_def_cfa_register 7
 259 0006 0346     		mov	r3, r0
 260 0008 FB71     		strb	r3, [r7, #7]
 159:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     if(state == 0u)
 261              		.loc 1 159 0
 262 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 263 000c 002B     		cmp	r3, #0
 264 000e 08D1     		bne	.L13
 160:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     {
 161:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         ADC_DelSig_1_theACLK_CLKSTBY &= (uint8)(~ADC_DelSig_1_theACLK_CLKSTBY_MASK);
 265              		.loc 1 161 0
 266 0010 0A4A     		ldr	r2, .L15
 267 0012 0A4B     		ldr	r3, .L15
 268 0014 1B78     		ldrb	r3, [r3]
 269 0016 DBB2     		uxtb	r3, r3
 270 0018 23F00103 		bic	r3, r3, #1
 271 001c DBB2     		uxtb	r3, r3
 272 001e 1370     		strb	r3, [r2]
 273 0020 07E0     		b	.L12
 274              	.L13:
 162:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     }
 163:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     else
 164:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     {
 165:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         ADC_DelSig_1_theACLK_CLKSTBY |= ADC_DelSig_1_theACLK_CLKSTBY_MASK;
 275              		.loc 1 165 0
 276 0022 064A     		ldr	r2, .L15
 277 0024 054B     		ldr	r3, .L15
 278 0026 1B78     		ldrb	r3, [r3]
 279 0028 DBB2     		uxtb	r3, r3
 280 002a 43F00103 		orr	r3, r3, #1
 281 002e DBB2     		uxtb	r3, r3
 282 0030 1370     		strb	r3, [r2]
 283              	.L12:
 166:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     }
 167:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** }
 284              		.loc 1 167 0
 285 0032 0C37     		adds	r7, r7, #12
 286              		.cfi_def_cfa_offset 4
 287 0034 BD46     		mov	sp, r7
 288              		.cfi_def_cfa_register 13
 289              		@ sp needed
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 9


 290 0036 5DF8047B 		ldr	r7, [sp], #4
 291              		.cfi_restore 7
 292              		.cfi_def_cfa_offset 0
 293 003a 7047     		bx	lr
 294              	.L16:
 295              		.align	2
 296              	.L15:
 297 003c B1430040 		.word	1073759153
 298              		.cfi_endproc
 299              	.LFE3:
 300              		.size	ADC_DelSig_1_theACLK_StandbyPower, .-ADC_DelSig_1_theACLK_StandbyPower
 301              		.section	.text.ADC_DelSig_1_theACLK_SetDividerRegister,"ax",%progbits
 302              		.align	2
 303              		.global	ADC_DelSig_1_theACLK_SetDividerRegister
 304              		.thumb
 305              		.thumb_func
 306              		.type	ADC_DelSig_1_theACLK_SetDividerRegister, %function
 307              	ADC_DelSig_1_theACLK_SetDividerRegister:
 308              	.LFB4:
 168:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 169:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 170:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** /*******************************************************************************
 171:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Function Name: ADC_DelSig_1_theACLK_SetDividerRegister
 172:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** ********************************************************************************
 173:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 174:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Summary:
 175:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 180:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Parameters:
 181:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   cycle.
 188:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 189:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Returns:
 190:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  None
 191:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 192:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *******************************************************************************/
 193:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** void ADC_DelSig_1_theACLK_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                                 
 195:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** {
 309              		.loc 1 195 0
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 16
 312              		@ frame_needed = 1, uses_anonymous_args = 0
 313 0000 80B5     		push	{r7, lr}
 314              		.cfi_def_cfa_offset 8
 315              		.cfi_offset 7, -8
 316              		.cfi_offset 14, -4
 317 0002 84B0     		sub	sp, sp, #16
 318              		.cfi_def_cfa_offset 24
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 10


 319 0004 00AF     		add	r7, sp, #0
 320              		.cfi_def_cfa_register 7
 321 0006 0346     		mov	r3, r0
 322 0008 0A46     		mov	r2, r1
 323 000a FB80     		strh	r3, [r7, #6]	@ movhi
 324 000c 1346     		mov	r3, r2
 325 000e 7B71     		strb	r3, [r7, #5]
 196:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     uint8 enabled;
 197:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 198:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     uint8 currSrc = ADC_DelSig_1_theACLK_GetSourceRegister();
 326              		.loc 1 198 0
 327 0010 FFF7FEFF 		bl	ADC_DelSig_1_theACLK_GetSourceRegister
 328 0014 0346     		mov	r3, r0
 329 0016 FB73     		strb	r3, [r7, #15]
 199:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     uint16 oldDivider = ADC_DelSig_1_theACLK_GetDividerRegister();
 330              		.loc 1 199 0
 331 0018 FFF7FEFF 		bl	ADC_DelSig_1_theACLK_GetDividerRegister
 332 001c 0346     		mov	r3, r0
 333 001e BB81     		strh	r3, [r7, #12]	@ movhi
 200:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 201:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     if (clkDivider != oldDivider)
 334              		.loc 1 201 0
 335 0020 FA88     		ldrh	r2, [r7, #6]
 336 0022 BB89     		ldrh	r3, [r7, #12]
 337 0024 9A42     		cmp	r2, r3
 338 0026 00F08780 		beq	.L17
 202:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     {
 203:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         enabled = ADC_DelSig_1_theACLK_CLKEN & ADC_DelSig_1_theACLK_CLKEN_MASK;
 339              		.loc 1 203 0
 340 002a 454B     		ldr	r3, .L30
 341 002c 1B78     		ldrb	r3, [r3]
 342 002e DBB2     		uxtb	r3, r3
 343 0030 03F00103 		and	r3, r3, #1
 344 0034 FB72     		strb	r3, [r7, #11]
 204:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 205:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 345              		.loc 1 205 0
 346 0036 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 347 0038 002B     		cmp	r3, #0
 348 003a 20D1     		bne	.L19
 349              		.loc 1 205 0 is_stmt 0 discriminator 1
 350 003c BB89     		ldrh	r3, [r7, #12]
 351 003e 002B     		cmp	r3, #0
 352 0040 02D0     		beq	.L20
 353              		.loc 1 205 0 discriminator 2
 354 0042 FB88     		ldrh	r3, [r7, #6]
 355 0044 002B     		cmp	r3, #0
 356 0046 1AD1     		bne	.L19
 357              	.L20:
 206:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         {
 207:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             if (oldDivider == 0u)
 358              		.loc 1 208 0 is_stmt 1
 359 0048 BB89     		ldrh	r3, [r7, #12]
 360 004a 002B     		cmp	r3, #0
 361 004c 0BD1     		bne	.L21
 209:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             {
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 11


 210:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 /* divider is ignored while SSS is set.                                     */
 213:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 CY_SET_REG16(ADC_DelSig_1_theACLK_DIV_PTR, clkDivider);
 362              		.loc 1 213 0
 363 004e 3D4A     		ldr	r2, .L30+4
 364 0050 FB88     		ldrh	r3, [r7, #6]	@ movhi
 365 0052 1380     		strh	r3, [r2]	@ movhi
 214:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 ADC_DelSig_1_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 366              		.loc 1 214 0
 367 0054 3C4A     		ldr	r2, .L30+8
 368 0056 3C4B     		ldr	r3, .L30+8
 369 0058 1B78     		ldrb	r3, [r3]
 370 005a DBB2     		uxtb	r3, r3
 371 005c 23F04003 		bic	r3, r3, #64
 372 0060 DBB2     		uxtb	r3, r3
 373 0062 1370     		strb	r3, [r2]
 208:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             {
 374              		.loc 1 208 0
 375 0064 68E0     		b	.L17
 376              	.L21:
 215:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             }
 216:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             else
 217:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             {
 218:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 /* it without bothering with the shadow load.                               */
 220:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 ADC_DelSig_1_theACLK_MOD_SRC |= CYCLK_SSS;
 377              		.loc 1 220 0
 378 0066 384A     		ldr	r2, .L30+8
 379 0068 374B     		ldr	r3, .L30+8
 380 006a 1B78     		ldrb	r3, [r3]
 381 006c DBB2     		uxtb	r3, r3
 382 006e 43F04003 		orr	r3, r3, #64
 383 0072 DBB2     		uxtb	r3, r3
 384 0074 1370     		strb	r3, [r2]
 221:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 CY_SET_REG16(ADC_DelSig_1_theACLK_DIV_PTR, clkDivider);
 385              		.loc 1 221 0
 386 0076 334A     		ldr	r2, .L30+4
 387 0078 FB88     		ldrh	r3, [r7, #6]	@ movhi
 388 007a 1380     		strh	r3, [r2]	@ movhi
 208:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             {
 389              		.loc 1 208 0
 390 007c 5CE0     		b	.L17
 391              	.L19:
 222:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             }
 223:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         }
 224:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         else
 225:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         {
 226:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 			
 227:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             if (enabled != 0u)
 392              		.loc 1 227 0
 393 007e FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 394 0080 002B     		cmp	r3, #0
 395 0082 33D0     		beq	.L23
 228:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             {
 229:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 CLK_DIST_LD = 0x00u;
 396              		.loc 1 229 0
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 12


 397 0084 314B     		ldr	r3, .L30+12
 398 0086 0022     		movs	r2, #0
 399 0088 1A70     		strb	r2, [r3]
 230:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 231:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 /* Clear all the mask bits except ours. */
 232:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #if defined(ADC_DelSig_1_theACLK__CFG3)
 233:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 CLK_DIST_AMASK = ADC_DelSig_1_theACLK_CLKEN_MASK;
 400              		.loc 1 233 0
 401 008a 314B     		ldr	r3, .L30+16
 402 008c 0122     		movs	r2, #1
 403 008e 1A70     		strb	r2, [r3]
 234:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 CLK_DIST_DMASK = 0x00u;
 404              		.loc 1 234 0
 405 0090 304B     		ldr	r3, .L30+20
 406 0092 0022     		movs	r2, #0
 407 0094 1A70     		strb	r2, [r3]
 235:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #else
 236:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 CLK_DIST_DMASK = ADC_DelSig_1_theACLK_CLKEN_MASK;
 237:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 CLK_DIST_AMASK = 0x00u;
 238:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #endif /* ADC_DelSig_1_theACLK__CFG3 */
 239:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 /* Clear mask of bus clock. */
 240:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 408              		.loc 1 240 0
 409 0096 304A     		ldr	r2, .L30+24
 410 0098 2F4B     		ldr	r3, .L30+24
 411 009a 1B78     		ldrb	r3, [r3]
 412 009c DBB2     		uxtb	r3, r3
 413 009e 03F07F03 		and	r3, r3, #127
 414 00a2 DBB2     		uxtb	r3, r3
 415 00a4 1370     		strb	r3, [r2]
 241:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 242:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 if (((ADC_DelSig_1_theACLK_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 416              		.loc 1 243 0
 417 00a6 284B     		ldr	r3, .L30+8
 418 00a8 1B78     		ldrb	r3, [r3]
 419 00aa DBB2     		uxtb	r3, r3
 420 00ac 03F00803 		and	r3, r3, #8
 421 00b0 002B     		cmp	r3, #0
 422 00b2 02D0     		beq	.L24
 423              		.loc 1 243 0 is_stmt 0 discriminator 1
 424 00b4 FB88     		ldrh	r3, [r7, #6]
 425 00b6 002B     		cmp	r3, #0
 426 00b8 18D1     		bne	.L23
 427              	.L24:
 244:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 {
 245:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 246:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 428              		.loc 1 246 0 is_stmt 1
 429 00ba 284A     		ldr	r2, .L30+28
 430 00bc BB89     		ldrh	r3, [r7, #12]	@ movhi
 431 00be 1380     		strh	r3, [r2]	@ movhi
 247:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 432              		.loc 1 247 0
 433 00c0 224B     		ldr	r3, .L30+12
 434 00c2 0722     		movs	r2, #7
 435 00c4 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 13


 248:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 249:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                     /* Wait for clock to be disabled */
 250:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 436              		.loc 1 250 0
 437 00c6 00BF     		nop
 438              	.L25:
 439              		.loc 1 250 0 is_stmt 0 discriminator 1
 440 00c8 204B     		ldr	r3, .L30+12
 441 00ca 1B78     		ldrb	r3, [r3]
 442 00cc DBB2     		uxtb	r3, r3
 443 00ce 03F00103 		and	r3, r3, #1
 444 00d2 002B     		cmp	r3, #0
 445 00d4 F8D1     		bne	.L25
 251:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 253:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                     ADC_DelSig_1_theACLK_CLKEN &= (uint8)(~ADC_DelSig_1_theACLK_CLKEN_MASK);
 446              		.loc 1 253 0 is_stmt 1
 447 00d6 1A4A     		ldr	r2, .L30
 448 00d8 194B     		ldr	r3, .L30
 449 00da 1B78     		ldrb	r3, [r3]
 450 00dc DBB2     		uxtb	r3, r3
 451 00de 23F00103 		bic	r3, r3, #1
 452 00e2 DBB2     		uxtb	r3, r3
 453 00e4 1370     		strb	r3, [r2]
 254:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 255:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 256:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                     /* Clear the disable bit */
 257:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                     CLK_DIST_LD = 0x00u;
 454              		.loc 1 257 0
 455 00e6 194B     		ldr	r3, .L30+12
 456 00e8 0022     		movs	r2, #0
 457 00ea 1A70     		strb	r2, [r3]
 458              	.L23:
 258:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 }
 260:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             }
 261:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 262:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             /* Load divide value. */
 263:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             if ((ADC_DelSig_1_theACLK_CLKEN & ADC_DelSig_1_theACLK_CLKEN_MASK) != 0u)
 459              		.loc 1 263 0
 460 00ec 144B     		ldr	r3, .L30
 461 00ee 1B78     		ldrb	r3, [r3]
 462 00f0 DBB2     		uxtb	r3, r3
 463 00f2 03F00103 		and	r3, r3, #1
 464 00f6 002B     		cmp	r3, #0
 465 00f8 13D0     		beq	.L26
 264:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             {
 265:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 466              		.loc 1 266 0
 467 00fa 184A     		ldr	r2, .L30+28
 468 00fc FB88     		ldrh	r3, [r7, #6]	@ movhi
 469 00fe 1380     		strh	r3, [r2]	@ movhi
 267:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 268:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 470              		.loc 1 268 0
 471 0100 124A     		ldr	r2, .L30+12
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 14


 472 0102 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 473 0104 002B     		cmp	r3, #0
 474 0106 01D0     		beq	.L27
 475              		.loc 1 268 0 is_stmt 0 discriminator 1
 476 0108 0323     		movs	r3, #3
 477 010a 00E0     		b	.L28
 478              	.L27:
 479              		.loc 1 268 0 discriminator 2
 480 010c 0123     		movs	r3, #1
 481              	.L28:
 482              		.loc 1 268 0 discriminator 4
 483 010e 1370     		strb	r3, [r2]
 269:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 484              		.loc 1 269 0 is_stmt 1 discriminator 4
 485 0110 00BF     		nop
 486              	.L29:
 487              		.loc 1 269 0 is_stmt 0 discriminator 1
 488 0112 0E4B     		ldr	r3, .L30+12
 489 0114 1B78     		ldrb	r3, [r3]
 490 0116 DBB2     		uxtb	r3, r3
 491 0118 03F00103 		and	r3, r3, #1
 492 011c 002B     		cmp	r3, #0
 493 011e F8D1     		bne	.L29
 494 0120 0AE0     		b	.L17
 495              	.L26:
 270:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             }
 271:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             else
 272:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             {
 273:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 /* If the clock is disabled, set the divider directly */
 274:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****                 CY_SET_REG16(ADC_DelSig_1_theACLK_DIV_PTR, clkDivider);
 496              		.loc 1 274 0 is_stmt 1
 497 0122 084A     		ldr	r2, .L30+4
 498 0124 FB88     		ldrh	r3, [r7, #6]	@ movhi
 499 0126 1380     		strh	r3, [r2]	@ movhi
 275:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 				ADC_DelSig_1_theACLK_CLKEN |= enabled;
 500              		.loc 1 275 0
 501 0128 0549     		ldr	r1, .L30
 502 012a 054B     		ldr	r3, .L30
 503 012c 1B78     		ldrb	r3, [r3]
 504 012e DAB2     		uxtb	r2, r3
 505 0130 FB7A     		ldrb	r3, [r7, #11]
 506 0132 1343     		orrs	r3, r3, r2
 507 0134 DBB2     		uxtb	r3, r3
 508 0136 0B70     		strb	r3, [r1]
 509              	.L17:
 276:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             }
 277:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         }
 278:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     }
 279:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** }
 510              		.loc 1 279 0
 511 0138 1037     		adds	r7, r7, #16
 512              		.cfi_def_cfa_offset 8
 513 013a BD46     		mov	sp, r7
 514              		.cfi_def_cfa_register 13
 515              		@ sp needed
 516 013c 80BD     		pop	{r7, pc}
 517              	.L31:
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 15


 518 013e 00BF     		.align	2
 519              	.L30:
 520 0140 A1430040 		.word	1073759137
 521 0144 00410040 		.word	1073758464
 522 0148 02410040 		.word	1073758466
 523 014c 01400040 		.word	1073758209
 524 0150 14400040 		.word	1073758228
 525 0154 10400040 		.word	1073758224
 526 0158 08400040 		.word	1073758216
 527 015c 02400040 		.word	1073758210
 528              		.cfi_endproc
 529              	.LFE4:
 530              		.size	ADC_DelSig_1_theACLK_SetDividerRegister, .-ADC_DelSig_1_theACLK_SetDividerRegister
 531              		.section	.text.ADC_DelSig_1_theACLK_GetDividerRegister,"ax",%progbits
 532              		.align	2
 533              		.global	ADC_DelSig_1_theACLK_GetDividerRegister
 534              		.thumb
 535              		.thumb_func
 536              		.type	ADC_DelSig_1_theACLK_GetDividerRegister, %function
 537              	ADC_DelSig_1_theACLK_GetDividerRegister:
 538              	.LFB5:
 280:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 281:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 282:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** /*******************************************************************************
 283:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Function Name: ADC_DelSig_1_theACLK_GetDividerRegister
 284:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** ********************************************************************************
 285:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 286:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Summary:
 287:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Gets the clock divider register value.
 288:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 289:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Parameters:
 290:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  None
 291:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 292:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Returns:
 293:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  divide by 2, the return value will be 1.
 295:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 296:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *******************************************************************************/
 297:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** uint16 ADC_DelSig_1_theACLK_GetDividerRegister(void) 
 298:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** {
 539              		.loc 1 298 0
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 1, uses_anonymous_args = 0
 543              		@ link register save eliminated.
 544 0000 80B4     		push	{r7}
 545              		.cfi_def_cfa_offset 4
 546              		.cfi_offset 7, -4
 547 0002 00AF     		add	r7, sp, #0
 548              		.cfi_def_cfa_register 7
 299:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     return CY_GET_REG16(ADC_DelSig_1_theACLK_DIV_PTR);
 549              		.loc 1 299 0
 550 0004 034B     		ldr	r3, .L34
 551 0006 1B88     		ldrh	r3, [r3]	@ movhi
 552 0008 9BB2     		uxth	r3, r3
 300:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** }
 553              		.loc 1 300 0
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 16


 554 000a 1846     		mov	r0, r3
 555 000c BD46     		mov	sp, r7
 556              		.cfi_def_cfa_register 13
 557              		@ sp needed
 558 000e 5DF8047B 		ldr	r7, [sp], #4
 559              		.cfi_restore 7
 560              		.cfi_def_cfa_offset 0
 561 0012 7047     		bx	lr
 562              	.L35:
 563              		.align	2
 564              	.L34:
 565 0014 00410040 		.word	1073758464
 566              		.cfi_endproc
 567              	.LFE5:
 568              		.size	ADC_DelSig_1_theACLK_GetDividerRegister, .-ADC_DelSig_1_theACLK_GetDividerRegister
 569              		.section	.text.ADC_DelSig_1_theACLK_SetModeRegister,"ax",%progbits
 570              		.align	2
 571              		.global	ADC_DelSig_1_theACLK_SetModeRegister
 572              		.thumb
 573              		.thumb_func
 574              		.type	ADC_DelSig_1_theACLK_SetModeRegister, %function
 575              	ADC_DelSig_1_theACLK_SetModeRegister:
 576              	.LFB6:
 301:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 302:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 303:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** /*******************************************************************************
 304:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Function Name: ADC_DelSig_1_theACLK_SetModeRegister
 305:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** ********************************************************************************
 306:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 307:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Summary:
 308:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  disabled before changing the mode.
 312:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 313:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Parameters:
 314:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *                 occur when the divider count reaches half of the divide
 318:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *                 value.
 319:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *                 is asserted for approximately half of its period. When
 321:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 322:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *                 source clock.
 323:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *                 be enabled for all synchronous clocks.
 325:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 328:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Returns:
 329:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  None
 330:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 331:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *******************************************************************************/
 332:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** void ADC_DelSig_1_theACLK_SetModeRegister(uint8 modeBitMask) 
 333:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** {
 577              		.loc 1 333 0
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 17


 578              		.cfi_startproc
 579              		@ args = 0, pretend = 0, frame = 8
 580              		@ frame_needed = 1, uses_anonymous_args = 0
 581              		@ link register save eliminated.
 582 0000 80B4     		push	{r7}
 583              		.cfi_def_cfa_offset 4
 584              		.cfi_offset 7, -4
 585 0002 83B0     		sub	sp, sp, #12
 586              		.cfi_def_cfa_offset 16
 587 0004 00AF     		add	r7, sp, #0
 588              		.cfi_def_cfa_register 7
 589 0006 0346     		mov	r3, r0
 590 0008 FB71     		strb	r3, [r7, #7]
 334:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     ADC_DelSig_1_theACLK_MOD_SRC |= modeBitMask & (uint8)ADC_DelSig_1_theACLK_MODE_MASK;
 591              		.loc 1 334 0
 592 000a 094B     		ldr	r3, .L37
 593 000c 084A     		ldr	r2, .L37
 594 000e 1278     		ldrb	r2, [r2]
 595 0010 D2B2     		uxtb	r2, r2
 596 0012 D1B2     		uxtb	r1, r2
 597 0014 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 598 0016 22F00702 		bic	r2, r2, #7
 599 001a D2B2     		uxtb	r2, r2
 600 001c 0A43     		orrs	r2, r2, r1
 601 001e D2B2     		uxtb	r2, r2
 602 0020 D2B2     		uxtb	r2, r2
 603 0022 1A70     		strb	r2, [r3]
 335:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** }
 604              		.loc 1 335 0
 605 0024 0C37     		adds	r7, r7, #12
 606              		.cfi_def_cfa_offset 4
 607 0026 BD46     		mov	sp, r7
 608              		.cfi_def_cfa_register 13
 609              		@ sp needed
 610 0028 5DF8047B 		ldr	r7, [sp], #4
 611              		.cfi_restore 7
 612              		.cfi_def_cfa_offset 0
 613 002c 7047     		bx	lr
 614              	.L38:
 615 002e 00BF     		.align	2
 616              	.L37:
 617 0030 02410040 		.word	1073758466
 618              		.cfi_endproc
 619              	.LFE6:
 620              		.size	ADC_DelSig_1_theACLK_SetModeRegister, .-ADC_DelSig_1_theACLK_SetModeRegister
 621              		.section	.text.ADC_DelSig_1_theACLK_ClearModeRegister,"ax",%progbits
 622              		.align	2
 623              		.global	ADC_DelSig_1_theACLK_ClearModeRegister
 624              		.thumb
 625              		.thumb_func
 626              		.type	ADC_DelSig_1_theACLK_ClearModeRegister, %function
 627              	ADC_DelSig_1_theACLK_ClearModeRegister:
 628              	.LFB7:
 336:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 337:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 338:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** /*******************************************************************************
 339:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Function Name: ADC_DelSig_1_theACLK_ClearModeRegister
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 18


 340:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** ********************************************************************************
 341:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 342:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Summary:
 343:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Clears flags that control the operating mode of the clock. This function
 344:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  disabled before changing the mode.
 347:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 348:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Parameters:
 349:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *                 occur when the divider count reaches half of the divide
 353:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *                 value.
 354:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *                 is asserted for approximately half of its period. When
 356:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 357:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *                 source clock.
 358:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *                 be enabled for all synchronous clocks.
 360:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 363:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Returns:
 364:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  None
 365:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 366:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *******************************************************************************/
 367:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** void ADC_DelSig_1_theACLK_ClearModeRegister(uint8 modeBitMask) 
 368:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** {
 629              		.loc 1 368 0
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 8
 632              		@ frame_needed = 1, uses_anonymous_args = 0
 633              		@ link register save eliminated.
 634 0000 80B4     		push	{r7}
 635              		.cfi_def_cfa_offset 4
 636              		.cfi_offset 7, -4
 637 0002 83B0     		sub	sp, sp, #12
 638              		.cfi_def_cfa_offset 16
 639 0004 00AF     		add	r7, sp, #0
 640              		.cfi_def_cfa_register 7
 641 0006 0346     		mov	r3, r0
 642 0008 FB71     		strb	r3, [r7, #7]
 369:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     ADC_DelSig_1_theACLK_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(ADC_DelSig_1_theACLK_M
 643              		.loc 1 369 0
 644 000a 0949     		ldr	r1, .L40
 645 000c 084B     		ldr	r3, .L40
 646 000e 1B78     		ldrb	r3, [r3]
 647 0010 DAB2     		uxtb	r2, r3
 648 0012 FB79     		ldrb	r3, [r7, #7]
 649 0014 DB43     		mvns	r3, r3
 650 0016 DBB2     		uxtb	r3, r3
 651 0018 43F00703 		orr	r3, r3, #7
 652 001c DBB2     		uxtb	r3, r3
 653 001e 1340     		ands	r3, r3, r2
 654 0020 DBB2     		uxtb	r3, r3
 655 0022 0B70     		strb	r3, [r1]
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 19


 370:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** }
 656              		.loc 1 370 0
 657 0024 0C37     		adds	r7, r7, #12
 658              		.cfi_def_cfa_offset 4
 659 0026 BD46     		mov	sp, r7
 660              		.cfi_def_cfa_register 13
 661              		@ sp needed
 662 0028 5DF8047B 		ldr	r7, [sp], #4
 663              		.cfi_restore 7
 664              		.cfi_def_cfa_offset 0
 665 002c 7047     		bx	lr
 666              	.L41:
 667 002e 00BF     		.align	2
 668              	.L40:
 669 0030 02410040 		.word	1073758466
 670              		.cfi_endproc
 671              	.LFE7:
 672              		.size	ADC_DelSig_1_theACLK_ClearModeRegister, .-ADC_DelSig_1_theACLK_ClearModeRegister
 673              		.section	.text.ADC_DelSig_1_theACLK_GetModeRegister,"ax",%progbits
 674              		.align	2
 675              		.global	ADC_DelSig_1_theACLK_GetModeRegister
 676              		.thumb
 677              		.thumb_func
 678              		.type	ADC_DelSig_1_theACLK_GetModeRegister, %function
 679              	ADC_DelSig_1_theACLK_GetModeRegister:
 680              	.LFB8:
 371:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 372:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 373:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** /*******************************************************************************
 374:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Function Name: ADC_DelSig_1_theACLK_GetModeRegister
 375:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** ********************************************************************************
 376:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 377:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Summary:
 378:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Gets the clock mode register value.
 379:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 380:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Parameters:
 381:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  None
 382:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 383:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Returns:
 384:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 387:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *******************************************************************************/
 388:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** uint8 ADC_DelSig_1_theACLK_GetModeRegister(void) 
 389:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** {
 681              		.loc 1 389 0
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 0
 684              		@ frame_needed = 1, uses_anonymous_args = 0
 685              		@ link register save eliminated.
 686 0000 80B4     		push	{r7}
 687              		.cfi_def_cfa_offset 4
 688              		.cfi_offset 7, -4
 689 0002 00AF     		add	r7, sp, #0
 690              		.cfi_def_cfa_register 7
 390:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     return ADC_DelSig_1_theACLK_MOD_SRC & (uint8)(ADC_DelSig_1_theACLK_MODE_MASK);
 691              		.loc 1 390 0
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 20


 692 0004 054B     		ldr	r3, .L44
 693 0006 1B78     		ldrb	r3, [r3]
 694 0008 DBB2     		uxtb	r3, r3
 695 000a 23F00703 		bic	r3, r3, #7
 696 000e DBB2     		uxtb	r3, r3
 391:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** }
 697              		.loc 1 391 0
 698 0010 1846     		mov	r0, r3
 699 0012 BD46     		mov	sp, r7
 700              		.cfi_def_cfa_register 13
 701              		@ sp needed
 702 0014 5DF8047B 		ldr	r7, [sp], #4
 703              		.cfi_restore 7
 704              		.cfi_def_cfa_offset 0
 705 0018 7047     		bx	lr
 706              	.L45:
 707 001a 00BF     		.align	2
 708              	.L44:
 709 001c 02410040 		.word	1073758466
 710              		.cfi_endproc
 711              	.LFE8:
 712              		.size	ADC_DelSig_1_theACLK_GetModeRegister, .-ADC_DelSig_1_theACLK_GetModeRegister
 713              		.section	.text.ADC_DelSig_1_theACLK_SetSourceRegister,"ax",%progbits
 714              		.align	2
 715              		.global	ADC_DelSig_1_theACLK_SetSourceRegister
 716              		.thumb
 717              		.thumb_func
 718              		.type	ADC_DelSig_1_theACLK_SetSourceRegister, %function
 719              	ADC_DelSig_1_theACLK_SetSourceRegister:
 720              	.LFB9:
 392:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 393:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 394:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** /*******************************************************************************
 395:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Function Name: ADC_DelSig_1_theACLK_SetSourceRegister
 396:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** ********************************************************************************
 397:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 398:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Summary:
 399:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  changing the source. The old and new clock sources must be running.
 401:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 402:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Parameters:
 403:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   following input sources:
 405:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   - CYCLK_SRC_SEL_IMO
 407:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   - CYCLK_SRC_SEL_XTALM
 408:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   - CYCLK_SRC_SEL_ILO
 409:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   - CYCLK_SRC_SEL_PLL
 410:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   - CYCLK_SRC_SEL_XTALK
 411:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   See the Technical Reference Manual for details on clock sources.
 414:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 415:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Returns:
 416:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  None
 417:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 418:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *******************************************************************************/
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 21


 419:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** void ADC_DelSig_1_theACLK_SetSourceRegister(uint8 clkSource) 
 420:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** {
 721              		.loc 1 420 0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 16
 724              		@ frame_needed = 1, uses_anonymous_args = 0
 725 0000 80B5     		push	{r7, lr}
 726              		.cfi_def_cfa_offset 8
 727              		.cfi_offset 7, -8
 728              		.cfi_offset 14, -4
 729 0002 84B0     		sub	sp, sp, #16
 730              		.cfi_def_cfa_offset 24
 731 0004 00AF     		add	r7, sp, #0
 732              		.cfi_def_cfa_register 7
 733 0006 0346     		mov	r3, r0
 734 0008 FB71     		strb	r3, [r7, #7]
 421:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     uint16 currDiv = ADC_DelSig_1_theACLK_GetDividerRegister();
 735              		.loc 1 421 0
 736 000a FFF7FEFF 		bl	ADC_DelSig_1_theACLK_GetDividerRegister
 737 000e 0346     		mov	r3, r0
 738 0010 FB81     		strh	r3, [r7, #14]	@ movhi
 422:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     uint8 oldSrc = ADC_DelSig_1_theACLK_GetSourceRegister();
 739              		.loc 1 422 0
 740 0012 FFF7FEFF 		bl	ADC_DelSig_1_theACLK_GetSourceRegister
 741 0016 0346     		mov	r3, r0
 742 0018 7B73     		strb	r3, [r7, #13]
 423:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 424:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 743              		.loc 1 424 0
 744 001a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 745 001c 002B     		cmp	r3, #0
 746 001e 1BD0     		beq	.L47
 747              		.loc 1 424 0 is_stmt 0 discriminator 1
 748 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 749 0022 002B     		cmp	r3, #0
 750 0024 18D1     		bne	.L47
 425:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 751              		.loc 1 425 0 is_stmt 1
 752 0026 FB89     		ldrh	r3, [r7, #14]
 753 0028 002B     		cmp	r3, #0
 754 002a 15D1     		bne	.L47
 426:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     {
 427:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         /* then set the source so we are consistent.                                */
 429:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         ADC_DelSig_1_theACLK_MOD_SRC |= CYCLK_SSS;
 755              		.loc 1 429 0
 756 002c 224A     		ldr	r2, .L50
 757 002e 224B     		ldr	r3, .L50
 758 0030 1B78     		ldrb	r3, [r3]
 759 0032 DBB2     		uxtb	r3, r3
 760 0034 43F04003 		orr	r3, r3, #64
 761 0038 DBB2     		uxtb	r3, r3
 762 003a 1370     		strb	r3, [r2]
 430:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         ADC_DelSig_1_theACLK_MOD_SRC =
 763              		.loc 1 430 0
 764 003c 1E4B     		ldr	r3, .L50
 431:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             (ADC_DelSig_1_theACLK_MOD_SRC & (uint8)(~ADC_DelSig_1_theACLK_SRC_SEL_MSK)) | clkSource
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 22


 765              		.loc 1 431 0
 766 003e 1E4A     		ldr	r2, .L50
 767 0040 1278     		ldrb	r2, [r2]
 768 0042 D2B2     		uxtb	r2, r2
 430:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         ADC_DelSig_1_theACLK_MOD_SRC =
 769              		.loc 1 430 0
 770 0044 D2B2     		uxtb	r2, r2
 771 0046 22F00702 		bic	r2, r2, #7
 772 004a D1B2     		uxtb	r1, r2
 773 004c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 774 004e 0A43     		orrs	r2, r2, r1
 775 0050 D2B2     		uxtb	r2, r2
 776 0052 D2B2     		uxtb	r2, r2
 777 0054 1A70     		strb	r2, [r3]
 778 0056 2BE0     		b	.L46
 779              	.L47:
 432:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     }
 433:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 780              		.loc 1 433 0
 781 0058 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 782 005a 002B     		cmp	r3, #0
 783 005c 1BD1     		bne	.L49
 784              		.loc 1 433 0 is_stmt 0 discriminator 1
 785 005e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 786 0060 002B     		cmp	r3, #0
 787 0062 18D0     		beq	.L49
 434:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 788              		.loc 1 434 0 is_stmt 1
 789 0064 FB89     		ldrh	r3, [r7, #14]
 790 0066 002B     		cmp	r3, #0
 791 0068 15D1     		bne	.L49
 435:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     {
 436:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         /* lock when we clear SSS.                                                  */
 438:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         ADC_DelSig_1_theACLK_MOD_SRC =
 792              		.loc 1 438 0
 793 006a 134B     		ldr	r3, .L50
 439:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             (ADC_DelSig_1_theACLK_MOD_SRC & (uint8)(~ADC_DelSig_1_theACLK_SRC_SEL_MSK)) | clkSource
 794              		.loc 1 439 0
 795 006c 124A     		ldr	r2, .L50
 796 006e 1278     		ldrb	r2, [r2]
 797 0070 D2B2     		uxtb	r2, r2
 438:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             (ADC_DelSig_1_theACLK_MOD_SRC & (uint8)(~ADC_DelSig_1_theACLK_SRC_SEL_MSK)) | clkSource
 798              		.loc 1 438 0
 799 0072 D2B2     		uxtb	r2, r2
 800 0074 22F00702 		bic	r2, r2, #7
 801 0078 D1B2     		uxtb	r1, r2
 802 007a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 803 007c 0A43     		orrs	r2, r2, r1
 804 007e D2B2     		uxtb	r2, r2
 805 0080 D2B2     		uxtb	r2, r2
 806 0082 1A70     		strb	r2, [r3]
 440:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         ADC_DelSig_1_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 807              		.loc 1 440 0
 808 0084 0C4A     		ldr	r2, .L50
 809 0086 0C4B     		ldr	r3, .L50
 810 0088 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 23


 811 008a DBB2     		uxtb	r3, r3
 812 008c 23F04003 		bic	r3, r3, #64
 813 0090 DBB2     		uxtb	r3, r3
 814 0092 1370     		strb	r3, [r2]
 815 0094 0CE0     		b	.L46
 816              	.L49:
 441:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     }
 442:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     else
 443:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     {
 444:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****         ADC_DelSig_1_theACLK_MOD_SRC =
 817              		.loc 1 444 0
 818 0096 084B     		ldr	r3, .L50
 445:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             (ADC_DelSig_1_theACLK_MOD_SRC & (uint8)(~ADC_DelSig_1_theACLK_SRC_SEL_MSK)) | clkSource
 819              		.loc 1 445 0
 820 0098 074A     		ldr	r2, .L50
 821 009a 1278     		ldrb	r2, [r2]
 822 009c D2B2     		uxtb	r2, r2
 444:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****             (ADC_DelSig_1_theACLK_MOD_SRC & (uint8)(~ADC_DelSig_1_theACLK_SRC_SEL_MSK)) | clkSource
 823              		.loc 1 444 0
 824 009e D2B2     		uxtb	r2, r2
 825 00a0 22F00702 		bic	r2, r2, #7
 826 00a4 D1B2     		uxtb	r1, r2
 827 00a6 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 828 00a8 0A43     		orrs	r2, r2, r1
 829 00aa D2B2     		uxtb	r2, r2
 830 00ac D2B2     		uxtb	r2, r2
 831 00ae 1A70     		strb	r2, [r3]
 832              	.L46:
 446:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     }
 447:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** }
 833              		.loc 1 447 0
 834 00b0 1037     		adds	r7, r7, #16
 835              		.cfi_def_cfa_offset 8
 836 00b2 BD46     		mov	sp, r7
 837              		.cfi_def_cfa_register 13
 838              		@ sp needed
 839 00b4 80BD     		pop	{r7, pc}
 840              	.L51:
 841 00b6 00BF     		.align	2
 842              	.L50:
 843 00b8 02410040 		.word	1073758466
 844              		.cfi_endproc
 845              	.LFE9:
 846              		.size	ADC_DelSig_1_theACLK_SetSourceRegister, .-ADC_DelSig_1_theACLK_SetSourceRegister
 847              		.section	.text.ADC_DelSig_1_theACLK_GetSourceRegister,"ax",%progbits
 848              		.align	2
 849              		.global	ADC_DelSig_1_theACLK_GetSourceRegister
 850              		.thumb
 851              		.thumb_func
 852              		.type	ADC_DelSig_1_theACLK_GetSourceRegister, %function
 853              	ADC_DelSig_1_theACLK_GetSourceRegister:
 854              	.LFB10:
 448:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 449:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 450:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** /*******************************************************************************
 451:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Function Name: ADC_DelSig_1_theACLK_GetSourceRegister
 452:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** ********************************************************************************
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 24


 453:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 454:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Summary:
 455:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Gets the input source of the clock.
 456:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 457:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Parameters:
 458:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  None
 459:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 460:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Returns:
 461:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 463:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *******************************************************************************/
 464:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** uint8 ADC_DelSig_1_theACLK_GetSourceRegister(void) 
 465:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** {
 855              		.loc 1 465 0
 856              		.cfi_startproc
 857              		@ args = 0, pretend = 0, frame = 0
 858              		@ frame_needed = 1, uses_anonymous_args = 0
 859              		@ link register save eliminated.
 860 0000 80B4     		push	{r7}
 861              		.cfi_def_cfa_offset 4
 862              		.cfi_offset 7, -4
 863 0002 00AF     		add	r7, sp, #0
 864              		.cfi_def_cfa_register 7
 466:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     return ADC_DelSig_1_theACLK_MOD_SRC & ADC_DelSig_1_theACLK_SRC_SEL_MSK;
 865              		.loc 1 466 0
 866 0004 054B     		ldr	r3, .L54
 867 0006 1B78     		ldrb	r3, [r3]
 868 0008 DBB2     		uxtb	r3, r3
 869 000a 03F00703 		and	r3, r3, #7
 870 000e DBB2     		uxtb	r3, r3
 467:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** }
 871              		.loc 1 467 0
 872 0010 1846     		mov	r0, r3
 873 0012 BD46     		mov	sp, r7
 874              		.cfi_def_cfa_register 13
 875              		@ sp needed
 876 0014 5DF8047B 		ldr	r7, [sp], #4
 877              		.cfi_restore 7
 878              		.cfi_def_cfa_offset 0
 879 0018 7047     		bx	lr
 880              	.L55:
 881 001a 00BF     		.align	2
 882              	.L54:
 883 001c 02410040 		.word	1073758466
 884              		.cfi_endproc
 885              	.LFE10:
 886              		.size	ADC_DelSig_1_theACLK_GetSourceRegister, .-ADC_DelSig_1_theACLK_GetSourceRegister
 887              		.section	.text.ADC_DelSig_1_theACLK_SetPhaseRegister,"ax",%progbits
 888              		.align	2
 889              		.global	ADC_DelSig_1_theACLK_SetPhaseRegister
 890              		.thumb
 891              		.thumb_func
 892              		.type	ADC_DelSig_1_theACLK_SetPhaseRegister, %function
 893              	ADC_DelSig_1_theACLK_SetPhaseRegister:
 894              	.LFB11:
 468:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 469:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 25


 470:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** #if defined(ADC_DelSig_1_theACLK__CFG3)
 471:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 472:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 473:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** /*******************************************************************************
 474:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Function Name: ADC_DelSig_1_theACLK_SetPhaseRegister
 475:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** ********************************************************************************
 476:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 477:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Summary:
 478:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Sets the phase delay of the analog clock. This function is only available
 479:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  for analog clocks. The clock must be disabled before changing the phase
 480:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  delay to avoid glitches.
 481:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 482:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Parameters:
 483:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  clkPhase: Amount to delay the phase of the clock, in 1.0ns increments.
 484:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   clkPhase must be from 1 to 11 inclusive. Other values, including 0,
 485:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   disable the clock. clkPhase = 1 produces a 0ns delay and clkPhase = 11 
 486:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *   produces a 10ns delay.
 487:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 488:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Returns:
 489:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  None
 490:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 491:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *******************************************************************************/
 492:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** void ADC_DelSig_1_theACLK_SetPhaseRegister(uint8 clkPhase) 
 493:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** {
 895              		.loc 1 493 0
 896              		.cfi_startproc
 897              		@ args = 0, pretend = 0, frame = 8
 898              		@ frame_needed = 1, uses_anonymous_args = 0
 899              		@ link register save eliminated.
 900 0000 80B4     		push	{r7}
 901              		.cfi_def_cfa_offset 4
 902              		.cfi_offset 7, -4
 903 0002 83B0     		sub	sp, sp, #12
 904              		.cfi_def_cfa_offset 16
 905 0004 00AF     		add	r7, sp, #0
 906              		.cfi_def_cfa_register 7
 907 0006 0346     		mov	r3, r0
 908 0008 FB71     		strb	r3, [r7, #7]
 494:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     ADC_DelSig_1_theACLK_PHASE = clkPhase & ADC_DelSig_1_theACLK_PHASE_MASK;
 909              		.loc 1 494 0
 910 000a 054A     		ldr	r2, .L57
 911 000c FB79     		ldrb	r3, [r7, #7]
 912 000e 03F00F03 		and	r3, r3, #15
 913 0012 DBB2     		uxtb	r3, r3
 914 0014 1370     		strb	r3, [r2]
 495:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** }
 915              		.loc 1 495 0
 916 0016 0C37     		adds	r7, r7, #12
 917              		.cfi_def_cfa_offset 4
 918 0018 BD46     		mov	sp, r7
 919              		.cfi_def_cfa_register 13
 920              		@ sp needed
 921 001a 5DF8047B 		ldr	r7, [sp], #4
 922              		.cfi_restore 7
 923              		.cfi_def_cfa_offset 0
 924 001e 7047     		bx	lr
 925              	.L58:
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 26


 926              		.align	2
 927              	.L57:
 928 0020 03410040 		.word	1073758467
 929              		.cfi_endproc
 930              	.LFE11:
 931              		.size	ADC_DelSig_1_theACLK_SetPhaseRegister, .-ADC_DelSig_1_theACLK_SetPhaseRegister
 932              		.section	.text.ADC_DelSig_1_theACLK_GetPhaseRegister,"ax",%progbits
 933              		.align	2
 934              		.global	ADC_DelSig_1_theACLK_GetPhaseRegister
 935              		.thumb
 936              		.thumb_func
 937              		.type	ADC_DelSig_1_theACLK_GetPhaseRegister, %function
 938              	ADC_DelSig_1_theACLK_GetPhaseRegister:
 939              	.LFB12:
 496:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 497:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** 
 498:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** /*******************************************************************************
 499:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Function Name: ADC_DelSig_1_theACLK_GetPhase
 500:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** ********************************************************************************
 501:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 502:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Summary:
 503:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Gets the phase delay of the analog clock. This function is only available
 504:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  for analog clocks.
 505:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 506:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Parameters:
 507:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  None
 508:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 509:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** * Returns:
 510:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *  Phase of the analog clock. See SetPhaseRegister for details.
 511:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *
 512:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** *******************************************************************************/
 513:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** uint8 ADC_DelSig_1_theACLK_GetPhaseRegister(void) 
 514:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** {
 940              		.loc 1 514 0
 941              		.cfi_startproc
 942              		@ args = 0, pretend = 0, frame = 0
 943              		@ frame_needed = 1, uses_anonymous_args = 0
 944              		@ link register save eliminated.
 945 0000 80B4     		push	{r7}
 946              		.cfi_def_cfa_offset 4
 947              		.cfi_offset 7, -4
 948 0002 00AF     		add	r7, sp, #0
 949              		.cfi_def_cfa_register 7
 515:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c ****     return ADC_DelSig_1_theACLK_PHASE & ADC_DelSig_1_theACLK_PHASE_MASK;
 950              		.loc 1 515 0
 951 0004 054B     		ldr	r3, .L61
 952 0006 1B78     		ldrb	r3, [r3]
 953 0008 DBB2     		uxtb	r3, r3
 954 000a 03F00F03 		and	r3, r3, #15
 955 000e DBB2     		uxtb	r3, r3
 516:.\Generated_Source\PSoC5/ADC_DelSig_1_theACLK.c **** }
 956              		.loc 1 516 0
 957 0010 1846     		mov	r0, r3
 958 0012 BD46     		mov	sp, r7
 959              		.cfi_def_cfa_register 13
 960              		@ sp needed
 961 0014 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 27


 962              		.cfi_restore 7
 963              		.cfi_def_cfa_offset 0
 964 0018 7047     		bx	lr
 965              	.L62:
 966 001a 00BF     		.align	2
 967              	.L61:
 968 001c 03410040 		.word	1073758467
 969              		.cfi_endproc
 970              	.LFE12:
 971              		.size	ADC_DelSig_1_theACLK_GetPhaseRegister, .-ADC_DelSig_1_theACLK_GetPhaseRegister
 972              		.text
 973              	.Letext0:
 974              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 975              		.section	.debug_info,"",%progbits
 976              	.Ldebug_info0:
 977 0000 95020000 		.4byte	0x295
 978 0004 0400     		.2byte	0x4
 979 0006 00000000 		.4byte	.Ldebug_abbrev0
 980 000a 04       		.byte	0x4
 981 000b 01       		.uleb128 0x1
 982 000c 35010000 		.4byte	.LASF40
 983 0010 01       		.byte	0x1
 984 0011 9F030000 		.4byte	.LASF41
 985 0015 57000000 		.4byte	.LASF42
 986 0019 00000000 		.4byte	.Ldebug_ranges0+0
 987 001d 00000000 		.4byte	0
 988 0021 00000000 		.4byte	.Ldebug_line0
 989 0025 02       		.uleb128 0x2
 990 0026 01       		.byte	0x1
 991 0027 06       		.byte	0x6
 992 0028 7B020000 		.4byte	.LASF0
 993 002c 02       		.uleb128 0x2
 994 002d 01       		.byte	0x1
 995 002e 08       		.byte	0x8
 996 002f 61020000 		.4byte	.LASF1
 997 0033 02       		.uleb128 0x2
 998 0034 02       		.byte	0x2
 999 0035 05       		.byte	0x5
 1000 0036 0E000000 		.4byte	.LASF2
 1001 003a 02       		.uleb128 0x2
 1002 003b 02       		.byte	0x2
 1003 003c 07       		.byte	0x7
 1004 003d AB020000 		.4byte	.LASF3
 1005 0041 02       		.uleb128 0x2
 1006 0042 04       		.byte	0x4
 1007 0043 05       		.byte	0x5
 1008 0044 C3020000 		.4byte	.LASF4
 1009 0048 02       		.uleb128 0x2
 1010 0049 04       		.byte	0x4
 1011 004a 07       		.byte	0x7
 1012 004b 10030000 		.4byte	.LASF5
 1013 004f 02       		.uleb128 0x2
 1014 0050 08       		.byte	0x8
 1015 0051 05       		.byte	0x5
 1016 0052 27010000 		.4byte	.LASF6
 1017 0056 02       		.uleb128 0x2
 1018 0057 08       		.byte	0x8
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 28


 1019 0058 07       		.byte	0x7
 1020 0059 87020000 		.4byte	.LASF7
 1021 005d 03       		.uleb128 0x3
 1022 005e 04       		.byte	0x4
 1023 005f 05       		.byte	0x5
 1024 0060 696E7400 		.ascii	"int\000"
 1025 0064 02       		.uleb128 0x2
 1026 0065 04       		.byte	0x4
 1027 0066 07       		.byte	0x7
 1028 0067 9E020000 		.4byte	.LASF8
 1029 006b 04       		.uleb128 0x4
 1030 006c EA000000 		.4byte	.LASF9
 1031 0070 02       		.byte	0x2
 1032 0071 9201     		.2byte	0x192
 1033 0073 2C000000 		.4byte	0x2c
 1034 0077 04       		.uleb128 0x4
 1035 0078 AC000000 		.4byte	.LASF10
 1036 007c 02       		.byte	0x2
 1037 007d 9301     		.2byte	0x193
 1038 007f 3A000000 		.4byte	0x3a
 1039 0083 02       		.uleb128 0x2
 1040 0084 04       		.byte	0x4
 1041 0085 04       		.byte	0x4
 1042 0086 FB000000 		.4byte	.LASF11
 1043 008a 02       		.uleb128 0x2
 1044 008b 08       		.byte	0x8
 1045 008c 04       		.byte	0x4
 1046 008d 22030000 		.4byte	.LASF12
 1047 0091 02       		.uleb128 0x2
 1048 0092 01       		.byte	0x1
 1049 0093 08       		.byte	0x8
 1050 0094 BE020000 		.4byte	.LASF13
 1051 0098 04       		.uleb128 0x4
 1052 0099 0B030000 		.4byte	.LASF14
 1053 009d 02       		.byte	0x2
 1054 009e 3C02     		.2byte	0x23c
 1055 00a0 A4000000 		.4byte	0xa4
 1056 00a4 05       		.uleb128 0x5
 1057 00a5 6B000000 		.4byte	0x6b
 1058 00a9 04       		.uleb128 0x4
 1059 00aa 08000000 		.4byte	.LASF15
 1060 00ae 02       		.byte	0x2
 1061 00af 3D02     		.2byte	0x23d
 1062 00b1 B5000000 		.4byte	0xb5
 1063 00b5 05       		.uleb128 0x5
 1064 00b6 77000000 		.4byte	0x77
 1065 00ba 06       		.uleb128 0x6
 1066 00bb C3010000 		.4byte	.LASF16
 1067 00bf 01       		.byte	0x1
 1068 00c0 2D       		.byte	0x2d
 1069 00c1 00000000 		.4byte	.LFB0
 1070 00c5 34000000 		.4byte	.LFE0-.LFB0
 1071 00c9 01       		.uleb128 0x1
 1072 00ca 9C       		.byte	0x9c
 1073 00cb 06       		.uleb128 0x6
 1074 00cc 3D000000 		.4byte	.LASF17
 1075 00d0 01       		.byte	0x1
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 29


 1076 00d1 47       		.byte	0x47
 1077 00d2 00000000 		.4byte	.LFB1
 1078 00d6 34000000 		.4byte	.LFE1-.LFB1
 1079 00da 01       		.uleb128 0x1
 1080 00db 9C       		.byte	0x9c
 1081 00dc 07       		.uleb128 0x7
 1082 00dd 50030000 		.4byte	.LASF18
 1083 00e1 01       		.byte	0x1
 1084 00e2 64       		.byte	0x64
 1085 00e3 00000000 		.4byte	.LFB2
 1086 00e7 B0000000 		.4byte	.LFE2-.LFB2
 1087 00eb 01       		.uleb128 0x1
 1088 00ec 9C       		.byte	0x9c
 1089 00ed 0A010000 		.4byte	0x10a
 1090 00f1 08       		.uleb128 0x8
 1091 00f2 14000000 		.4byte	.LBB2
 1092 00f6 70000000 		.4byte	.LBE2-.LBB2
 1093 00fa 09       		.uleb128 0x9
 1094 00fb DE020000 		.4byte	.LASF24
 1095 00ff 01       		.byte	0x1
 1096 0100 69       		.byte	0x69
 1097 0101 77000000 		.4byte	0x77
 1098 0105 02       		.uleb128 0x2
 1099 0106 91       		.byte	0x91
 1100 0107 76       		.sleb128 -10
 1101 0108 00       		.byte	0
 1102 0109 00       		.byte	0
 1103 010a 07       		.uleb128 0x7
 1104 010b E9020000 		.4byte	.LASF19
 1105 010f 01       		.byte	0x1
 1106 0110 9D       		.byte	0x9d
 1107 0111 00000000 		.4byte	.LFB3
 1108 0115 40000000 		.4byte	.LFE3-.LFB3
 1109 0119 01       		.uleb128 0x1
 1110 011a 9C       		.byte	0x9c
 1111 011b 2E010000 		.4byte	0x12e
 1112 011f 0A       		.uleb128 0xa
 1113 0120 2B020000 		.4byte	.LASF21
 1114 0124 01       		.byte	0x1
 1115 0125 9D       		.byte	0x9d
 1116 0126 6B000000 		.4byte	0x6b
 1117 012a 02       		.uleb128 0x2
 1118 012b 91       		.byte	0x91
 1119 012c 77       		.sleb128 -9
 1120 012d 00       		.byte	0
 1121 012e 0B       		.uleb128 0xb
 1122 012f BB000000 		.4byte	.LASF20
 1123 0133 01       		.byte	0x1
 1124 0134 C1       		.byte	0xc1
 1125 0135 00000000 		.4byte	.LFB4
 1126 0139 60010000 		.4byte	.LFE4-.LFB4
 1127 013d 01       		.uleb128 0x1
 1128 013e 9C       		.byte	0x9c
 1129 013f 8A010000 		.4byte	0x18a
 1130 0143 0A       		.uleb128 0xa
 1131 0144 F0000000 		.4byte	.LASF22
 1132 0148 01       		.byte	0x1
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 30


 1133 0149 C1       		.byte	0xc1
 1134 014a 77000000 		.4byte	0x77
 1135 014e 02       		.uleb128 0x2
 1136 014f 91       		.byte	0x91
 1137 0150 6E       		.sleb128 -18
 1138 0151 0A       		.uleb128 0xa
 1139 0152 B3000000 		.4byte	.LASF23
 1140 0156 01       		.byte	0x1
 1141 0157 C1       		.byte	0xc1
 1142 0158 6B000000 		.4byte	0x6b
 1143 015c 02       		.uleb128 0x2
 1144 015d 91       		.byte	0x91
 1145 015e 6D       		.sleb128 -19
 1146 015f 09       		.uleb128 0x9
 1147 0160 6F030000 		.4byte	.LASF25
 1148 0164 01       		.byte	0x1
 1149 0165 C4       		.byte	0xc4
 1150 0166 6B000000 		.4byte	0x6b
 1151 016a 02       		.uleb128 0x2
 1152 016b 91       		.byte	0x91
 1153 016c 73       		.sleb128 -13
 1154 016d 09       		.uleb128 0x9
 1155 016e D6020000 		.4byte	.LASF26
 1156 0172 01       		.byte	0x1
 1157 0173 C6       		.byte	0xc6
 1158 0174 6B000000 		.4byte	0x6b
 1159 0178 02       		.uleb128 0x2
 1160 0179 91       		.byte	0x91
 1161 017a 77       		.sleb128 -9
 1162 017b 09       		.uleb128 0x9
 1163 017c DE020000 		.4byte	.LASF24
 1164 0180 01       		.byte	0x1
 1165 0181 C7       		.byte	0xc7
 1166 0182 77000000 		.4byte	0x77
 1167 0186 02       		.uleb128 0x2
 1168 0187 91       		.byte	0x91
 1169 0188 74       		.sleb128 -12
 1170 0189 00       		.byte	0
 1171 018a 0C       		.uleb128 0xc
 1172 018b 77030000 		.4byte	.LASF30
 1173 018f 01       		.byte	0x1
 1174 0190 2901     		.2byte	0x129
 1175 0192 77000000 		.4byte	0x77
 1176 0196 00000000 		.4byte	.LFB5
 1177 019a 18000000 		.4byte	.LFE5-.LFB5
 1178 019e 01       		.uleb128 0x1
 1179 019f 9C       		.byte	0x9c
 1180 01a0 0D       		.uleb128 0xd
 1181 01a1 CF030000 		.4byte	.LASF27
 1182 01a5 01       		.byte	0x1
 1183 01a6 4C01     		.2byte	0x14c
 1184 01a8 00000000 		.4byte	.LFB6
 1185 01ac 34000000 		.4byte	.LFE6-.LFB6
 1186 01b0 01       		.uleb128 0x1
 1187 01b1 9C       		.byte	0x9c
 1188 01b2 C6010000 		.4byte	0x1c6
 1189 01b6 0E       		.uleb128 0xe
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 31


 1190 01b7 6F020000 		.4byte	.LASF28
 1191 01bb 01       		.byte	0x1
 1192 01bc 4C01     		.2byte	0x14c
 1193 01be 6B000000 		.4byte	0x6b
 1194 01c2 02       		.uleb128 0x2
 1195 01c3 91       		.byte	0x91
 1196 01c4 77       		.sleb128 -9
 1197 01c5 00       		.byte	0
 1198 01c6 0D       		.uleb128 0xd
 1199 01c7 3A020000 		.4byte	.LASF29
 1200 01cb 01       		.byte	0x1
 1201 01cc 6F01     		.2byte	0x16f
 1202 01ce 00000000 		.4byte	.LFB7
 1203 01d2 34000000 		.4byte	.LFE7-.LFB7
 1204 01d6 01       		.uleb128 0x1
 1205 01d7 9C       		.byte	0x9c
 1206 01d8 EC010000 		.4byte	0x1ec
 1207 01dc 0E       		.uleb128 0xe
 1208 01dd 6F020000 		.4byte	.LASF28
 1209 01e1 01       		.byte	0x1
 1210 01e2 6F01     		.2byte	0x16f
 1211 01e4 6B000000 		.4byte	0x6b
 1212 01e8 02       		.uleb128 0x2
 1213 01e9 91       		.byte	0x91
 1214 01ea 77       		.sleb128 -9
 1215 01eb 00       		.byte	0
 1216 01ec 0C       		.uleb128 0xc
 1217 01ed 18000000 		.4byte	.LASF31
 1218 01f1 01       		.byte	0x1
 1219 01f2 8401     		.2byte	0x184
 1220 01f4 6B000000 		.4byte	0x6b
 1221 01f8 00000000 		.4byte	.LFB8
 1222 01fc 20000000 		.4byte	.LFE8-.LFB8
 1223 0200 01       		.uleb128 0x1
 1224 0201 9C       		.byte	0x9c
 1225 0202 0F       		.uleb128 0xf
 1226 0203 29030000 		.4byte	.LASF32
 1227 0207 01       		.byte	0x1
 1228 0208 A301     		.2byte	0x1a3
 1229 020a 00000000 		.4byte	.LFB9
 1230 020e BC000000 		.4byte	.LFE9-.LFB9
 1231 0212 01       		.uleb128 0x1
 1232 0213 9C       		.byte	0x9c
 1233 0214 46020000 		.4byte	0x246
 1234 0218 0E       		.uleb128 0xe
 1235 0219 CC020000 		.4byte	.LASF33
 1236 021d 01       		.byte	0x1
 1237 021e A301     		.2byte	0x1a3
 1238 0220 6B000000 		.4byte	0x6b
 1239 0224 02       		.uleb128 0x2
 1240 0225 91       		.byte	0x91
 1241 0226 6F       		.sleb128 -17
 1242 0227 10       		.uleb128 0x10
 1243 0228 00000000 		.4byte	.LASF34
 1244 022c 01       		.byte	0x1
 1245 022d A501     		.2byte	0x1a5
 1246 022f 77000000 		.4byte	0x77
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 32


 1247 0233 02       		.uleb128 0x2
 1248 0234 91       		.byte	0x91
 1249 0235 76       		.sleb128 -10
 1250 0236 10       		.uleb128 0x10
 1251 0237 E3000000 		.4byte	.LASF35
 1252 023b 01       		.byte	0x1
 1253 023c A601     		.2byte	0x1a6
 1254 023e 6B000000 		.4byte	0x6b
 1255 0242 02       		.uleb128 0x2
 1256 0243 91       		.byte	0x91
 1257 0244 75       		.sleb128 -11
 1258 0245 00       		.byte	0
 1259 0246 0C       		.uleb128 0xc
 1260 0247 04020000 		.4byte	.LASF36
 1261 024b 01       		.byte	0x1
 1262 024c D001     		.2byte	0x1d0
 1263 024e 6B000000 		.4byte	0x6b
 1264 0252 00000000 		.4byte	.LFB10
 1265 0256 20000000 		.4byte	.LFE10-.LFB10
 1266 025a 01       		.uleb128 0x1
 1267 025b 9C       		.byte	0x9c
 1268 025c 0D       		.uleb128 0xd
 1269 025d DE010000 		.4byte	.LASF37
 1270 0261 01       		.byte	0x1
 1271 0262 EC01     		.2byte	0x1ec
 1272 0264 00000000 		.4byte	.LFB11
 1273 0268 24000000 		.4byte	.LFE11-.LFB11
 1274 026c 01       		.uleb128 0x1
 1275 026d 9C       		.byte	0x9c
 1276 026e 82020000 		.4byte	0x282
 1277 0272 0E       		.uleb128 0xe
 1278 0273 31020000 		.4byte	.LASF38
 1279 0277 01       		.byte	0x1
 1280 0278 EC01     		.2byte	0x1ec
 1281 027a 6B000000 		.4byte	0x6b
 1282 027e 02       		.uleb128 0x2
 1283 027f 91       		.byte	0x91
 1284 0280 77       		.sleb128 -9
 1285 0281 00       		.byte	0
 1286 0282 0C       		.uleb128 0xc
 1287 0283 01010000 		.4byte	.LASF39
 1288 0287 01       		.byte	0x1
 1289 0288 0102     		.2byte	0x201
 1290 028a 6B000000 		.4byte	0x6b
 1291 028e 00000000 		.4byte	.LFB12
 1292 0292 20000000 		.4byte	.LFE12-.LFB12
 1293 0296 01       		.uleb128 0x1
 1294 0297 9C       		.byte	0x9c
 1295 0298 00       		.byte	0
 1296              		.section	.debug_abbrev,"",%progbits
 1297              	.Ldebug_abbrev0:
 1298 0000 01       		.uleb128 0x1
 1299 0001 11       		.uleb128 0x11
 1300 0002 01       		.byte	0x1
 1301 0003 25       		.uleb128 0x25
 1302 0004 0E       		.uleb128 0xe
 1303 0005 13       		.uleb128 0x13
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 33


 1304 0006 0B       		.uleb128 0xb
 1305 0007 03       		.uleb128 0x3
 1306 0008 0E       		.uleb128 0xe
 1307 0009 1B       		.uleb128 0x1b
 1308 000a 0E       		.uleb128 0xe
 1309 000b 55       		.uleb128 0x55
 1310 000c 17       		.uleb128 0x17
 1311 000d 11       		.uleb128 0x11
 1312 000e 01       		.uleb128 0x1
 1313 000f 10       		.uleb128 0x10
 1314 0010 17       		.uleb128 0x17
 1315 0011 00       		.byte	0
 1316 0012 00       		.byte	0
 1317 0013 02       		.uleb128 0x2
 1318 0014 24       		.uleb128 0x24
 1319 0015 00       		.byte	0
 1320 0016 0B       		.uleb128 0xb
 1321 0017 0B       		.uleb128 0xb
 1322 0018 3E       		.uleb128 0x3e
 1323 0019 0B       		.uleb128 0xb
 1324 001a 03       		.uleb128 0x3
 1325 001b 0E       		.uleb128 0xe
 1326 001c 00       		.byte	0
 1327 001d 00       		.byte	0
 1328 001e 03       		.uleb128 0x3
 1329 001f 24       		.uleb128 0x24
 1330 0020 00       		.byte	0
 1331 0021 0B       		.uleb128 0xb
 1332 0022 0B       		.uleb128 0xb
 1333 0023 3E       		.uleb128 0x3e
 1334 0024 0B       		.uleb128 0xb
 1335 0025 03       		.uleb128 0x3
 1336 0026 08       		.uleb128 0x8
 1337 0027 00       		.byte	0
 1338 0028 00       		.byte	0
 1339 0029 04       		.uleb128 0x4
 1340 002a 16       		.uleb128 0x16
 1341 002b 00       		.byte	0
 1342 002c 03       		.uleb128 0x3
 1343 002d 0E       		.uleb128 0xe
 1344 002e 3A       		.uleb128 0x3a
 1345 002f 0B       		.uleb128 0xb
 1346 0030 3B       		.uleb128 0x3b
 1347 0031 05       		.uleb128 0x5
 1348 0032 49       		.uleb128 0x49
 1349 0033 13       		.uleb128 0x13
 1350 0034 00       		.byte	0
 1351 0035 00       		.byte	0
 1352 0036 05       		.uleb128 0x5
 1353 0037 35       		.uleb128 0x35
 1354 0038 00       		.byte	0
 1355 0039 49       		.uleb128 0x49
 1356 003a 13       		.uleb128 0x13
 1357 003b 00       		.byte	0
 1358 003c 00       		.byte	0
 1359 003d 06       		.uleb128 0x6
 1360 003e 2E       		.uleb128 0x2e
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 34


 1361 003f 00       		.byte	0
 1362 0040 3F       		.uleb128 0x3f
 1363 0041 19       		.uleb128 0x19
 1364 0042 03       		.uleb128 0x3
 1365 0043 0E       		.uleb128 0xe
 1366 0044 3A       		.uleb128 0x3a
 1367 0045 0B       		.uleb128 0xb
 1368 0046 3B       		.uleb128 0x3b
 1369 0047 0B       		.uleb128 0xb
 1370 0048 27       		.uleb128 0x27
 1371 0049 19       		.uleb128 0x19
 1372 004a 11       		.uleb128 0x11
 1373 004b 01       		.uleb128 0x1
 1374 004c 12       		.uleb128 0x12
 1375 004d 06       		.uleb128 0x6
 1376 004e 40       		.uleb128 0x40
 1377 004f 18       		.uleb128 0x18
 1378 0050 9742     		.uleb128 0x2117
 1379 0052 19       		.uleb128 0x19
 1380 0053 00       		.byte	0
 1381 0054 00       		.byte	0
 1382 0055 07       		.uleb128 0x7
 1383 0056 2E       		.uleb128 0x2e
 1384 0057 01       		.byte	0x1
 1385 0058 3F       		.uleb128 0x3f
 1386 0059 19       		.uleb128 0x19
 1387 005a 03       		.uleb128 0x3
 1388 005b 0E       		.uleb128 0xe
 1389 005c 3A       		.uleb128 0x3a
 1390 005d 0B       		.uleb128 0xb
 1391 005e 3B       		.uleb128 0x3b
 1392 005f 0B       		.uleb128 0xb
 1393 0060 27       		.uleb128 0x27
 1394 0061 19       		.uleb128 0x19
 1395 0062 11       		.uleb128 0x11
 1396 0063 01       		.uleb128 0x1
 1397 0064 12       		.uleb128 0x12
 1398 0065 06       		.uleb128 0x6
 1399 0066 40       		.uleb128 0x40
 1400 0067 18       		.uleb128 0x18
 1401 0068 9742     		.uleb128 0x2117
 1402 006a 19       		.uleb128 0x19
 1403 006b 01       		.uleb128 0x1
 1404 006c 13       		.uleb128 0x13
 1405 006d 00       		.byte	0
 1406 006e 00       		.byte	0
 1407 006f 08       		.uleb128 0x8
 1408 0070 0B       		.uleb128 0xb
 1409 0071 01       		.byte	0x1
 1410 0072 11       		.uleb128 0x11
 1411 0073 01       		.uleb128 0x1
 1412 0074 12       		.uleb128 0x12
 1413 0075 06       		.uleb128 0x6
 1414 0076 00       		.byte	0
 1415 0077 00       		.byte	0
 1416 0078 09       		.uleb128 0x9
 1417 0079 34       		.uleb128 0x34
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 35


 1418 007a 00       		.byte	0
 1419 007b 03       		.uleb128 0x3
 1420 007c 0E       		.uleb128 0xe
 1421 007d 3A       		.uleb128 0x3a
 1422 007e 0B       		.uleb128 0xb
 1423 007f 3B       		.uleb128 0x3b
 1424 0080 0B       		.uleb128 0xb
 1425 0081 49       		.uleb128 0x49
 1426 0082 13       		.uleb128 0x13
 1427 0083 02       		.uleb128 0x2
 1428 0084 18       		.uleb128 0x18
 1429 0085 00       		.byte	0
 1430 0086 00       		.byte	0
 1431 0087 0A       		.uleb128 0xa
 1432 0088 05       		.uleb128 0x5
 1433 0089 00       		.byte	0
 1434 008a 03       		.uleb128 0x3
 1435 008b 0E       		.uleb128 0xe
 1436 008c 3A       		.uleb128 0x3a
 1437 008d 0B       		.uleb128 0xb
 1438 008e 3B       		.uleb128 0x3b
 1439 008f 0B       		.uleb128 0xb
 1440 0090 49       		.uleb128 0x49
 1441 0091 13       		.uleb128 0x13
 1442 0092 02       		.uleb128 0x2
 1443 0093 18       		.uleb128 0x18
 1444 0094 00       		.byte	0
 1445 0095 00       		.byte	0
 1446 0096 0B       		.uleb128 0xb
 1447 0097 2E       		.uleb128 0x2e
 1448 0098 01       		.byte	0x1
 1449 0099 3F       		.uleb128 0x3f
 1450 009a 19       		.uleb128 0x19
 1451 009b 03       		.uleb128 0x3
 1452 009c 0E       		.uleb128 0xe
 1453 009d 3A       		.uleb128 0x3a
 1454 009e 0B       		.uleb128 0xb
 1455 009f 3B       		.uleb128 0x3b
 1456 00a0 0B       		.uleb128 0xb
 1457 00a1 27       		.uleb128 0x27
 1458 00a2 19       		.uleb128 0x19
 1459 00a3 11       		.uleb128 0x11
 1460 00a4 01       		.uleb128 0x1
 1461 00a5 12       		.uleb128 0x12
 1462 00a6 06       		.uleb128 0x6
 1463 00a7 40       		.uleb128 0x40
 1464 00a8 18       		.uleb128 0x18
 1465 00a9 9642     		.uleb128 0x2116
 1466 00ab 19       		.uleb128 0x19
 1467 00ac 01       		.uleb128 0x1
 1468 00ad 13       		.uleb128 0x13
 1469 00ae 00       		.byte	0
 1470 00af 00       		.byte	0
 1471 00b0 0C       		.uleb128 0xc
 1472 00b1 2E       		.uleb128 0x2e
 1473 00b2 00       		.byte	0
 1474 00b3 3F       		.uleb128 0x3f
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 36


 1475 00b4 19       		.uleb128 0x19
 1476 00b5 03       		.uleb128 0x3
 1477 00b6 0E       		.uleb128 0xe
 1478 00b7 3A       		.uleb128 0x3a
 1479 00b8 0B       		.uleb128 0xb
 1480 00b9 3B       		.uleb128 0x3b
 1481 00ba 05       		.uleb128 0x5
 1482 00bb 27       		.uleb128 0x27
 1483 00bc 19       		.uleb128 0x19
 1484 00bd 49       		.uleb128 0x49
 1485 00be 13       		.uleb128 0x13
 1486 00bf 11       		.uleb128 0x11
 1487 00c0 01       		.uleb128 0x1
 1488 00c1 12       		.uleb128 0x12
 1489 00c2 06       		.uleb128 0x6
 1490 00c3 40       		.uleb128 0x40
 1491 00c4 18       		.uleb128 0x18
 1492 00c5 9742     		.uleb128 0x2117
 1493 00c7 19       		.uleb128 0x19
 1494 00c8 00       		.byte	0
 1495 00c9 00       		.byte	0
 1496 00ca 0D       		.uleb128 0xd
 1497 00cb 2E       		.uleb128 0x2e
 1498 00cc 01       		.byte	0x1
 1499 00cd 3F       		.uleb128 0x3f
 1500 00ce 19       		.uleb128 0x19
 1501 00cf 03       		.uleb128 0x3
 1502 00d0 0E       		.uleb128 0xe
 1503 00d1 3A       		.uleb128 0x3a
 1504 00d2 0B       		.uleb128 0xb
 1505 00d3 3B       		.uleb128 0x3b
 1506 00d4 05       		.uleb128 0x5
 1507 00d5 27       		.uleb128 0x27
 1508 00d6 19       		.uleb128 0x19
 1509 00d7 11       		.uleb128 0x11
 1510 00d8 01       		.uleb128 0x1
 1511 00d9 12       		.uleb128 0x12
 1512 00da 06       		.uleb128 0x6
 1513 00db 40       		.uleb128 0x40
 1514 00dc 18       		.uleb128 0x18
 1515 00dd 9742     		.uleb128 0x2117
 1516 00df 19       		.uleb128 0x19
 1517 00e0 01       		.uleb128 0x1
 1518 00e1 13       		.uleb128 0x13
 1519 00e2 00       		.byte	0
 1520 00e3 00       		.byte	0
 1521 00e4 0E       		.uleb128 0xe
 1522 00e5 05       		.uleb128 0x5
 1523 00e6 00       		.byte	0
 1524 00e7 03       		.uleb128 0x3
 1525 00e8 0E       		.uleb128 0xe
 1526 00e9 3A       		.uleb128 0x3a
 1527 00ea 0B       		.uleb128 0xb
 1528 00eb 3B       		.uleb128 0x3b
 1529 00ec 05       		.uleb128 0x5
 1530 00ed 49       		.uleb128 0x49
 1531 00ee 13       		.uleb128 0x13
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 37


 1532 00ef 02       		.uleb128 0x2
 1533 00f0 18       		.uleb128 0x18
 1534 00f1 00       		.byte	0
 1535 00f2 00       		.byte	0
 1536 00f3 0F       		.uleb128 0xf
 1537 00f4 2E       		.uleb128 0x2e
 1538 00f5 01       		.byte	0x1
 1539 00f6 3F       		.uleb128 0x3f
 1540 00f7 19       		.uleb128 0x19
 1541 00f8 03       		.uleb128 0x3
 1542 00f9 0E       		.uleb128 0xe
 1543 00fa 3A       		.uleb128 0x3a
 1544 00fb 0B       		.uleb128 0xb
 1545 00fc 3B       		.uleb128 0x3b
 1546 00fd 05       		.uleb128 0x5
 1547 00fe 27       		.uleb128 0x27
 1548 00ff 19       		.uleb128 0x19
 1549 0100 11       		.uleb128 0x11
 1550 0101 01       		.uleb128 0x1
 1551 0102 12       		.uleb128 0x12
 1552 0103 06       		.uleb128 0x6
 1553 0104 40       		.uleb128 0x40
 1554 0105 18       		.uleb128 0x18
 1555 0106 9642     		.uleb128 0x2116
 1556 0108 19       		.uleb128 0x19
 1557 0109 01       		.uleb128 0x1
 1558 010a 13       		.uleb128 0x13
 1559 010b 00       		.byte	0
 1560 010c 00       		.byte	0
 1561 010d 10       		.uleb128 0x10
 1562 010e 34       		.uleb128 0x34
 1563 010f 00       		.byte	0
 1564 0110 03       		.uleb128 0x3
 1565 0111 0E       		.uleb128 0xe
 1566 0112 3A       		.uleb128 0x3a
 1567 0113 0B       		.uleb128 0xb
 1568 0114 3B       		.uleb128 0x3b
 1569 0115 05       		.uleb128 0x5
 1570 0116 49       		.uleb128 0x49
 1571 0117 13       		.uleb128 0x13
 1572 0118 02       		.uleb128 0x2
 1573 0119 18       		.uleb128 0x18
 1574 011a 00       		.byte	0
 1575 011b 00       		.byte	0
 1576 011c 00       		.byte	0
 1577              		.section	.debug_aranges,"",%progbits
 1578 0000 7C000000 		.4byte	0x7c
 1579 0004 0200     		.2byte	0x2
 1580 0006 00000000 		.4byte	.Ldebug_info0
 1581 000a 04       		.byte	0x4
 1582 000b 00       		.byte	0
 1583 000c 0000     		.2byte	0
 1584 000e 0000     		.2byte	0
 1585 0010 00000000 		.4byte	.LFB0
 1586 0014 34000000 		.4byte	.LFE0-.LFB0
 1587 0018 00000000 		.4byte	.LFB1
 1588 001c 34000000 		.4byte	.LFE1-.LFB1
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 38


 1589 0020 00000000 		.4byte	.LFB2
 1590 0024 B0000000 		.4byte	.LFE2-.LFB2
 1591 0028 00000000 		.4byte	.LFB3
 1592 002c 40000000 		.4byte	.LFE3-.LFB3
 1593 0030 00000000 		.4byte	.LFB4
 1594 0034 60010000 		.4byte	.LFE4-.LFB4
 1595 0038 00000000 		.4byte	.LFB5
 1596 003c 18000000 		.4byte	.LFE5-.LFB5
 1597 0040 00000000 		.4byte	.LFB6
 1598 0044 34000000 		.4byte	.LFE6-.LFB6
 1599 0048 00000000 		.4byte	.LFB7
 1600 004c 34000000 		.4byte	.LFE7-.LFB7
 1601 0050 00000000 		.4byte	.LFB8
 1602 0054 20000000 		.4byte	.LFE8-.LFB8
 1603 0058 00000000 		.4byte	.LFB9
 1604 005c BC000000 		.4byte	.LFE9-.LFB9
 1605 0060 00000000 		.4byte	.LFB10
 1606 0064 20000000 		.4byte	.LFE10-.LFB10
 1607 0068 00000000 		.4byte	.LFB11
 1608 006c 24000000 		.4byte	.LFE11-.LFB11
 1609 0070 00000000 		.4byte	.LFB12
 1610 0074 20000000 		.4byte	.LFE12-.LFB12
 1611 0078 00000000 		.4byte	0
 1612 007c 00000000 		.4byte	0
 1613              		.section	.debug_ranges,"",%progbits
 1614              	.Ldebug_ranges0:
 1615 0000 00000000 		.4byte	.LFB0
 1616 0004 34000000 		.4byte	.LFE0
 1617 0008 00000000 		.4byte	.LFB1
 1618 000c 34000000 		.4byte	.LFE1
 1619 0010 00000000 		.4byte	.LFB2
 1620 0014 B0000000 		.4byte	.LFE2
 1621 0018 00000000 		.4byte	.LFB3
 1622 001c 40000000 		.4byte	.LFE3
 1623 0020 00000000 		.4byte	.LFB4
 1624 0024 60010000 		.4byte	.LFE4
 1625 0028 00000000 		.4byte	.LFB5
 1626 002c 18000000 		.4byte	.LFE5
 1627 0030 00000000 		.4byte	.LFB6
 1628 0034 34000000 		.4byte	.LFE6
 1629 0038 00000000 		.4byte	.LFB7
 1630 003c 34000000 		.4byte	.LFE7
 1631 0040 00000000 		.4byte	.LFB8
 1632 0044 20000000 		.4byte	.LFE8
 1633 0048 00000000 		.4byte	.LFB9
 1634 004c BC000000 		.4byte	.LFE9
 1635 0050 00000000 		.4byte	.LFB10
 1636 0054 20000000 		.4byte	.LFE10
 1637 0058 00000000 		.4byte	.LFB11
 1638 005c 24000000 		.4byte	.LFE11
 1639 0060 00000000 		.4byte	.LFB12
 1640 0064 20000000 		.4byte	.LFE12
 1641 0068 00000000 		.4byte	0
 1642 006c 00000000 		.4byte	0
 1643              		.section	.debug_line,"",%progbits
 1644              	.Ldebug_line0:
 1645 0000 E8010000 		.section	.debug_str,"MS",%progbits,1
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 39


 1645      02006A00 
 1645      00000201 
 1645      FB0E0D00 
 1645      01010101 
 1646              	.LASF34:
 1647 0000 63757272 		.ascii	"currDiv\000"
 1647      44697600 
 1648              	.LASF15:
 1649 0008 72656731 		.ascii	"reg16\000"
 1649      3600
 1650              	.LASF2:
 1651 000e 73686F72 		.ascii	"short int\000"
 1651      7420696E 
 1651      7400
 1652              	.LASF31:
 1653 0018 4144435F 		.ascii	"ADC_DelSig_1_theACLK_GetModeRegister\000"
 1653      44656C53 
 1653      69675F31 
 1653      5F746865 
 1653      41434C4B 
 1654              	.LASF17:
 1655 003d 4144435F 		.ascii	"ADC_DelSig_1_theACLK_Stop\000"
 1655      44656C53 
 1655      69675F31 
 1655      5F746865 
 1655      41434C4B 
 1656              	.LASF42:
 1657 0057 433A5C55 		.ascii	"C:\\Users\\Patrick\\Desktop\\cy8ckit-059\\CE95277 A"
 1657      73657273 
 1657      5C506174 
 1657      7269636B 
 1657      5C446573 
 1658 0085 44432061 		.ascii	"DC and UART\\CE95277 ADC and UART.cydsn\000"
 1658      6E642055 
 1658      4152545C 
 1658      43453935 
 1658      32373720 
 1659              	.LASF10:
 1660 00ac 75696E74 		.ascii	"uint16\000"
 1660      313600
 1661              	.LASF23:
 1662 00b3 72657374 		.ascii	"restart\000"
 1662      61727400 
 1663              	.LASF20:
 1664 00bb 4144435F 		.ascii	"ADC_DelSig_1_theACLK_SetDividerRegister\000"
 1664      44656C53 
 1664      69675F31 
 1664      5F746865 
 1664      41434C4B 
 1665              	.LASF35:
 1666 00e3 6F6C6453 		.ascii	"oldSrc\000"
 1666      726300
 1667              	.LASF9:
 1668 00ea 75696E74 		.ascii	"uint8\000"
 1668      3800
 1669              	.LASF22:
 1670 00f0 636C6B44 		.ascii	"clkDivider\000"
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 40


 1670      69766964 
 1670      657200
 1671              	.LASF11:
 1672 00fb 666C6F61 		.ascii	"float\000"
 1672      7400
 1673              	.LASF39:
 1674 0101 4144435F 		.ascii	"ADC_DelSig_1_theACLK_GetPhaseRegister\000"
 1674      44656C53 
 1674      69675F31 
 1674      5F746865 
 1674      41434C4B 
 1675              	.LASF6:
 1676 0127 6C6F6E67 		.ascii	"long long int\000"
 1676      206C6F6E 
 1676      6720696E 
 1676      7400
 1677              	.LASF40:
 1678 0135 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 1678      4320342E 
 1678      392E3320 
 1678      32303135 
 1678      30333033 
 1679 0168 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 1679      20726576 
 1679      6973696F 
 1679      6E203232 
 1679      31323230 
 1680 019b 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 1680      66756E63 
 1680      74696F6E 
 1680      2D736563 
 1680      74696F6E 
 1681              	.LASF16:
 1682 01c3 4144435F 		.ascii	"ADC_DelSig_1_theACLK_Start\000"
 1682      44656C53 
 1682      69675F31 
 1682      5F746865 
 1682      41434C4B 
 1683              	.LASF37:
 1684 01de 4144435F 		.ascii	"ADC_DelSig_1_theACLK_SetPhaseRegister\000"
 1684      44656C53 
 1684      69675F31 
 1684      5F746865 
 1684      41434C4B 
 1685              	.LASF36:
 1686 0204 4144435F 		.ascii	"ADC_DelSig_1_theACLK_GetSourceRegister\000"
 1686      44656C53 
 1686      69675F31 
 1686      5F746865 
 1686      41434C4B 
 1687              	.LASF21:
 1688 022b 73746174 		.ascii	"state\000"
 1688      6500
 1689              	.LASF38:
 1690 0231 636C6B50 		.ascii	"clkPhase\000"
 1690      68617365 
 1690      00
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 41


 1691              	.LASF29:
 1692 023a 4144435F 		.ascii	"ADC_DelSig_1_theACLK_ClearModeRegister\000"
 1692      44656C53 
 1692      69675F31 
 1692      5F746865 
 1692      41434C4B 
 1693              	.LASF1:
 1694 0261 756E7369 		.ascii	"unsigned char\000"
 1694      676E6564 
 1694      20636861 
 1694      7200
 1695              	.LASF28:
 1696 026f 6D6F6465 		.ascii	"modeBitMask\000"
 1696      4269744D 
 1696      61736B00 
 1697              	.LASF0:
 1698 027b 7369676E 		.ascii	"signed char\000"
 1698      65642063 
 1698      68617200 
 1699              	.LASF7:
 1700 0287 6C6F6E67 		.ascii	"long long unsigned int\000"
 1700      206C6F6E 
 1700      6720756E 
 1700      7369676E 
 1700      65642069 
 1701              	.LASF8:
 1702 029e 756E7369 		.ascii	"unsigned int\000"
 1702      676E6564 
 1702      20696E74 
 1702      00
 1703              	.LASF3:
 1704 02ab 73686F72 		.ascii	"short unsigned int\000"
 1704      7420756E 
 1704      7369676E 
 1704      65642069 
 1704      6E7400
 1705              	.LASF13:
 1706 02be 63686172 		.ascii	"char\000"
 1706      00
 1707              	.LASF4:
 1708 02c3 6C6F6E67 		.ascii	"long int\000"
 1708      20696E74 
 1708      00
 1709              	.LASF33:
 1710 02cc 636C6B53 		.ascii	"clkSource\000"
 1710      6F757263 
 1710      6500
 1711              	.LASF26:
 1712 02d6 63757272 		.ascii	"currSrc\000"
 1712      53726300 
 1713              	.LASF24:
 1714 02de 6F6C6444 		.ascii	"oldDivider\000"
 1714      69766964 
 1714      657200
 1715              	.LASF19:
 1716 02e9 4144435F 		.ascii	"ADC_DelSig_1_theACLK_StandbyPower\000"
 1716      44656C53 
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccz9dHRr.s 			page 42


 1716      69675F31 
 1716      5F746865 
 1716      41434C4B 
 1717              	.LASF14:
 1718 030b 72656738 		.ascii	"reg8\000"
 1718      00
 1719              	.LASF5:
 1720 0310 6C6F6E67 		.ascii	"long unsigned int\000"
 1720      20756E73 
 1720      69676E65 
 1720      6420696E 
 1720      7400
 1721              	.LASF12:
 1722 0322 646F7562 		.ascii	"double\000"
 1722      6C6500
 1723              	.LASF32:
 1724 0329 4144435F 		.ascii	"ADC_DelSig_1_theACLK_SetSourceRegister\000"
 1724      44656C53 
 1724      69675F31 
 1724      5F746865 
 1724      41434C4B 
 1725              	.LASF18:
 1726 0350 4144435F 		.ascii	"ADC_DelSig_1_theACLK_StopBlock\000"
 1726      44656C53 
 1726      69675F31 
 1726      5F746865 
 1726      41434C4B 
 1727              	.LASF25:
 1728 036f 656E6162 		.ascii	"enabled\000"
 1728      6C656400 
 1729              	.LASF30:
 1730 0377 4144435F 		.ascii	"ADC_DelSig_1_theACLK_GetDividerRegister\000"
 1730      44656C53 
 1730      69675F31 
 1730      5F746865 
 1730      41434C4B 
 1731              	.LASF41:
 1732 039f 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\ADC_DelSig_1_theACLK.c\000"
 1732      6E657261 
 1732      7465645F 
 1732      536F7572 
 1732      63655C50 
 1733              	.LASF27:
 1734 03cf 4144435F 		.ascii	"ADC_DelSig_1_theACLK_SetModeRegister\000"
 1734      44656C53 
 1734      69675F31 
 1734      5F746865 
 1734      41434C4B 
 1735              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
