# Hello, I'm Sooraj Gupta! üëã

I'm a VLSI trainee at Maven Silicon, 2023 graduate from NIT Jalandhar passionate about VLSI Industry. Here you'll find some of the projects I've been working on.

## About Me

- üåç Current Location: Benguluru, Karnataka
- üíº Currently Trainee in Advanced Digital Design and Verification @ Maven Silicon
- üéì M.tech in VLSI Design at: Dr. BR Ambedkar National Institute of technology, Jalandhar
- üéì B.tech in VLSI Design at: Rajkiya Engineering College, Sonbhadra
## Skills

- Programming languages: Python ![Python](https://raw.githubusercontent.com/devicons/devicon/master/icons/python/python-original.svg)
- Hardware Description Languages: Verilog HDL ![Verilog](https://cdn.icon-icons.com/icons2/2415/PNG/512/verilog_plain_wordmark_logo_icon_146279.png)
- Hardware Verification Language: System Verilog ![SystemVerilog](https://raw.githubusercontent.com/devicons/devicon/master/icons/systemverilog/systemverilog-original.svg)
- Verification Methodology: Constraint Random Coverage Driven Verification (CRCDV), Assertion based Verification
- TB Methodology: UVM Methodology ![UVM](https://www.eda.ncsu.edu/wiki/images/0/07/UVM_Logo.png)
- EDA Tools & Technologies: LTSpice, Xilinx-ISE Design, Mentor Graphics- Questasim, VC Spyglass Lint, Synopsys- VCS, GVim
- Subject Expertise: Digital Electronics, STA, FPGA Architecture, ASIC and FPGA Design Flow
- Soft Skills: Time Management, Teamwork, Communication, Accountability
## Projects

Here are some highlights of my projects:

- [Project 1](link): Brief description.
- [Project 2](link): Brief description.
- [Project 3](link): Brief description.

## Get in Touch

- LinkedIn: [https://www.linkedin.com/in/sooraj-gupta-b49914237](link)

- Personal Website: [Your Website](link)
- Email: [Your Email Address](suraj2475@gmail.com)

Feel free to reach out to me if you have any questions or just want to connect!

## GitHub Stats

![Your GitHub Stats](https://github-readme-stats.vercel.app/api?username=yourusername&show_icons=true&theme=radical)
