

================================================================
== Vitis HLS Report for 'Loop_Border_proc'
================================================================
* Date:           Wed Feb 23 10:46:28 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Gaussian_Blur
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Border_VITIS_LOOP_87_1  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    774|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     165|     50|    -|
|Memory           |        3|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    130|    -|
|Register         |        -|    -|     831|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    0|     996|   1050|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_32ns_64_2_1_U51  |mul_32ns_32ns_64_2_1  |        0|   0|  165|  50|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |Total                     |                      |        0|   0|  165|  50|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |borderbuf_V_U  |Loop_Border_proc_borderbuf_V  |        3|  0|   0|    0|  1906|   24|     1|        45744|
    +---------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                              |        3|  0|   0|    0|  1906|   24|     1|        45744|
    +---------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln107_fu_524_p2               |         +|   0|  0|  12|          11|           4|
    |add_ln86_fu_330_p2                |         +|   0|  0|  12|          11|           1|
    |add_ln87_fu_455_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln88_fu_271_p2                |         +|   0|  0|  71|          64|           1|
    |sub101_i_i_i_fu_258_p2            |         +|   0|  0|  39|          32|           5|
    |sub105_i_i_i_fu_244_p2            |         +|   0|  0|  39|          32|           5|
    |sub114_i_i_i_fu_239_p2            |         +|   0|  0|  39|          32|           2|
    |sub116_i_i_i_fu_263_p2            |         +|   0|  0|  39|          32|           2|
    |sub94_i_i_i_fu_253_p2             |         +|   0|  0|  39|          32|           4|
    |and_ln104_fu_545_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_io                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op84_read_state5     |       and|   0|  0|   2|           1|           1|
    |brmerge_not_i_i_fu_313_p2         |       and|   0|  0|   2|           1|           1|
    |brmerge_not_i_i_mid1_fu_393_p2    |       and|   0|  0|   2|           1|           1|
    |output_last_V_fu_449_p2           |       and|   0|  0|   2|           1|           1|
    |cmp115_i_i_i_fu_287_p2            |      icmp|   0|  0|  18|          32|          32|
    |cmp115_i_i_i_mid1_fu_359_p2       |      icmp|   0|  0|  18|          32|          32|
    |cmp92_i_i_i_fu_281_p2             |      icmp|   0|  0|  11|          11|           1|
    |cmp92_i_i_i_mid1_fu_353_p2        |      icmp|   0|  0|  11|          11|           1|
    |icmp20_fu_302_p2                  |      icmp|   0|  0|  11|           8|           1|
    |icmp_fu_382_p2                    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln102_fu_518_p2              |      icmp|   0|  0|  17|          29|           1|
    |icmp_ln104_fu_439_p2              |      icmp|   0|  0|  18|          33|          33|
    |icmp_ln112_fu_444_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln87_fu_340_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln88_fu_325_p2               |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln93_fu_429_p2               |      icmp|   0|  0|  18|          33|          33|
    |icmp_ln97_fu_479_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln99_fu_434_p2               |      icmp|   0|  0|  18|          32|          32|
    |notrhs_i_i_fu_308_p2              |      icmp|   0|  0|  18|          32|          32|
    |notrhs_i_i_mid1_fu_388_p2         |      icmp|   0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |brmerge653_i_i_fu_319_p2          |        or|   0|  0|   2|           1|           1|
    |brmerge653_i_i_mid1_fu_399_p2     |        or|   0|  0|   2|           1|           1|
    |l_edge_pix_1_fu_484_p3            |    select|   0|  0|  24|           1|          24|
    |out_data_TDATA_int_regslice       |    select|   0|  0|  24|           1|          24|
    |select_ln104_fu_550_p3            |    select|   0|  0|  24|           1|          24|
    |select_ln88_1_fu_364_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln88_2_fu_405_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln88_3_fu_413_p3           |    select|   0|  0|  11|           1|          11|
    |select_ln88_fu_345_p3             |    select|   0|  0|  32|           1|           1|
    |select_ln99_fu_492_p3             |    select|   0|  0|  24|           1|          24|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |xor_ln102_fu_540_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 774|         756|         513|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |h_blk_n                  |   9|          2|    1|          2|
    |i_reg_205                |   9|          2|   11|         22|
    |indvar_flatten_reg_194   |   9|          2|   64|        128|
    |j_reg_216                |   9|          2|   32|         64|
    |out_data_TDATA_blk_n     |   9|          2|    1|          2|
    |vconv_blk_n              |   9|          2|    1|          2|
    |vconv_xlim_loc_blk_n     |   9|          2|    1|          2|
    |w_blk_n                  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 130|         28|  116|        236|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   5|   0|    5|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |bound_reg_649                        |  64|   0|   64|          0|
    |h_read_reg_586                       |  32|   0|   32|          0|
    |i_reg_205                            |  11|   0|   11|          0|
    |icmp_ln102_reg_708                   |   1|   0|    1|          0|
    |icmp_ln104_reg_693                   |   1|   0|    1|          0|
    |icmp_ln88_reg_659                    |   1|   0|    1|          0|
    |icmp_ln93_reg_684                    |   1|   0|    1|          0|
    |icmp_ln99_reg_688                    |   1|   0|    1|          0|
    |icmp_ln99_reg_688_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar_flatten_reg_194               |  64|   0|   64|          0|
    |j_reg_216                            |  32|   0|   32|          0|
    |l_edge_pix_fu_108                    |  24|   0|   24|          0|
    |output_last_V_reg_698                |   1|   0|    1|          0|
    |pix_in_fu_100                        |  24|   0|   24|          0|
    |r_edge_pix_fu_104                    |  24|   0|   24|          0|
    |select_ln88_2_reg_670                |   1|   0|    1|          0|
    |select_ln88_2_reg_670_pp0_iter1_reg  |   1|   0|    1|          0|
    |select_ln88_reg_663                  |  32|   0|   32|          0|
    |select_ln88_reg_663_pp0_iter1_reg    |  32|   0|   32|          0|
    |sext_ln86_1_reg_644                  |  33|   0|   33|          0|
    |sext_ln86_reg_623                    |  33|   0|   33|          0|
    |sub101_i_i_i_reg_634                 |  32|   0|   32|          0|
    |sub114_i_i_i_reg_617                 |  32|   0|   32|          0|
    |sub116_i_i_i_reg_639                 |  32|   0|   32|          0|
    |sub94_i_i_i_reg_628                  |  32|   0|   32|          0|
    |trunc_ln87_reg_679                   |  11|   0|   11|          0|
    |trunc_ln87_reg_679_pp0_iter1_reg     |  11|   0|   11|          0|
    |vconv_xlim_loc_read_reg_602          |  32|   0|   32|          0|
    |w_read_reg_593                       |  32|   0|   32|          0|
    |icmp_ln104_reg_693                   |  64|  32|    1|          0|
    |icmp_ln88_reg_659                    |  64|  32|    1|          0|
    |output_last_V_reg_698                |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 831|  96|  642|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|   Loop_Border_proc|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|   Loop_Border_proc|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|   Loop_Border_proc|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|   Loop_Border_proc|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|   Loop_Border_proc|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|   Loop_Border_proc|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|   Loop_Border_proc|  return value|
|h_dout                  |   in|   32|     ap_fifo|                  h|       pointer|
|h_empty_n               |   in|    1|     ap_fifo|                  h|       pointer|
|h_read                  |  out|    1|     ap_fifo|                  h|       pointer|
|w_dout                  |   in|   32|     ap_fifo|                  w|       pointer|
|w_empty_n               |   in|    1|     ap_fifo|                  w|       pointer|
|w_read                  |  out|    1|     ap_fifo|                  w|       pointer|
|vconv_xlim_loc_dout     |   in|   32|     ap_fifo|     vconv_xlim_loc|       pointer|
|vconv_xlim_loc_empty_n  |   in|    1|     ap_fifo|     vconv_xlim_loc|       pointer|
|vconv_xlim_loc_read     |  out|    1|     ap_fifo|     vconv_xlim_loc|       pointer|
|out_data_TDATA          |  out|   24|        axis|  out_data_V_data_V|       pointer|
|out_data_TVALID         |  out|    1|        axis|  out_data_V_dest_V|       pointer|
|out_data_TREADY         |   in|    1|        axis|  out_data_V_dest_V|       pointer|
|out_data_TDEST          |  out|    1|        axis|  out_data_V_dest_V|       pointer|
|out_data_TKEEP          |  out|    3|        axis|  out_data_V_keep_V|       pointer|
|out_data_TSTRB          |  out|    3|        axis|  out_data_V_strb_V|       pointer|
|out_data_TUSER          |  out|    1|        axis|  out_data_V_user_V|       pointer|
|out_data_TLAST          |  out|    1|        axis|  out_data_V_last_V|       pointer|
|out_data_TID            |  out|    1|        axis|    out_data_V_id_V|       pointer|
|vconv_dout              |   in|   24|     ap_fifo|              vconv|       pointer|
|vconv_empty_n           |   in|    1|     ap_fifo|              vconv|       pointer|
|vconv_read              |  out|    1|     ap_fifo|              vconv|       pointer|
+------------------------+-----+-----+------------+-------------------+--------------+

