# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do compile_and_launch.tcl
vlog test_module.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:18 on Feb 25,2025
# vlog -reportprogress 300 test_module.v 
# -- Compiling module test_module
# 
# Top level modules:
# 	test_module
# End time: 00:14:18 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog testbench.v;
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:40 on Feb 25,2025
# vlog -reportprogress 300 testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:14:40 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 00:14:51 on Feb 25,2025
# Loading work.testbench
# Loading work.test_module

add wave -position insertpoint sim:/testbench/*

run -all
# Time = 0 | clk = 0 | rst = 1 | count = 0000
# ? Predict_Time Violation at time =                 5000 (Expected                20000)
# Time = 5000 | clk = 1 | rst = 1 | count = 0000
# Time = 10000 | clk = 0 | rst = 1 | count = 0000
# Time = 15000 | clk = 1 | rst = 0 | count = 0001
# Time = 20000 | clk = 0 | rst = 0 | count = 0001
# Time = 25000 | clk = 1 | rst = 0 | count = 0010
# Time = 30000 | clk = 0 | rst = 0 | count = 0010
# Time = 35000 | clk = 1 | rst = 0 | count = 0011
# Time = 40000 | clk = 0 | rst = 0 | count = 0011
# Time = 45000 | clk = 1 | rst = 0 | count = 0100
# Time = 50000 | clk = 0 | rst = 0 | count = 0100
# Time = 55000 | clk = 1 | rst = 0 | count = 0101
# Time = 60000 | clk = 0 | rst = 0 | count = 0101
# Time = 65000 | clk = 1 | rst = 0 | count = 0110
# Time = 70000 | clk = 0 | rst = 0 | count = 0110
# Time = 75000 | clk = 1 | rst = 0 | count = 0111
# Time = 80000 | clk = 0 | rst = 0 | count = 0111
# Time = 85000 | clk = 1 | rst = 0 | count = 1000
# Time = 90000 | clk = 0 | rst = 0 | count = 1000
# Time = 95000 | clk = 1 | rst = 0 | count = 1001
# Time = 100000 | clk = 0 | rst = 0 | count = 1001
# Time = 105000 | clk = 1 | rst = 0 | count = 1010
# Time = 110000 | clk = 0 | rst = 0 | count = 1010
# Time = 115000 | clk = 1 | rst = 1 | count = 0000
# Time = 120000 | clk = 0 | rst = 1 | count = 0000
# Time = 125000 | clk = 1 | rst = 0 | count = 0001
# Time = 130000 | clk = 0 | rst = 0 | count = 0001
# Time = 135000 | clk = 1 | rst = 0 | count = 0010
# Time = 140000 | clk = 0 | rst = 0 | count = 0010
# Time = 145000 | clk = 1 | rst = 0 | count = 0011
# Time = 150000 | clk = 0 | rst = 0 | count = 0011
# Time = 155000 | clk = 1 | rst = 0 | count = 0100
# Time = 160000 | clk = 0 | rst = 0 | count = 0100
# Time = 165000 | clk = 1 | rst = 0 | count = 0101
# Time = 170000 | clk = 0 | rst = 0 | count = 0101
# Time = 175000 | clk = 1 | rst = 0 | count = 0110
# Time = 180000 | clk = 0 | rst = 0 | count = 0110
# Time = 185000 | clk = 1 | rst = 0 | count = 0111
# Time = 190000 | clk = 0 | rst = 0 | count = 0111
# Time = 195000 | clk = 1 | rst = 0 | count = 1000
# Time = 200000 | clk = 0 | rst = 0 | count = 1000
# Time = 205000 | clk = 1 | rst = 0 | count = 1001
# Time = 210000 | clk = 0 | rst = 0 | count = 1001
# Time = 215000 | clk = 1 | rst = 0 | count = 1010
# Time = 220000 | clk = 0 | rst = 0 | count = 1010
# ** Note: $stop    : testbench.v(44)
#    Time: 225 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at testbench.v line 44

# End time: 16:45:55 on Feb 25,2025, Elapsed time: 16:31:04
# Errors: 0, Warnings: 0
