#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct  1 19:24:34 2020
# Process ID: 2724
# Current directory: /home/ukallakuri/hardware_design/designs/direct_mapped_cache
# Command line: vivado
# Log file: /home/ukallakuri/hardware_design/designs/direct_mapped_cache/vivado.log
# Journal file: /home/ukallakuri/hardware_design/designs/direct_mapped_cache/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_simulation -simset sim_1 -mode post-synthesis -type functional
reset_simulation -simset sim_1 -mode post-synthesis -type functional
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Oct  1 19:32:20 2020] Launched synth_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.runs/synth_1/runme.log
reset_simulation -simset sim_1 -mode post-synthesis -type functional
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/constrs_1/new/tim.xdc]
Finished Parsing XDC File [/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/constrs_1/new/tim.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6692.797 ; gain = 0.000 ; free physical = 4150 ; free virtual = 7768
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6826.512 ; gain = 369.500 ; free physical = 4037 ; free virtual = 7650
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/synth/timing/xsim/chip_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/synth/timing/xsim/chip_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/synth/timing/xsim/chip_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/synth/timing/xsim/chip_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'chip_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj chip_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/synth/timing/xsim/chip_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IOBUF_HD1
INFO: [VRFC 10-311] analyzing module IOBUF_HD2
INFO: [VRFC 10-311] analyzing module IOBUF_HD3
INFO: [VRFC 10-311] analyzing module IOBUF_HD4
INFO: [VRFC 10-311] analyzing module IOBUF_HD5
INFO: [VRFC 10-311] analyzing module IOBUF_HD6
INFO: [VRFC 10-311] analyzing module IOBUF_HD7
INFO: [VRFC 10-311] analyzing module chip_top
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module one_b_cell
INFO: [VRFC 10-311] analyzing module one_b_cell_10
INFO: [VRFC 10-311] analyzing module one_b_cell_11
INFO: [VRFC 10-311] analyzing module one_b_cell_12
INFO: [VRFC 10-311] analyzing module one_b_cell_13
INFO: [VRFC 10-311] analyzing module one_b_cell_15
INFO: [VRFC 10-311] analyzing module one_b_cell_16
INFO: [VRFC 10-311] analyzing module one_b_cell_17
INFO: [VRFC 10-311] analyzing module one_b_cell_18
INFO: [VRFC 10-311] analyzing module one_b_cell_20
INFO: [VRFC 10-311] analyzing module one_b_cell_21
INFO: [VRFC 10-311] analyzing module one_b_cell_22
INFO: [VRFC 10-311] analyzing module one_b_cell_23
INFO: [VRFC 10-311] analyzing module one_b_cell_25
INFO: [VRFC 10-311] analyzing module one_b_cell_26
INFO: [VRFC 10-311] analyzing module one_b_cell_27
INFO: [VRFC 10-311] analyzing module one_b_cell_28
INFO: [VRFC 10-311] analyzing module one_b_cell_30
INFO: [VRFC 10-311] analyzing module one_b_cell_31
INFO: [VRFC 10-311] analyzing module one_b_cell_32
INFO: [VRFC 10-311] analyzing module one_b_cell_33
INFO: [VRFC 10-311] analyzing module one_b_cell_35
INFO: [VRFC 10-311] analyzing module one_b_cell_36
INFO: [VRFC 10-311] analyzing module one_b_cell_37
INFO: [VRFC 10-311] analyzing module one_b_cell_38
INFO: [VRFC 10-311] analyzing module one_b_cell_40
INFO: [VRFC 10-311] analyzing module one_b_cell_41
INFO: [VRFC 10-311] analyzing module one_b_cell_42
INFO: [VRFC 10-311] analyzing module one_b_cell_43
INFO: [VRFC 10-311] analyzing module one_b_cell_7
INFO: [VRFC 10-311] analyzing module one_b_cell_8
INFO: [VRFC 10-311] analyzing module one_b_cell_9
INFO: [VRFC 10-311] analyzing module one_row_cells
INFO: [VRFC 10-311] analyzing module one_row_cells_0
INFO: [VRFC 10-311] analyzing module one_row_cells_1
INFO: [VRFC 10-311] analyzing module one_row_cells_2
INFO: [VRFC 10-311] analyzing module one_row_cells_3
INFO: [VRFC 10-311] analyzing module one_row_cells_4
INFO: [VRFC 10-311] analyzing module one_row_cells_5
INFO: [VRFC 10-311] analyzing module one_row_cells_6
INFO: [VRFC 10-311] analyzing module tag_valid
INFO: [VRFC 10-311] analyzing module tag_valid_14
INFO: [VRFC 10-311] analyzing module tag_valid_19
INFO: [VRFC 10-311] analyzing module tag_valid_24
INFO: [VRFC 10-311] analyzing module tag_valid_29
INFO: [VRFC 10-311] analyzing module tag_valid_34
INFO: [VRFC 10-311] analyzing module tag_valid_39
INFO: [VRFC 10-311] analyzing module tag_valid_44
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sim_1/new/chip_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 85fd66f3e1ac4205b8a1c7b6e706a0e0 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot chip_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.chip_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'chip_top' does not have a parameter named DATA_WIDTH [/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sim_1/new/chip_top_tb.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "chip_top_tb_time_synth.sdf", for root module "chip_top_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "chip_top_tb_time_synth.sdf", for root module "chip_top_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.IOBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IOBUF_HD1
Compiling module xil_defaultlib.IOBUF_HD2
Compiling module xil_defaultlib.IOBUF_HD3
Compiling module xil_defaultlib.IOBUF_HD4
Compiling module xil_defaultlib.IOBUF_HD5
Compiling module xil_defaultlib.IOBUF_HD6
Compiling module xil_defaultlib.IOBUF_HD7
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.one_b_cell_40
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.one_b_cell_41
Compiling module xil_defaultlib.one_b_cell_42
Compiling module xil_defaultlib.one_b_cell_43
Compiling module xil_defaultlib.tag_valid_44
Compiling module xil_defaultlib.one_row_cells
Compiling module xil_defaultlib.one_b_cell_35
Compiling module xil_defaultlib.one_b_cell_36
Compiling module xil_defaultlib.one_b_cell_37
Compiling module xil_defaultlib.one_b_cell_38
Compiling module xil_defaultlib.tag_valid_39
Compiling module xil_defaultlib.one_row_cells_0
Compiling module xil_defaultlib.one_b_cell_30
Compiling module xil_defaultlib.one_b_cell_31
Compiling module xil_defaultlib.one_b_cell_32
Compiling module xil_defaultlib.one_b_cell_33
Compiling module xil_defaultlib.tag_valid_34
Compiling module xil_defaultlib.one_row_cells_1
Compiling module xil_defaultlib.one_b_cell_25
Compiling module xil_defaultlib.one_b_cell_26
Compiling module xil_defaultlib.one_b_cell_27
Compiling module xil_defaultlib.one_b_cell_28
Compiling module xil_defaultlib.tag_valid_29
Compiling module xil_defaultlib.one_row_cells_2
Compiling module xil_defaultlib.one_b_cell_20
Compiling module xil_defaultlib.one_b_cell_21
Compiling module xil_defaultlib.one_b_cell_22
Compiling module xil_defaultlib.one_b_cell_23
Compiling module xil_defaultlib.tag_valid_24
Compiling module xil_defaultlib.one_row_cells_3
Compiling module xil_defaultlib.one_b_cell_15
Compiling module xil_defaultlib.one_b_cell_16
Compiling module xil_defaultlib.one_b_cell_17
Compiling module xil_defaultlib.one_b_cell_18
Compiling module xil_defaultlib.tag_valid_19
Compiling module xil_defaultlib.one_row_cells_4
Compiling module xil_defaultlib.one_b_cell_10
Compiling module xil_defaultlib.one_b_cell_11
Compiling module xil_defaultlib.one_b_cell_12
Compiling module xil_defaultlib.one_b_cell_13
Compiling module xil_defaultlib.tag_valid_14
Compiling module xil_defaultlib.one_row_cells_5
Compiling module xil_defaultlib.one_b_cell
Compiling module xil_defaultlib.one_b_cell_7
Compiling module xil_defaultlib.one_b_cell_8
Compiling module xil_defaultlib.one_b_cell_9
Compiling module xil_defaultlib.tag_valid
Compiling module xil_defaultlib.one_row_cells_6
Compiling module xil_defaultlib.memory
Compiling module simprims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.chip_top
Compiling module xil_defaultlib.chip_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot chip_top_tb_time_synth

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/synth/timing/xsim/xsim.dir/chip_top_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct  1 19:33:52 2020...
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 7173.387 ; gain = 6.000 ; free physical = 3525 ; free virtual = 7265
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "chip_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:chip_top_tb} -tclbatch {chip_top_tb.tcl} -view {/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/chip_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/chip_top_tb_behav.wcfg
source chip_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'chip_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 7269.359 ; gain = 812.348 ; free physical = 3468 ; free virtual = 7225
run 10 us
$finish called at time : 2125 ns : File "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sim_1/new/chip_top_tb.v" Line 161
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7271.359 ; gain = 0.000 ; free physical = 3407 ; free virtual = 7162
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7271.359 ; gain = 0.000 ; free physical = 3401 ; free virtual = 7159
[Thu Oct  1 19:35:19 2020] Launched impl_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7377.684 ; gain = 0.000 ; free physical = 3205 ; free virtual = 6969
Restored from archive | CPU: 0.040000 secs | Memory: 0.632652 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7377.684 ; gain = 0.000 ; free physical = 3205 ; free virtual = 6969
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7377.684 ; gain = 0.000 ; free physical = 3205 ; free virtual = 6970
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/impl/timing/xsim/chip_top_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/impl/timing/xsim/chip_top_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/impl/timing/xsim/chip_top_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/impl/timing/xsim/chip_top_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'chip_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj chip_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/impl/timing/xsim/chip_top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IOBUF_HD10
INFO: [VRFC 10-311] analyzing module IOBUF_HD11
INFO: [VRFC 10-311] analyzing module IOBUF_HD12
INFO: [VRFC 10-311] analyzing module IOBUF_HD13
INFO: [VRFC 10-311] analyzing module IOBUF_HD14
INFO: [VRFC 10-311] analyzing module IOBUF_HD8
INFO: [VRFC 10-311] analyzing module IOBUF_HD9
INFO: [VRFC 10-311] analyzing module chip_top
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module one_b_cell
INFO: [VRFC 10-311] analyzing module one_b_cell_10
INFO: [VRFC 10-311] analyzing module one_b_cell_11
INFO: [VRFC 10-311] analyzing module one_b_cell_12
INFO: [VRFC 10-311] analyzing module one_b_cell_13
INFO: [VRFC 10-311] analyzing module one_b_cell_15
INFO: [VRFC 10-311] analyzing module one_b_cell_16
INFO: [VRFC 10-311] analyzing module one_b_cell_17
INFO: [VRFC 10-311] analyzing module one_b_cell_18
INFO: [VRFC 10-311] analyzing module one_b_cell_20
INFO: [VRFC 10-311] analyzing module one_b_cell_21
INFO: [VRFC 10-311] analyzing module one_b_cell_22
INFO: [VRFC 10-311] analyzing module one_b_cell_23
INFO: [VRFC 10-311] analyzing module one_b_cell_25
INFO: [VRFC 10-311] analyzing module one_b_cell_26
INFO: [VRFC 10-311] analyzing module one_b_cell_27
INFO: [VRFC 10-311] analyzing module one_b_cell_28
INFO: [VRFC 10-311] analyzing module one_b_cell_30
INFO: [VRFC 10-311] analyzing module one_b_cell_31
INFO: [VRFC 10-311] analyzing module one_b_cell_32
INFO: [VRFC 10-311] analyzing module one_b_cell_33
INFO: [VRFC 10-311] analyzing module one_b_cell_35
INFO: [VRFC 10-311] analyzing module one_b_cell_36
INFO: [VRFC 10-311] analyzing module one_b_cell_37
INFO: [VRFC 10-311] analyzing module one_b_cell_38
INFO: [VRFC 10-311] analyzing module one_b_cell_40
INFO: [VRFC 10-311] analyzing module one_b_cell_41
INFO: [VRFC 10-311] analyzing module one_b_cell_42
INFO: [VRFC 10-311] analyzing module one_b_cell_43
INFO: [VRFC 10-311] analyzing module one_b_cell_7
INFO: [VRFC 10-311] analyzing module one_b_cell_8
INFO: [VRFC 10-311] analyzing module one_b_cell_9
INFO: [VRFC 10-311] analyzing module one_row_cells
INFO: [VRFC 10-311] analyzing module one_row_cells_0
INFO: [VRFC 10-311] analyzing module one_row_cells_1
INFO: [VRFC 10-311] analyzing module one_row_cells_2
INFO: [VRFC 10-311] analyzing module one_row_cells_3
INFO: [VRFC 10-311] analyzing module one_row_cells_4
INFO: [VRFC 10-311] analyzing module one_row_cells_5
INFO: [VRFC 10-311] analyzing module one_row_cells_6
INFO: [VRFC 10-311] analyzing module tag_valid
INFO: [VRFC 10-311] analyzing module tag_valid_14
INFO: [VRFC 10-311] analyzing module tag_valid_19
INFO: [VRFC 10-311] analyzing module tag_valid_24
INFO: [VRFC 10-311] analyzing module tag_valid_29
INFO: [VRFC 10-311] analyzing module tag_valid_34
INFO: [VRFC 10-311] analyzing module tag_valid_39
INFO: [VRFC 10-311] analyzing module tag_valid_44
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sim_1/new/chip_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 85fd66f3e1ac4205b8a1c7b6e706a0e0 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot chip_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.chip_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'chip_top' does not have a parameter named DATA_WIDTH [/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sim_1/new/chip_top_tb.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "chip_top_tb_time_impl.sdf", for root module "chip_top_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "chip_top_tb_time_impl.sdf", for root module "chip_top_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.IOBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IOBUF_HD8
Compiling module xil_defaultlib.IOBUF_HD9
Compiling module xil_defaultlib.IOBUF_HD10
Compiling module xil_defaultlib.IOBUF_HD11
Compiling module xil_defaultlib.IOBUF_HD12
Compiling module xil_defaultlib.IOBUF_HD13
Compiling module xil_defaultlib.IOBUF_HD14
Compiling module xil_defaultlib.one_b_cell_40
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.one_b_cell_41
Compiling module xil_defaultlib.one_b_cell_42
Compiling module xil_defaultlib.one_b_cell_43
Compiling module xil_defaultlib.tag_valid_44
Compiling module xil_defaultlib.one_row_cells
Compiling module xil_defaultlib.one_b_cell_35
Compiling module xil_defaultlib.one_b_cell_36
Compiling module xil_defaultlib.one_b_cell_37
Compiling module xil_defaultlib.one_b_cell_38
Compiling module xil_defaultlib.tag_valid_39
Compiling module xil_defaultlib.one_row_cells_0
Compiling module xil_defaultlib.one_b_cell_30
Compiling module xil_defaultlib.one_b_cell_31
Compiling module xil_defaultlib.one_b_cell_32
Compiling module xil_defaultlib.one_b_cell_33
Compiling module xil_defaultlib.tag_valid_34
Compiling module xil_defaultlib.one_row_cells_1
Compiling module xil_defaultlib.one_b_cell_25
Compiling module xil_defaultlib.one_b_cell_26
Compiling module xil_defaultlib.one_b_cell_27
Compiling module xil_defaultlib.one_b_cell_28
Compiling module xil_defaultlib.tag_valid_29
Compiling module xil_defaultlib.one_row_cells_2
Compiling module xil_defaultlib.one_b_cell_20
Compiling module xil_defaultlib.one_b_cell_21
Compiling module xil_defaultlib.one_b_cell_22
Compiling module xil_defaultlib.one_b_cell_23
Compiling module xil_defaultlib.tag_valid_24
Compiling module xil_defaultlib.one_row_cells_3
Compiling module xil_defaultlib.one_b_cell_15
Compiling module xil_defaultlib.one_b_cell_16
Compiling module xil_defaultlib.one_b_cell_17
Compiling module xil_defaultlib.one_b_cell_18
Compiling module xil_defaultlib.tag_valid_19
Compiling module xil_defaultlib.one_row_cells_4
Compiling module xil_defaultlib.one_b_cell_10
Compiling module xil_defaultlib.one_b_cell_11
Compiling module xil_defaultlib.one_b_cell_12
Compiling module xil_defaultlib.one_b_cell_13
Compiling module xil_defaultlib.tag_valid_14
Compiling module xil_defaultlib.one_row_cells_5
Compiling module xil_defaultlib.one_b_cell
Compiling module xil_defaultlib.one_b_cell_7
Compiling module xil_defaultlib.one_b_cell_8
Compiling module xil_defaultlib.one_b_cell_9
Compiling module xil_defaultlib.tag_valid
Compiling module xil_defaultlib.one_row_cells_6
Compiling module xil_defaultlib.memory
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.chip_top
Compiling module xil_defaultlib.chip_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot chip_top_tb_time_impl

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/impl/timing/xsim/xsim.dir/chip_top_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct  1 19:36:44 2020...
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 7513.098 ; gain = 0.000 ; free physical = 3214 ; free virtual = 6986
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "chip_top_tb_time_impl -key {Post-Implementation:sim_1:Timing:chip_top_tb} -tclbatch {chip_top_tb.tcl} -view {/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/chip_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/chip_top_tb_behav.wcfg
source chip_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'chip_top_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 7522.453 ; gain = 251.094 ; free physical = 3170 ; free virtual = 6952
run 10 us
$finish called at time : 2125 ns : File "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sim_1/new/chip_top_tb.v" Line 161
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'chip_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj chip_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sources_1/new/chip_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sources_1/new/one_b_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_b_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sources_1/new/one_row_cells.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_row_cells
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sources_1/new/tag_valid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_valid
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sim_1/new/chip_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 85fd66f3e1ac4205b8a1c7b6e706a0e0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot chip_top_tb_behav xil_defaultlib.chip_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_b_cell
Compiling module xil_defaultlib.tag_valid
Compiling module xil_defaultlib.one_row_cells
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.chip_top
Compiling module xil_defaultlib.chip_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot chip_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "chip_top_tb_behav -key {Behavioral:sim_1:Functional:chip_top_tb} -tclbatch {chip_top_tb.tcl} -view {/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/chip_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/chip_top_tb_behav.wcfg
source chip_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'chip_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
$finish called at time : 2125 ns : File "/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sim_1/new/chip_top_tb.v" Line 161
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  1 20:18:05 2020...
