# Unconnected Input Ports
# Format: instance_name.port_name
# Generated by Verilog Wrapper Generator

test_inst1.unused_input1
test_inst1.unused_input2
test_inst2.control[0]
test_inst2.control[3:2]
test_inst2.unused_input1
test_inst2.unused_input2
