=====
SETUP
-0.010
18.077
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
n1523_s14
14.408
15.230
n1539_s9
17.045
18.077
address_PP_14_s0
18.077
=====
SETUP
0.006
18.061
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
n1523_s14
14.408
15.230
n1561_s9
17.029
18.061
address_PP_3_s0
18.061
=====
SETUP
0.096
18.327
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
address_PP_22_s4
15.633
16.694
address_PP_1_s0
18.327
=====
SETUP
0.096
18.327
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
address_PP_22_s4
15.633
16.694
address_PP_2_s0
18.327
=====
SETUP
0.096
18.327
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
address_PP_22_s4
15.633
16.694
address_PP_11_s0
18.327
=====
SETUP
0.096
18.327
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
address_PP_22_s4
15.633
16.694
address_PP_12_s0
18.327
=====
SETUP
0.096
18.327
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
address_PP_22_s4
15.633
16.694
address_PP_13_s0
18.327
=====
SETUP
0.098
18.326
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
address_PP_22_s4
15.633
16.694
address_PP_4_s0
18.326
=====
SETUP
0.098
18.326
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
address_PP_22_s4
15.633
16.694
address_PP_5_s0
18.326
=====
SETUP
0.098
18.326
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
address_PP_22_s4
15.633
16.694
address_PP_7_s0
18.326
=====
SETUP
0.098
18.326
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
address_PP_22_s4
15.633
16.694
address_PP_10_s0
18.326
=====
SETUP
0.098
18.326
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
address_PP_22_s4
15.633
16.694
address_PP_19_s0
18.326
=====
SETUP
0.098
18.326
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
address_PP_22_s4
15.633
16.694
address_PP_22_s0
18.326
=====
SETUP
0.107
18.317
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
address_PP_22_s4
15.633
16.694
address_PP_15_s0
18.317
=====
SETUP
0.107
18.317
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
address_PP_22_s4
15.633
16.694
address_PP_18_s0
18.317
=====
SETUP
0.154
18.269
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
i_pivot_21_s5
15.633
16.694
i_pivot_2_s0
18.269
=====
SETUP
0.154
18.269
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
i_pivot_21_s5
15.633
16.694
i_pivot_4_s0
18.269
=====
SETUP
0.155
18.269
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
address_PP_22_s4
15.633
16.694
address_PP_8_s0
18.269
=====
SETUP
0.155
18.269
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
address_PP_22_s4
15.633
16.694
address_PP_16_s0
18.269
=====
SETUP
0.155
18.269
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
address_PP_22_s13
14.408
15.210
address_PP_22_s4
15.633
16.694
address_PP_21_s0
18.269
=====
SETUP
0.173
9.936
10.108
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM_com/n392_s2
3.417
4.239
initialize/PSRAM_com/n413_s3
5.397
6.022
initialize/PSRAM_com/n409_s4
6.443
7.069
initialize/PSRAM_com/n409_s3
8.539
9.600
initialize/PSRAM_com/ended_s2
9.936
=====
SETUP
0.200
17.867
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
n1523_s14
14.408
15.230
n1533_s9
17.045
17.867
address_PP_17_s0
17.867
=====
SETUP
0.206
17.860
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
n1523_s14
14.408
15.230
n1551_s9
17.038
17.860
address_PP_8_s0
17.860
=====
SETUP
0.206
17.860
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
n1523_s14
14.408
15.230
n1535_s9
17.038
17.860
address_PP_16_s0
17.860
=====
SETUP
0.211
17.856
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s27
7.208
7.758
n433_s28
7.758
7.815
n433_s29
7.815
7.872
n433_s30
7.872
7.929
n433_s31
7.929
7.986
n433_s32
7.986
8.043
n433_s33
8.043
8.100
n433_s34
8.100
8.157
n433_s35
8.157
8.214
n433_s36
8.214
8.271
n433_s37
8.271
8.328
n433_s38
8.328
8.385
address_PP_22_s10
10.886
11.511
address_PP_22_s8
11.930
12.556
address_PP_22_s7
13.360
13.985
n1523_s14
14.408
15.230
n1565_s9
17.034
17.856
address_PP_1_s0
17.856
=====
HOLD
0.479
2.305
1.827
ADC_submodule/adc_data_5_s0
1.741
2.074
fifo_inst/fifo_mem_fifo_mem_0_0_s
2.305
=====
HOLD
0.479
2.305
1.827
ADC_submodule/adc_data_3_s0
1.741
2.074
fifo_inst/fifo_mem_fifo_mem_0_0_s
2.305
=====
HOLD
0.556
2.312
1.756
debuttonA/sync_button_debounced/resync_2_s0
1.741
2.074
debuttonA/sync_button_debounced/button_once_s0
2.312
=====
HOLD
0.570
2.310
1.741
debuttonA/sync_button_debounced/resync_3_s0
1.741
2.074
debuttonA/sync_button_debounced/button_once_s0
2.310
=====
HOLD
0.570
2.310
1.741
debuttonA/sync_button_debounced/resync_0_s0
1.741
2.074
debuttonA/sync_button_debounced/resync_1_s0
2.310
=====
HOLD
0.570
2.310
1.741
debuttonA/sync_button/sync_buffer_1_s0
1.741
2.074
debuttonA/sync_button/sync_buffer_2_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[8]_1_s0
1.741
2.074
UART1/samples_before_9_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[8]_7_s0
1.741
2.074
UART1/samples_before_15_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[7]_0_s0
1.741
2.074
UART1/samples_before_16_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[4]_0_s0
1.741
2.074
UART1/samples_after_16_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[4]_1_s0
1.741
2.074
UART1/samples_after_17_s0
2.310
=====
HOLD
0.571
10.656
10.085
initialize/PSRAM_com/data_out_5_s0
10.085
10.418
initialize/PSRAM_com/data_out_9_s0
10.656
=====
HOLD
0.571
2.312
1.741
debuttonA/sync_button_debounced/resync_2_s0
1.741
2.074
debuttonA/sync_button_debounced/resync_3_s0
2.312
=====
HOLD
0.571
2.312
1.741
UART1/buffer[2]_1_s0
1.741
2.074
UART1/threshold_9_s0
2.312
=====
HOLD
0.571
2.312
1.741
UART1/buffer[1]_3_s1
1.741
2.074
UART1/trigger_3_s0
2.312
=====
HOLD
0.572
10.657
10.085
initialize/PSRAM_com/data_out_10_s0
10.085
10.418
initialize/PSRAM_com/data_out_14_s0
10.657
=====
HOLD
0.572
2.313
1.741
UART1/dataIn_0_s0
1.741
2.074
UART1/buffer[4]_0_s0
2.313
=====
HOLD
0.573
10.658
10.085
initialize/PSRAM_com/data_out_8_s0
10.085
10.418
initialize/PSRAM_com/data_out_12_s0
10.658
=====
HOLD
0.577
2.317
1.741
UART1/dataIn_2_s0
1.741
2.074
UART1/dataIn_1_s0
2.317
=====
HOLD
0.703
2.604
1.901
fifo_inst/rd_ptr_5_s0
1.741
2.074
fifo_inst/fifo_mem_fifo_mem_0_0_s
2.604
=====
HOLD
0.708
10.792
10.085
initialize/PSRAM_com/burst_counter_1_s0
10.085
10.418
initialize/PSRAM_com/n247_s8
10.420
10.792
initialize/PSRAM_com/burst_counter_1_s0
10.792
=====
HOLD
0.708
2.448
1.741
UART1/rxCounter_2_s1
1.741
2.074
UART1/n162_s12
2.076
2.448
UART1/rxCounter_2_s1
2.448
=====
HOLD
0.708
2.448
1.741
UART1/rxCounter_11_s1
1.741
2.074
UART1/n153_s12
2.076
2.448
UART1/rxCounter_11_s1
2.448
=====
HOLD
0.708
2.448
1.741
UART1/txCounter_1_s2
1.741
2.074
UART1/n984_s19
2.076
2.448
UART1/txCounter_1_s2
2.448
=====
HOLD
0.708
2.448
1.741
UART1/txCounter_3_s2
1.741
2.074
UART1/n982_s18
2.076
2.448
UART1/txCounter_3_s2
2.448
