// Seed: 3934716789
module module_0;
  assign id_1 = -1;
  tri id_2 = id_1;
  assign id_1 = id_1;
  id_3(
      -1, id_4, id_1 ^ 1 && id_2 == id_2, 1, id_5
  );
  always id_2 = id_4;
  wire id_6, id_7;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_7
  );
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input  wor  id_2,
    input  wand id_3,
    input  tri0 id_4,
    output wand id_5
);
  wire id_7, id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  supply0 id_4 = 1;
  wire id_5;
  assign id_3 = 1'h0;
endmodule
