// Seed: 2729846716
module module_0 (
    output wire id_0,
    output tri0 id_1
    , id_4,
    input  wire id_2
);
  logic id_5;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd99
) (
    output tri id_0,
    input wand id_1,
    input supply0 _id_2,
    output tri1 id_3
);
  wire [id_2 : 1 'b0] id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
endmodule
module module_2 (
    input  tri1 id_0,
    output tri0 id_1,
    input  wor  id_2
);
  assign id_1 = 1'b0;
  or primCall (id_1, id_0, id_2);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
