# Copyright Google LLC
# Copyright 2020 Lampro Mellon
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

# ================================================================================
#                  Regression test list format
# --------------------------------------------------------------------------------
# test            : Assembly test name
# description     : Description of this test
# gen_opts        : Instruction generator options
# iterations      : Number of iterations of this test
# no_iss          : Enable/disable ISS simulator (Optional)
# gen_test        : Test name used by the instruction generator
# asm_tests       : Path to directed, hand-coded assembly test file or directory
# c_tests         : Path to directed, hand-coded C test file or directory
# rtl_test        : RTL simulation test name
# cmp_opts        : Compile options passed to the instruction generator
# sim_opts        : Simulation options passed to the instruction generator
# no_post_compare : Enable/disable comparison of trace log and ISS log (Optional)
# compare_opts    : Options for the RTL & ISS trace comparison
# gcc_opts        : gcc compile options
# --------------------------------------------------------------------------------

- test: cmark
  c_tests: directed_tests/c/cmark.c
  gcc_opts: -g -O3 -funroll-all-loops
  iterations: 1
  rtl_test: core_base_test_benchmark
  no_iss: 1
  no_post_compare: 1

- test: cmark_iccm
  c_tests: directed_tests/c/cmark_iccm.c
  gcc_opts: -g -O3 -funroll-all-loops
  iterations: 1
  rtl_test: core_base_test_benchmark
  no_iss: 1
  no_post_compare: 1

- test: hello_world
  asm_tests: directed_tests/asm/hello_world.s
  iterations: 1
  rtl_test: core_base_test_benchmark
  no_iss: 1
  no_post_compare: 1

- test: hello_world_dccm
  asm_tests: directed_tests/asm/hello_world_dccm.s
  iterations: 1
  rtl_test: core_base_test_benchmark
  no_iss: 1
  no_post_compare: 1
  
- test: riscv_arithmetic_basic_test
  description: >
    Arithmetic instruction test, no load/store/branch instructions
  gen_opts: >
    +instr_cnt=5000
    +num_of_sub_program=0
    +directed_instr_0=riscv_int_numeric_corner_stream,4
    +no_fence=1
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +no_csr_instr=1
  iterations: 2
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: riscv_floating_point_arithmetic_test
  description: >
    Enable floating point instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +no_fence=1
    +no_data_page=1
    +no_branch_jump=1
    +enable_floating_point=1
    +boot_mode=m
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test
  
- test: riscv_load_store_instr_dccm_test
  description: >
    Random instruction stress test
  iterations: 2
  gen_test: riscv_instr_base_test
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +directed_instr_0=riscv_load_store_rand_instr_stream,4
  rtl_test: core_base_test

- test: riscv_rand_instr_test
  description: >
    Random instruction stress test
  iterations: 2
  gen_test: riscv_instr_base_test
  gen_opts: >
    +instr_cnt=5000
    +num_of_sub_program=5
    +directed_instr_0=riscv_load_store_rand_instr_stream,4
    +directed_instr_1=riscv_loop_instr,4
    +directed_instr_2=riscv_hazard_instr_stream,4
    +directed_instr_3=riscv_load_store_hazard_instr_stream,4
    +directed_instr_4=riscv_multi_page_load_store_instr_stream,4
    +directed_instr_5=riscv_mem_region_stress_test,4
    +directed_instr_6=riscv_jal_instr,4
  rtl_test: core_base_test

- test: riscv_jump_stress_test
  description: >
    Stress back-to-back jump instruction test
  iterations: 2
  gen_test: riscv_instr_base_test
  gen_opts: >
    +instr_cnt=5000
    +num_of_sub_program=5
    +directed_instr_1=riscv_jal_instr,20
  rtl_test: core_base_test

- test: riscv_loop_test
  description: >
    Random instruction stress test
  iterations: 2
  gen_test: riscv_instr_base_test
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=5
    +directed_instr_1=riscv_loop_instr,20
  rtl_test: core_base_test

- test: riscv_rand_jump_test
  description: >
    Jump among large number of sub-programs, stress testing iTLB operations.
  iterations: 2
  gen_test: riscv_instr_base_test
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=10
    +directed_instr_0=riscv_load_store_rand_instr_stream,8
  rtl_test: core_base_test

  # Please enable this test for your RTL simulation
- test: riscv_csr_test
  description: >
    Test all CSR instructions on all implemented CSR registers
  iterations: 1
  no_iss: 1
  rtl_test: core_csr_test
  no_post_compare: 1

- test: riscv_exceptions_test
  description: >
    Random instruction test with complete interrupt handling
  iterations: 1
  gen_test: riscv_rand_instr_test
  gen_opts: >
    +gen_exceptions=1
  rtl_test: core_base_test
  sim_opts: >
    +enable_irq_seq=1
  no_post_compare: 1
