<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="analyzer_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="analyzer_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="30069666667fs"></ZoomStartTime>
      <ZoomEndTime time="30881666668fs"></ZoomEndTime>
      <Cursor1Time time="30395000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="234"></NameColumnWidth>
      <ValueColumnWidth column_width="87"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="34" />
   <wvobject fp_name="/analyzer_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/analyzer/ram_addr" type="array">
      <obj_property name="ElementShortName">ram_addr[19:0]</obj_property>
      <obj_property name="ObjectShortName">ram_addr[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/analyzer/addr_changed" type="logic">
      <obj_property name="ElementShortName">addr_changed</obj_property>
      <obj_property name="ObjectShortName">addr_changed</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/analyzer/r_assert" type="logic">
      <obj_property name="ElementShortName">r_assert</obj_property>
      <obj_property name="ObjectShortName">r_assert</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/analyzer/w_det/w_assert" type="logic">
      <obj_property name="ElementShortName">w_assert</obj_property>
      <obj_property name="ObjectShortName">w_assert</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/analyzer/record_addr" type="array">
      <obj_property name="ElementShortName">record_addr[19:0]</obj_property>
      <obj_property name="ObjectShortName">record_addr[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/analyzer/oper" type="array">
      <obj_property name="ElementShortName">oper[3:0]</obj_property>
      <obj_property name="ObjectShortName">oper[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/analyzer/fifo_wreq" type="logic">
      <obj_property name="ElementShortName">fifo_wreq</obj_property>
      <obj_property name="ObjectShortName">fifo_wreq</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/axis_data" type="array">
      <obj_property name="ElementShortName">axis_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">axis_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/axis_valid" type="logic">
      <obj_property name="ElementShortName">axis_valid</obj_property>
      <obj_property name="ObjectShortName">axis_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/axis_ready" type="logic">
      <obj_property name="ElementShortName">axis_ready</obj_property>
      <obj_property name="ObjectShortName">axis_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/axis_tlast" type="logic">
      <obj_property name="ElementShortName">axis_tlast</obj_property>
      <obj_property name="ObjectShortName">axis_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/cnt" type="array">
      <obj_property name="ElementShortName">cnt[20:0]</obj_property>
      <obj_property name="ObjectShortName">cnt[20:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/analyzer/front_fifo/srst" type="logic">
      <obj_property name="ElementShortName">srst</obj_property>
      <obj_property name="ObjectShortName">srst</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/base_ram_data" type="array">
      <obj_property name="ElementShortName">base_ram_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">base_ram_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/base_ram_address" type="array">
      <obj_property name="ElementShortName">base_ram_address[19:0]</obj_property>
      <obj_property name="ObjectShortName">base_ram_address[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/base_ram_we_n" type="logic">
      <obj_property name="ElementShortName">base_ram_we_n</obj_property>
      <obj_property name="ObjectShortName">base_ram_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/base_ram_oe_n" type="logic">
      <obj_property name="ElementShortName">base_ram_oe_n</obj_property>
      <obj_property name="ObjectShortName">base_ram_oe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/base_ram_ce_n" type="logic">
      <obj_property name="ElementShortName">base_ram_ce_n</obj_property>
      <obj_property name="ObjectShortName">base_ram_ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/base_ram_be" type="array">
      <obj_property name="ElementShortName">base_ram_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">base_ram_be[3:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/clk_ramctl" type="logic">
      <obj_property name="ElementShortName">clk_ramctl</obj_property>
      <obj_property name="ObjectShortName">clk_ramctl</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/ibus_ram_address" type="array">
      <obj_property name="ElementShortName">ibus_ram_address[23:0]</obj_property>
      <obj_property name="ObjectShortName">ibus_ram_address[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/ibus_ram_rddata" type="array">
      <obj_property name="ElementShortName">ibus_ram_rddata[31:0]</obj_property>
      <obj_property name="ObjectShortName">ibus_ram_rddata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/ibus_ram_wrdata" type="array">
      <obj_property name="ElementShortName">ibus_ram_wrdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">ibus_ram_wrdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/ibus_ram_byteenable" type="array">
      <obj_property name="ElementShortName">ibus_ram_byteenable[3:0]</obj_property>
      <obj_property name="ObjectShortName">ibus_ram_byteenable[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/ibus_ram_read" type="logic">
      <obj_property name="ElementShortName">ibus_ram_read</obj_property>
      <obj_property name="ObjectShortName">ibus_ram_read</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/ibus_ram_write" type="logic">
      <obj_property name="ElementShortName">ibus_ram_write</obj_property>
      <obj_property name="ObjectShortName">ibus_ram_write</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/dbus_ram_address" type="array">
      <obj_property name="ElementShortName">dbus_ram_address[23:0]</obj_property>
      <obj_property name="ObjectShortName">dbus_ram_address[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/dbus_ram_rddata" type="array">
      <obj_property name="ElementShortName">dbus_ram_rddata[31:0]</obj_property>
      <obj_property name="ObjectShortName">dbus_ram_rddata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/dbus_ram_wrdata" type="array">
      <obj_property name="ElementShortName">dbus_ram_wrdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">dbus_ram_wrdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/dbus_ram_byteenable" type="array">
      <obj_property name="ElementShortName">dbus_ram_byteenable[3:0]</obj_property>
      <obj_property name="ObjectShortName">dbus_ram_byteenable[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/dbus_ram_read" type="logic">
      <obj_property name="ElementShortName">dbus_ram_read</obj_property>
      <obj_property name="ObjectShortName">dbus_ram_read</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/dbus_ram_write" type="logic">
      <obj_property name="ElementShortName">dbus_ram_write</obj_property>
      <obj_property name="ObjectShortName">dbus_ram_write</obj_property>
   </wvobject>
   <wvobject fp_name="/analyzer_tb/analyzer/ctl/new_sample_strobe" type="logic">
      <obj_property name="ElementShortName">new_sample_strobe</obj_property>
      <obj_property name="ObjectShortName">new_sample_strobe</obj_property>
   </wvobject>
</wave_config>
