$date
	Tue Oct 27 02:58:09 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$var integer 32 % i [31:0] $end
$scope module dff $end
$var wire 1 # D $end
$var wire 1 $ clk $end
$var reg 1 " Q $end
$var reg 1 ! Qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
x"
x!
$end
#5
1!
0"
b1 %
1$
#10
b10 %
0$
1#
#15
0!
1"
b11 %
1$
#20
b100 %
0$
0#
#25
1!
0"
b101 %
1$
#30
b110 %
0$
1#
#35
0!
1"
b111 %
1$
#40
b1000 %
0$
0#
#45
1!
0"
b1001 %
1$
#50
b1010 %
0$
1#
#55
0!
1"
b1011 %
1$
#60
b1100 %
0$
