vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/17.1/project/pll_test_31/pll_test_31.v
source_file = 1, C:/intelFPGA_lite/17.1/project/pll_test_31/ipcore/pll.qip
source_file = 1, C:/intelFPGA_lite/17.1/project/pll_test_31/ipcore/pll.v
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/intelFPGA_lite/17.1/project/pll_test_31/db/pll_altpll.v
design_name = pll_test_31
instance = comp, \clk1~output , clk1~output, pll_test_31, 1
instance = comp, \clk2~output , clk2~output, pll_test_31, 1
instance = comp, \locked~output , locked~output, pll_test_31, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, pll_test_31, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, pll_test_31, 1
instance = comp, \rst_n~input , rst_n~input, pll_test_31, 1
instance = comp, \rst_n~inputclkctrl , rst_n~inputclkctrl, pll_test_31, 1
instance = comp, \clk~input , clk~input, pll_test_31, 1
instance = comp, \p1|altpll_component|auto_generated|pll1 , p1|altpll_component|auto_generated|pll1, pll_test_31, 1
instance = comp, \p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk1 , p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk1, pll_test_31, 1
instance = comp, \p1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , p1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, pll_test_31, 1
instance = comp, \p1|altpll_component|auto_generated|pll_lock_sync~feeder , p1|altpll_component|auto_generated|pll_lock_sync~feeder, pll_test_31, 1
instance = comp, \p1|altpll_component|auto_generated|pll_lock_sync , p1|altpll_component|auto_generated|pll_lock_sync, pll_test_31, 1
instance = comp, \p1|altpll_component|auto_generated|locked , p1|altpll_component|auto_generated|locked, pll_test_31, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, pll_test_31, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, pll_test_31, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, pll_test_31, 1
