# ECE540-SoC

![NexysA7](https://github.com/Artem1199/ECE540-SoC/blob/main/Lab2/external-content.duckduckgo.com.png)

My class projects for a system on chip class.  SystemVerilog and RISC-V I32 assembly. 

**Getting Started** - Nexys A7 / Vivado / PlatformIO setup

**Lab1** - Exploring RVFPGA files and Basic assembly

**Lab2** - Simulated an RC car controller in assembly, and SV changes to RVfpga files