
Fatbin elf code:
================
arch = sm_10
code version = [1,2]
producer = cuda
host = linux
compile_size = 64bit
identifier = bitonic.cu

Fatbin ptx code:
================
arch = sm_10
code version = [1,4]
producer = cuda
host = linux
compile_size = 64bit
compressed
identifier = bitonic.cu
	.version 1.4
.target sm_10, map_f64_to_f32

	


	
	


	
	
	
	
	
	
	

.file	1	"<command-line>"
.file	2	"/tmp/tmpxft_00006570_00000000-15_bitonic.compute_10.cudafe2.gpu"
.file	3	"/usr/lib/gcc/x86_64-linux-gnu/4.6/include/stddef.h"
.file	4	"/home/paperspace/cudax/cuda/include/crt/device_runtime.h"
.file	5	"/home/paperspace/cudax/cuda/include/host_defines.h"
.file	6	"/home/paperspace/cudax/cuda/include/builtin_types.h"
.file	7	"/home/paperspace/cudax/cuda/include/device_types.h"
.file	8	"/home/paperspace/cudax/cuda/include/driver_types.h"
.file	9	"/home/paperspace/cudax/cuda/include/surface_types.h"
.file	10	"/home/paperspace/cudax/cuda/include/texture_types.h"
.file	11	"/home/paperspace/cudax/cuda/include/vector_types.h"
.file	12	"/home/paperspace/cudax/cuda/include/device_launch_parameters.h"
.file	13	"/home/paperspace/cudax/cuda/include/crt/storage_class.h"
.file	14	"/usr/include/x86_64-linux-gnu/sys/types.h"
.file	15	"bitonic.cu"
.file	16	"/home/paperspace/cudax/cuda/include/common_functions.h"
.file	17	"/home/paperspace/cudax/cuda/include/math_functions.h"
.file	18	"/home/paperspace/cudax/cuda/include/math_constants.h"
.file	19	"/home/paperspace/cudax/cuda/include/device_functions.h"
.file	20	"/home/paperspace/cudax/cuda/include/sm_11_atomic_functions.h"
.file	21	"/home/paperspace/cudax/cuda/include/sm_12_atomic_functions.h"
.file	22	"/home/paperspace/cudax/cuda/include/sm_13_double_functions.h"
.file	23	"/home/paperspace/cudax/cuda/include/sm_20_atomic_functions.h"
.file	24	"/home/paperspace/cudax/cuda/include/sm_32_atomic_functions.h"
.file	25	"/home/paperspace/cudax/cuda/include/sm_35_atomic_functions.h"
.file	26	"/home/paperspace/cudax/cuda/include/sm_20_intrinsics.h"
.file	27	"/home/paperspace/cudax/cuda/include/sm_30_intrinsics.h"
.file	28	"/home/paperspace/cudax/cuda/include/sm_32_intrinsics.h"
.file	29	"/home/paperspace/cudax/cuda/include/sm_35_intrinsics.h"
.file	30	"/home/paperspace/cudax/cuda/include/surface_functions.h"
.file	31	"/home/paperspace/cudax/cuda/include/texture_fetch_functions.h"
.file	32	"/home/paperspace/cudax/cuda/include/texture_indirect_functions.h"
.file	33	"/home/paperspace/cudax/cuda/include/surface_indirect_functions.h"
.file	34	"/home/paperspace/cudax/cuda/include/math_functions_dbl_ptx1.h"


.entry _Z23bitonicSortSharedKernelPjS_S_S_jj (
.param .u64 __cudaparm__Z23bitonicSortSharedKernelPjS_S_S_jj___val_paramd_DstKey,
.param .u64 __cudaparm__Z23bitonicSortSharedKernelPjS_S_S_jj___val_paramd_DstVal,
.param .u64 __cudaparm__Z23bitonicSortSharedKernelPjS_S_S_jj___val_paramd_SrcKey,
.param .u64 __cudaparm__Z23bitonicSortSharedKernelPjS_S_S_jj___val_paramd_SrcVal,
.param .u32 __cudaparm__Z23bitonicSortSharedKernelPjS_S_S_jj_arrayLength,
.param .u32 __cudaparm__Z23bitonicSortSharedKernelPjS_S_S_jj_sortDir)
{
.reg .u16 %rh<3>;
.reg .u32 %r<46>;
.reg .u64 %rd<34>;
.reg .pred %p<12>;
.shared .align 4 .b8 __cuda___cuda_local_var_41064_34_non_const_s_key40[4096];
.shared .align 4 .b8 __cuda___cuda_local_var_41065_34_non_const_s_val4136[4096];
.loc	15	38	0
$LDWbegin__Z23bitonicSortSharedKernelPjS_S_S_jj:
mov.u64 %rd1, __cuda___cuda_local_var_41064_34_non_const_s_key40;
mov.u64 %rd2, __cuda___cuda_local_var_41065_34_non_const_s_val4136;
.loc	15	49	0
mov.u16 %rh1, %ctaid.x;
mul.wide.u16 %r1, %rh1, 1024;
cvt.u32.u16 %r2, %tid.x;
cvt.u64.u32 %rd3, %r2;
mul.wide.u32 %rd4, %r2, 4;
add.u64 %rd5, %rd4, %rd1;
add.u32 %r3, %r1, %r2;
cvt.u64.u32 %rd6, %r3;
mul.wide.u32 %rd7, %r3, 4;
ld.param.u64 %rd8, [__cudaparm__Z23bitonicSortSharedKernelPjS_S_S_jj___val_paramd_SrcKey];
add.u64 %rd9, %rd8, %rd7;
ld.global.u32 %r4, [%rd9+0];
st.shared.u32 [%rd5+0], %r4;
.loc	15	50	0
add.u64 %rd10, %rd4, %rd2;
ld.param.u64 %rd11, [__cudaparm__Z23bitonicSortSharedKernelPjS_S_S_jj___val_paramd_SrcVal];
add.u64 %rd12, %rd11, %rd7;
ld.global.u32 %r5, [%rd12+0];
st.shared.u32 [%rd10+0], %r5;
.loc	15	51	0
ld.global.u32 %r6, [%rd9+2048];
st.shared.u32 [%rd5+2048], %r6;
.loc	15	52	0
ld.global.u32 %r7, [%rd12+2048];
st.shared.u32 [%rd10+2048], %r7;
ld.param.u32 %r8, [__cudaparm__Z23bitonicSortSharedKernelPjS_S_S_jj_arrayLength];
mov.u32 %r9, 2;
setp.le.u32 %p1, %r8, %r9;
@%p1 bra $Lt_0_4866;
mov.u32 %r10, 2;
$Lt_0_5378:

	.loc	15	57	0
shr.u32 %r11, %r10, 1;
mov.s32 %r12, %r11;
mov.u32 %r13, 0;
setp.eq.u32 %p2, %r11, %r13;
@%p2 bra $Lt_0_5634;
mul24.lo.u32 %r14, %r2, 2;
and.b32 %r15, %r11, %r2;
mov.u32 %r16, 0;
setp.ne.u32 %p3, %r15, %r16;
$Lt_0_6146:
.loc	15	58	0
bar.sync 0;
sub.u32 %r17, %r12, 1;
and.b32 %r18, %r17, %r2;
sub.u32 %r19, %r14, %r18;
cvt.u64.u32 %rd13, %r19;
mul.wide.u32 %rd14, %r19, 4;
add.u64 %rd15, %rd14, %rd1;
add.u32 %r20, %r19, %r12;
cvt.u64.u32 %rd16, %r20;
mul.wide.u32 %rd17, %r20, 4;
ld.shared.u32 %r21, [%rd15+0];
add.u64 %rd18, %rd17, %rd1;
ld.shared.u32 %r22, [%rd18+0];
setp.lt.u32 %p4, %r22, %r21;
xor.pred %p5, %p3, %p4;
@%p5 bra $Lt_0_6402;
.loc	15	27	0
st.shared.u32 [%rd15+0], %r22;
st.shared.u32 [%rd18+0], %r21;
.loc	15	28	0
add.u64 %rd19, %rd14, %rd2;
ld.shared.u32 %r23, [%rd19+0];
add.u64 %rd20, %rd17, %rd2;
ld.shared.u32 %r24, [%rd20+0];
st.shared.u32 [%rd19+0], %r24;
st.shared.u32 [%rd20+0], %r23;
$Lt_0_6402:
.loc	15	57	0
shr.u32 %r12, %r12, 1;
mov.u32 %r25, 0;
setp.ne.u32 %p6, %r12, %r25;
@%p6 bra $Lt_0_6146;
$Lt_0_5634:
.loc	15	54	0
shl.b32 %r10, %r10, 1;
setp.gt.u32 %p7, %r8, %r10;
@%p7 bra $Lt_0_5378;
$Lt_0_4866:
.loc	15	70	0
shr.u32 %r26, %r8, 1;
mov.s32 %r27, %r26;
mov.u32 %r28, 0;
setp.eq.u32 %p8, %r26, %r28;
@%p8 bra $Lt_0_7426;
mul24.lo.u32 %r14, %r2, 2;
ld.param.u32 %r29, [__cudaparm__Z23bitonicSortSharedKernelPjS_S_S_jj_sortDir];
$Lt_0_7938:
.loc	15	71	0
bar.sync 0;
sub.u32 %r30, %r27, 1;
and.b32 %r31, %r30, %r2;
sub.u32 %r32, %r14, %r31;
cvt.u64.u32 %rd21, %r32;
mul.wide.u32 %rd22, %r32, 4;
add.u64 %rd23, %rd22, %rd1;
add.u32 %r33, %r32, %r27;
cvt.u64.u32 %rd24, %r33;
mul.wide.u32 %rd25, %r33, 4;
ld.shared.u32 %r34, [%rd23+0];
add.u64 %rd26, %rd25, %rd1;
ld.shared.u32 %r35, [%rd26+0];
set.lt.u32.u32 %r36, %r35, %r34;
neg.s32 %r37, %r36;
setp.ne.u32 %p9, %r29, %r37;
@%p9 bra $Lt_0_8194;
.loc	15	27	0
st.shared.u32 [%rd23+0], %r35;
st.shared.u32 [%rd26+0], %r34;
.loc	15	28	0
add.u64 %rd27, %rd22, %rd2;
ld.shared.u32 %r38, [%rd27+0];
add.u64 %rd28, %rd25, %rd2;
ld.shared.u32 %r39, [%rd28+0];
st.shared.u32 [%rd27+0], %r39;
st.shared.u32 [%rd28+0], %r38;
$Lt_0_8194:
.loc	15	70	0
shr.u32 %r27, %r27, 1;
mov.u32 %r40, 0;
setp.ne.u32 %p10, %r27, %r40;
@%p10 bra $Lt_0_7938;
$Lt_0_7426:
.loc	15	81	0
bar.sync 0;
.loc	15	82	0
ld.param.u64 %rd29, [__cudaparm__Z23bitonicSortSharedKernelPjS_S_S_jj___val_paramd_DstKey];
add.u64 %rd30, %rd29, %rd7;
ld.shared.u32 %r41, [%rd5+0];
st.global.u32 [%rd30+0], %r41;
.loc	15	83	0
ld.param.u64 %rd31, [__cudaparm__Z23bitonicSortSharedKernelPjS_S_S_jj___val_paramd_DstVal];
add.u64 %rd32, %rd31, %rd7;
ld.shared.u32 %r42, [%rd10+0];
st.global.u32 [%rd32+0], %r42;
.loc	15	84	0
ld.shared.u32 %r43, [%rd5+2048];
st.global.u32 [%rd30+2048], %r43;
.loc	15	85	0
ld.shared.u32 %r44, [%rd10+2048];
st.global.u32 [%rd32+2048], %r44;
.loc	15	86	0
exit;
$LDWend__Z23bitonicSortSharedKernelPjS_S_S_jj:
} 

.entry _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj (
.param .u64 __cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstKey,
.param .u64 __cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstVal,
.param .u64 __cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcKey,
.param .u64 __cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcVal,
.param .u64 __cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_d_LimitsA,
.param .u64 __cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_d_LimitsB,
.param .u32 __cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_stride,
.param .u32 __cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_N)
{
.reg .u32 %r<85>;
.reg .u64 %rd<82>;
.reg .pred %p<15>;
.shared .align 4 .b8 __cuda___cuda_local_var_41196_34_non_const_s_inf8288[1024];
.shared .align 4 .b8 __cuda___cuda_local_var_41194_34_non_const_s_key9312[1024];
.shared .align 4 .b8 __cuda___cuda_local_var_41195_34_non_const_s_val10336[1024];
.shared .u32 __cuda_local_var_41206_34_non_const_startSrcA;
.shared .u32 __cuda_local_var_41206_54_non_const_startSrcB;
.shared .u32 __cuda_local_var_41206_74_non_const_startDst;
.shared .u32 __cuda_local_var_41206_45_non_const_lenSrcA;
.shared .u32 __cuda_local_var_41206_65_non_const_lenSrcB;
.loc	15	169	0
$LDWbegin__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj:
cvt.u32.u16 %r1, %tid.x;
mov.u32 %r2, 0;
setp.ne.u32 %p1, %r1, %r2;
@%p1 bra $Lt_1_11010;
ld.param.u32 %r3, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r4, %r3, 2;
shr.u32 %r5, %r4, 7;
sub.u32 %r6, %r5, 1;
cvt.u32.u16 %r7, %ctaid.x;
and.b32 %r8, %r6, %r7;
sub.u32 %r9, %r7, %r8;
mul.lo.u32 %r10, %r9, 128;
ld.param.u32 %r11, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_N];
sub.u32 %r12, %r11, %r10;
sub.u32 %r13, %r12, %r3;
min.u32 %r14, %r13, %r3;
shr.u32 %r15, %r14, 7;
and.b32 %r16, %r14, 127;
mov.u32 %r17, 0;
setp.ne.u32 %p2, %r16, %r17;
@%p2 bra $Lt_1_11778;
.loc	15	188	0
mov.s32 %r18, %r15;
bra.uni $Lt_1_11522;
$Lt_1_11778:
add.u32 %r18, %r15, 1;
$Lt_1_11522:
.loc	15	191	0
cvt.u64.u32 %rd1, %r7;
mul.wide.u32 %rd2, %r7, 4;
ld.param.u64 %rd3, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_d_LimitsA];
add.u64 %rd4, %rd3, %rd2;
ld.global.u32 %r19, [%rd4+0];
st.shared.u32 [__cuda_local_var_41206_34_non_const_startSrcA], %r19;
.loc	15	192	0
ld.param.u64 %rd5, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_d_LimitsB];
add.u64 %rd6, %rd5, %rd2;
ld.global.u32 %r20, [%rd6+0];
st.shared.u32 [__cuda_local_var_41206_54_non_const_startSrcB], %r20;
.loc	15	193	0
add.u32 %r21, %r19, %r20;
st.shared.u32 [__cuda_local_var_41206_74_non_const_startDst], %r21;
.loc	15	169	0
ld.param.u32 %r3, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_stride];
.loc	15	193	0
shr.u32 %r22, %r3, 7;
add.u32 %r23, %r18, %r22;
add.u32 %r24, %r8, 1;
setp.gt.u32 %p3, %r23, %r24;
@!%p3 bra $Lt_1_12290;
.loc	15	195	0
ld.global.u32 %r25, [%rd4+4];
bra.uni $Lt_1_12034;
$Lt_1_12290:
.loc	15	169	0
ld.param.u32 %r3, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_stride];
.loc	15	195	0
mov.s32 %r25, %r3;
$Lt_1_12034:
@!%p3 bra $Lt_1_12802;
.loc	15	196	0
ld.global.u32 %r26, [%rd6+4];
bra.uni $Lt_1_12546;
$Lt_1_12802:
mov.s32 %r26, %r14;
$Lt_1_12546:
.loc	15	197	0
sub.u32 %r27, %r25, %r19;
st.shared.u32 [__cuda_local_var_41206_45_non_const_lenSrcA], %r27;
.loc	15	198	0
sub.u32 %r28, %r26, %r20;
st.shared.u32 [__cuda_local_var_41206_65_non_const_lenSrcB], %r28;
$Lt_1_11010:
mov.u64 %rd7, __cuda___cuda_local_var_41196_34_non_const_s_inf8288;
.loc	15	201	0
cvt.u64.u32 %rd8, %r1;
mul.wide.u32 %rd9, %r1, 4;
add.u64 %rd10, %rd9, %rd7;
mov.u32 %r29, 1;
st.shared.u32 [%rd10+0], %r29;
.loc	15	202	0
mov.u32 %r30, 1;
st.shared.u32 [%rd10+512], %r30;
.loc	15	205	0
bar.sync 0;
ld.shared.u32 %r31, [__cuda_local_var_41206_45_non_const_lenSrcA];
setp.le.u32 %p4, %r31, %r1;
@%p4 bra $Lt_1_13058;
.loc	15	207	0
mov.u64 %rd11, __cuda___cuda_local_var_41194_34_non_const_s_key9312;
mov.u64 %rd12, __cuda___cuda_local_var_41195_34_non_const_s_val10336;
ld.param.u32 %r32, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r4, %r32, 2;
shr.u32 %r5, %r4, 7;
sub.u32 %r6, %r5, 1;
ld.shared.u32 %r33, [__cuda_local_var_41206_34_non_const_startSrcA];
add.u32 %r34, %r33, %r1;
cvt.u64.u32 %rd13, %r34;
mul.wide.u32 %rd14, %r34, 4;
cvt.u32.u16 %r7, %ctaid.x;
and.b32 %r8, %r6, %r7;
sub.u32 %r9, %r7, %r8;
mul.lo.u32 %r35, %r9, 128;
cvt.u64.u32 %rd15, %r35;
mul.wide.u32 %rd16, %r35, 4;
ld.param.u64 %rd17, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcKey];
add.u64 %rd18, %rd17, %rd16;
add.u64 %rd19, %rd14, %rd18;
ld.global.u32 %r36, [%rd19+0];
add.u64 %rd20, %rd9, %rd11;
st.shared.u32 [%rd20+0], %r36;
.loc	15	208	0
ld.param.u64 %rd21, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcVal];
add.u64 %rd22, %rd21, %rd16;
add.u64 %rd23, %rd14, %rd22;
ld.global.u32 %r37, [%rd23+0];
add.u64 %rd24, %rd9, %rd12;
st.shared.u32 [%rd24+0], %r37;
.loc	15	209	0
mov.u32 %r38, 0;
st.shared.u32 [%rd10+0], %r38;
$Lt_1_13058:
mov.u64 %rd11, __cuda___cuda_local_var_41194_34_non_const_s_key9312;
mov.u64 %rd12, __cuda___cuda_local_var_41195_34_non_const_s_val10336;
ld.shared.u32 %r39, [__cuda_local_var_41206_65_non_const_lenSrcB];
setp.le.u32 %p5, %r39, %r1;
@%p5 bra $Lt_1_13570;
.loc	15	213	0
ld.param.u32 %r40, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r4, %r40, 2;
ld.shared.u32 %r41, [__cuda_local_var_41206_54_non_const_startSrcB];
add.u32 %r42, %r41, %r40;
shr.u32 %r5, %r4, 7;
sub.u32 %r6, %r5, 1;
neg.s32 %r43, %r1;
cvt.s64.s32 %rd25, %r43;
mul.wide.s32 %rd26, %r43, 4;
cvt.u32.u16 %r7, %ctaid.x;
and.b32 %r8, %r6, %r7;
add.u32 %r44, %r42, %r1;
cvt.u64.u32 %rd27, %r44;
mul.wide.u32 %rd28, %r44, 4;
sub.u32 %r9, %r7, %r8;
mul.lo.u32 %r45, %r9, 128;
cvt.u64.u32 %rd29, %r45;
mul.wide.u32 %rd16, %r45, 4;
ld.param.u64 %rd30, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcKey];
add.u64 %rd31, %rd30, %rd16;
add.u64 %rd32, %rd28, %rd31;
ld.global.u32 %r46, [%rd32+0];
add.u64 %rd33, %rd26, %rd11;
st.shared.u32 [%rd33+1020], %r46;
.loc	15	214	0
ld.param.u64 %rd34, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcVal];
add.u64 %rd35, %rd34, %rd16;
add.u64 %rd36, %rd28, %rd35;
ld.global.u32 %r47, [%rd36+0];
add.u64 %rd37, %rd26, %rd12;
st.shared.u32 [%rd37+1020], %r47;
.loc	15	215	0
mov.u32 %r48, 0;
add.u64 %rd38, %rd26, %rd7;
st.shared.u32 [%rd38+1020], %r48;
$Lt_1_13570:
mul24.lo.u32 %r49, %r1, 2;
mov.u32 %r50, 128;
$Lt_1_14594:

	.loc	15	220	0
bar.sync 0;
sub.u32 %r51, %r50, 1;
and.b32 %r52, %r51, %r1;
sub.u32 %r53, %r49, %r52;
cvt.u64.u32 %rd39, %r53;
mul.wide.u32 %rd40, %r53, 4;
add.u64 %rd41, %rd40, %rd7;
ld.shared.u32 %r54, [%rd41+0];
mov.u32 %r55, 0;
setp.ne.u32 %p6, %r54, %r55;
@%p6 bra $Lt_1_16130;
add.u32 %r56, %r53, %r50;
cvt.u64.u32 %rd42, %r56;
mul.wide.u32 %rd43, %r56, 4;
add.u64 %rd44, %rd43, %rd7;
ld.shared.u32 %r57, [%rd44+0];
mov.u32 %r58, 0;
setp.ne.u32 %p7, %r57, %r58;
@%p7 bra $Lt_1_16130;
add.u64 %rd45, %rd40, %rd11;
ld.shared.u32 %r59, [%rd45+0];
add.u64 %rd46, %rd43, %rd11;
ld.shared.u32 %r60, [%rd46+0];
setp.gt.u32 %p8, %r59, %r60;
@%p8 bra $L_1_10242;
$Lt_1_16130:
$L_1_10498:
mov.u32 %r61, 1;
ld.shared.u32 %r54, [%rd41+0];
setp.ne.u32 %p9, %r54, %r61;
@%p9 bra $L_1_9986;
$L_1_10242:
mov.s32 %r62, 1;
bra.uni $L_1_9730;
$L_1_9986:
mov.s32 %r62, 0;
$L_1_9730:
mov.u32 %r63, 0;
setp.eq.s32 %p10, %r62, %r63;
@%p10 bra $L_1_9474;
.loc	15	155	0
add.u64 %rd47, %rd40, %rd11;
ld.shared.u32 %r64, [%rd47+0];
add.u32 %r65, %r53, %r50;
cvt.u64.u32 %rd48, %r65;
mul.wide.u32 %rd43, %r65, 4;
add.u64 %rd49, %rd43, %rd11;
ld.shared.u32 %r66, [%rd49+0];
st.shared.u32 [%rd47+0], %r66;
st.shared.u32 [%rd49+0], %r64;
.loc	15	156	0
add.u64 %rd50, %rd40, %rd12;
ld.shared.u32 %r67, [%rd50+0];
add.u64 %rd51, %rd43, %rd12;
ld.shared.u32 %r68, [%rd51+0];
st.shared.u32 [%rd50+0], %r68;
st.shared.u32 [%rd51+0], %r67;
.loc	15	157	0
add.u64 %rd52, %rd43, %rd7;
ld.shared.u32 %r69, [%rd52+0];
st.shared.u32 [%rd41+0], %r69;
st.shared.u32 [%rd52+0], %r54;
$L_1_9474:
.loc	15	219	0
shr.u32 %r50, %r50, 1;
mov.u32 %r70, 0;
setp.ne.u32 %p11, %r50, %r70;
@%p11 bra $Lt_1_14594;
.loc	15	230	0
bar.sync 0;
ld.shared.u32 %r71, [__cuda_local_var_41206_45_non_const_lenSrcA];
setp.le.u32 %p12, %r71, %r1;
@%p12 bra $Lt_1_15106;
.loc	15	234	0
ld.param.u32 %r72, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r4, %r72, 2;
ld.shared.u32 %r73, [__cuda_local_var_41206_74_non_const_startDst];
cvt.u64.u32 %rd53, %r73;
mul.wide.u32 %rd54, %r73, 4;
shr.u32 %r5, %r4, 7;
sub.u32 %r6, %r5, 1;
cvt.u32.u16 %r7, %ctaid.x;
and.b32 %r8, %r6, %r7;
sub.u32 %r9, %r7, %r8;
mul.lo.u32 %r74, %r9, 128;
cvt.u64.u32 %rd55, %r74;
mul.wide.u32 %rd16, %r74, 4;
add.u64 %rd56, %rd9, %rd11;
ld.shared.u32 %r75, [%rd56+0];
ld.param.u64 %rd57, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstKey];
add.u64 %rd58, %rd57, %rd16;
add.u64 %rd59, %rd9, %rd54;
add.u64 %rd60, %rd58, %rd59;
st.global.u32 [%rd60+0], %r75;
.loc	15	235	0
add.u64 %rd61, %rd9, %rd12;
ld.shared.u32 %r76, [%rd61+0];
ld.param.u64 %rd62, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstVal];
add.u64 %rd63, %rd62, %rd16;
add.u64 %rd64, %rd9, %rd54;
add.u64 %rd65, %rd63, %rd64;
st.global.u32 [%rd65+0], %r76;
$Lt_1_15106:
ld.shared.u32 %r77, [__cuda_local_var_41206_65_non_const_lenSrcB];
setp.le.u32 %p13, %r77, %r1;
@%p13 bra $Lt_1_15618;
.loc	15	238	0
ld.param.u32 %r78, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r4, %r78, 2;
ld.shared.u32 %r79, [__cuda_local_var_41206_74_non_const_startDst];
cvt.u64.u32 %rd66, %r79;
mul.wide.u32 %rd67, %r79, 4;
shr.u32 %r5, %r4, 7;
.loc	15	230	0
ld.shared.u32 %r71, [__cuda_local_var_41206_45_non_const_lenSrcA];
.loc	15	238	0
add.u32 %r80, %r71, %r1;
cvt.u64.u32 %rd68, %r80;
mul.wide.u32 %rd69, %r80, 4;
sub.u32 %r6, %r5, 1;
cvt.u32.u16 %r7, %ctaid.x;
and.b32 %r8, %r6, %r7;
sub.u32 %r9, %r7, %r8;
mul.lo.u32 %r81, %r9, 128;
cvt.u64.u32 %rd70, %r81;
mul.wide.u32 %rd16, %r81, 4;
add.u64 %rd71, %rd69, %rd11;
ld.shared.u32 %r82, [%rd71+0];
ld.param.u64 %rd72, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstKey];
add.u64 %rd73, %rd72, %rd16;
add.u64 %rd74, %rd69, %rd67;
add.u64 %rd75, %rd73, %rd74;
st.global.u32 [%rd75+0], %r82;
.loc	15	239	0
add.u64 %rd76, %rd69, %rd12;
ld.shared.u32 %r83, [%rd76+0];
ld.param.u64 %rd77, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstVal];
add.u64 %rd78, %rd77, %rd16;
add.u64 %rd79, %rd69, %rd67;
add.u64 %rd80, %rd78, %rd79;
st.global.u32 [%rd80+0], %r83;
$Lt_1_15618:
.loc	15	241	0
exit;
$LDWend__Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj:
} 

.entry _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj (
.param .u64 __cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstKey,
.param .u64 __cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstVal,
.param .u64 __cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcKey,
.param .u64 __cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcVal,
.param .u64 __cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_d_LimitsA,
.param .u64 __cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_d_LimitsB,
.param .u32 __cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_stride,
.param .u32 __cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_N)
{
.reg .u32 %r<85>;
.reg .u64 %rd<82>;
.reg .pred %p<15>;
.shared .align 4 .b8 __cuda___cuda_local_var_41196_34_non_const_s_inf11416[1024];
.shared .align 4 .b8 __cuda___cuda_local_var_41194_34_non_const_s_key12440[1024];
.shared .align 4 .b8 __cuda___cuda_local_var_41195_34_non_const_s_val13464[1024];
.shared .u32 __cuda_local_var_41206_34_non_const_startSrcA;
.shared .u32 __cuda_local_var_41206_54_non_const_startSrcB;
.shared .u32 __cuda_local_var_41206_74_non_const_startDst;
.shared .u32 __cuda_local_var_41206_45_non_const_lenSrcA;
.shared .u32 __cuda_local_var_41206_65_non_const_lenSrcB;
.loc	15	169	0
$LDWbegin__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj:
cvt.u32.u16 %r1, %tid.x;
mov.u32 %r2, 0;
setp.ne.u32 %p1, %r1, %r2;
@%p1 bra $Lt_2_11010;
ld.param.u32 %r3, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r4, %r3, 2;
shr.u32 %r5, %r4, 7;
sub.u32 %r6, %r5, 1;
cvt.u32.u16 %r7, %ctaid.x;
and.b32 %r8, %r6, %r7;
sub.u32 %r9, %r7, %r8;
mul.lo.u32 %r10, %r9, 128;
ld.param.u32 %r11, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_N];
sub.u32 %r12, %r11, %r10;
sub.u32 %r13, %r12, %r3;
min.u32 %r14, %r13, %r3;
shr.u32 %r15, %r14, 7;
and.b32 %r16, %r14, 127;
mov.u32 %r17, 0;
setp.ne.u32 %p2, %r16, %r17;
@%p2 bra $Lt_2_11778;
.loc	15	188	0
mov.s32 %r18, %r15;
bra.uni $Lt_2_11522;
$Lt_2_11778:
add.u32 %r18, %r15, 1;
$Lt_2_11522:
.loc	15	191	0
cvt.u64.u32 %rd1, %r7;
mul.wide.u32 %rd2, %r7, 4;
ld.param.u64 %rd3, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_d_LimitsA];
add.u64 %rd4, %rd3, %rd2;
ld.global.u32 %r19, [%rd4+0];
st.shared.u32 [__cuda_local_var_41206_34_non_const_startSrcA], %r19;
.loc	15	192	0
ld.param.u64 %rd5, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_d_LimitsB];
add.u64 %rd6, %rd5, %rd2;
ld.global.u32 %r20, [%rd6+0];
st.shared.u32 [__cuda_local_var_41206_54_non_const_startSrcB], %r20;
.loc	15	193	0
add.u32 %r21, %r19, %r20;
st.shared.u32 [__cuda_local_var_41206_74_non_const_startDst], %r21;
.loc	15	169	0
ld.param.u32 %r3, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_stride];
.loc	15	193	0
shr.u32 %r22, %r3, 7;
add.u32 %r23, %r18, %r22;
add.u32 %r24, %r8, 1;
setp.gt.u32 %p3, %r23, %r24;
@!%p3 bra $Lt_2_12290;
.loc	15	195	0
ld.global.u32 %r25, [%rd4+4];
bra.uni $Lt_2_12034;
$Lt_2_12290:
.loc	15	169	0
ld.param.u32 %r3, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_stride];
.loc	15	195	0
mov.s32 %r25, %r3;
$Lt_2_12034:
@!%p3 bra $Lt_2_12802;
.loc	15	196	0
ld.global.u32 %r26, [%rd6+4];
bra.uni $Lt_2_12546;
$Lt_2_12802:
mov.s32 %r26, %r14;
$Lt_2_12546:
.loc	15	197	0
sub.u32 %r27, %r25, %r19;
st.shared.u32 [__cuda_local_var_41206_45_non_const_lenSrcA], %r27;
.loc	15	198	0
sub.u32 %r28, %r26, %r20;
st.shared.u32 [__cuda_local_var_41206_65_non_const_lenSrcB], %r28;
$Lt_2_11010:
mov.u64 %rd7, __cuda___cuda_local_var_41196_34_non_const_s_inf11416;
.loc	15	201	0
cvt.u64.u32 %rd8, %r1;
mul.wide.u32 %rd9, %r1, 4;
add.u64 %rd10, %rd9, %rd7;
mov.u32 %r29, 1;
st.shared.u32 [%rd10+0], %r29;
.loc	15	202	0
mov.u32 %r30, 1;
st.shared.u32 [%rd10+512], %r30;
.loc	15	205	0
bar.sync 0;
ld.shared.u32 %r31, [__cuda_local_var_41206_45_non_const_lenSrcA];
setp.le.u32 %p4, %r31, %r1;
@%p4 bra $Lt_2_13058;
.loc	15	207	0
mov.u64 %rd11, __cuda___cuda_local_var_41194_34_non_const_s_key12440;
mov.u64 %rd12, __cuda___cuda_local_var_41195_34_non_const_s_val13464;
ld.param.u32 %r32, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r4, %r32, 2;
shr.u32 %r5, %r4, 7;
sub.u32 %r6, %r5, 1;
ld.shared.u32 %r33, [__cuda_local_var_41206_34_non_const_startSrcA];
add.u32 %r34, %r33, %r1;
cvt.u64.u32 %rd13, %r34;
mul.wide.u32 %rd14, %r34, 4;
cvt.u32.u16 %r7, %ctaid.x;
and.b32 %r8, %r6, %r7;
sub.u32 %r9, %r7, %r8;
mul.lo.u32 %r35, %r9, 128;
cvt.u64.u32 %rd15, %r35;
mul.wide.u32 %rd16, %r35, 4;
ld.param.u64 %rd17, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcKey];
add.u64 %rd18, %rd17, %rd16;
add.u64 %rd19, %rd14, %rd18;
ld.global.u32 %r36, [%rd19+0];
add.u64 %rd20, %rd9, %rd11;
st.shared.u32 [%rd20+0], %r36;
.loc	15	208	0
ld.param.u64 %rd21, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcVal];
add.u64 %rd22, %rd21, %rd16;
add.u64 %rd23, %rd14, %rd22;
ld.global.u32 %r37, [%rd23+0];
add.u64 %rd24, %rd9, %rd12;
st.shared.u32 [%rd24+0], %r37;
.loc	15	209	0
mov.u32 %r38, 0;
st.shared.u32 [%rd10+0], %r38;
$Lt_2_13058:
mov.u64 %rd11, __cuda___cuda_local_var_41194_34_non_const_s_key12440;
mov.u64 %rd12, __cuda___cuda_local_var_41195_34_non_const_s_val13464;
ld.shared.u32 %r39, [__cuda_local_var_41206_65_non_const_lenSrcB];
setp.le.u32 %p5, %r39, %r1;
@%p5 bra $Lt_2_13570;
.loc	15	213	0
ld.param.u32 %r40, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r4, %r40, 2;
ld.shared.u32 %r41, [__cuda_local_var_41206_54_non_const_startSrcB];
add.u32 %r42, %r41, %r40;
shr.u32 %r5, %r4, 7;
sub.u32 %r6, %r5, 1;
neg.s32 %r43, %r1;
cvt.s64.s32 %rd25, %r43;
mul.wide.s32 %rd26, %r43, 4;
cvt.u32.u16 %r7, %ctaid.x;
and.b32 %r8, %r6, %r7;
add.u32 %r44, %r42, %r1;
cvt.u64.u32 %rd27, %r44;
mul.wide.u32 %rd28, %r44, 4;
sub.u32 %r9, %r7, %r8;
mul.lo.u32 %r45, %r9, 128;
cvt.u64.u32 %rd29, %r45;
mul.wide.u32 %rd16, %r45, 4;
ld.param.u64 %rd30, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcKey];
add.u64 %rd31, %rd30, %rd16;
add.u64 %rd32, %rd28, %rd31;
ld.global.u32 %r46, [%rd32+0];
add.u64 %rd33, %rd26, %rd11;
st.shared.u32 [%rd33+1020], %r46;
.loc	15	214	0
ld.param.u64 %rd34, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcVal];
add.u64 %rd35, %rd34, %rd16;
add.u64 %rd36, %rd28, %rd35;
ld.global.u32 %r47, [%rd36+0];
add.u64 %rd37, %rd26, %rd12;
st.shared.u32 [%rd37+1020], %r47;
.loc	15	215	0
mov.u32 %r48, 0;
add.u64 %rd38, %rd26, %rd7;
st.shared.u32 [%rd38+1020], %r48;
$Lt_2_13570:
mul24.lo.u32 %r49, %r1, 2;
mov.u32 %r50, 128;
$Lt_2_14594:

	.loc	15	220	0
bar.sync 0;
sub.u32 %r51, %r50, 1;
and.b32 %r52, %r51, %r1;
sub.u32 %r53, %r49, %r52;
cvt.u64.u32 %rd39, %r53;
mul.wide.u32 %rd40, %r53, 4;
add.u64 %rd41, %rd40, %rd7;
ld.shared.u32 %r54, [%rd41+0];
mov.u32 %r55, 0;
setp.ne.u32 %p6, %r54, %r55;
@%p6 bra $Lt_2_16130;
add.u32 %r56, %r53, %r50;
cvt.u64.u32 %rd42, %r56;
mul.wide.u32 %rd43, %r56, 4;
add.u64 %rd44, %rd43, %rd7;
ld.shared.u32 %r57, [%rd44+0];
mov.u32 %r58, 0;
setp.ne.u32 %p7, %r57, %r58;
@%p7 bra $Lt_2_16130;
add.u64 %rd45, %rd40, %rd11;
ld.shared.u32 %r59, [%rd45+0];
add.u64 %rd46, %rd43, %rd11;
ld.shared.u32 %r60, [%rd46+0];
setp.le.u32 %p8, %r59, %r60;
@%p8 bra $L_2_10242;
$Lt_2_16130:
$L_2_10498:
mov.u32 %r61, 1;
ld.shared.u32 %r54, [%rd41+0];
setp.ne.u32 %p9, %r54, %r61;
@%p9 bra $L_2_9986;
$L_2_10242:
mov.s32 %r62, 1;
bra.uni $L_2_9730;
$L_2_9986:
mov.s32 %r62, 0;
$L_2_9730:
mov.u32 %r63, 0;
setp.eq.s32 %p10, %r62, %r63;
@%p10 bra $L_2_9474;
.loc	15	155	0
add.u64 %rd47, %rd40, %rd11;
ld.shared.u32 %r64, [%rd47+0];
add.u32 %r65, %r53, %r50;
cvt.u64.u32 %rd48, %r65;
mul.wide.u32 %rd43, %r65, 4;
add.u64 %rd49, %rd43, %rd11;
ld.shared.u32 %r66, [%rd49+0];
st.shared.u32 [%rd47+0], %r66;
st.shared.u32 [%rd49+0], %r64;
.loc	15	156	0
add.u64 %rd50, %rd40, %rd12;
ld.shared.u32 %r67, [%rd50+0];
add.u64 %rd51, %rd43, %rd12;
ld.shared.u32 %r68, [%rd51+0];
st.shared.u32 [%rd50+0], %r68;
st.shared.u32 [%rd51+0], %r67;
.loc	15	157	0
add.u64 %rd52, %rd43, %rd7;
ld.shared.u32 %r69, [%rd52+0];
st.shared.u32 [%rd41+0], %r69;
st.shared.u32 [%rd52+0], %r54;
$L_2_9474:
.loc	15	219	0
shr.u32 %r50, %r50, 1;
mov.u32 %r70, 0;
setp.ne.u32 %p11, %r50, %r70;
@%p11 bra $Lt_2_14594;
.loc	15	230	0
bar.sync 0;
ld.shared.u32 %r71, [__cuda_local_var_41206_45_non_const_lenSrcA];
setp.le.u32 %p12, %r71, %r1;
@%p12 bra $Lt_2_15106;
.loc	15	234	0
ld.param.u32 %r72, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r4, %r72, 2;
ld.shared.u32 %r73, [__cuda_local_var_41206_74_non_const_startDst];
cvt.u64.u32 %rd53, %r73;
mul.wide.u32 %rd54, %r73, 4;
shr.u32 %r5, %r4, 7;
sub.u32 %r6, %r5, 1;
cvt.u32.u16 %r7, %ctaid.x;
and.b32 %r8, %r6, %r7;
sub.u32 %r9, %r7, %r8;
mul.lo.u32 %r74, %r9, 128;
cvt.u64.u32 %rd55, %r74;
mul.wide.u32 %rd16, %r74, 4;
add.u64 %rd56, %rd9, %rd11;
ld.shared.u32 %r75, [%rd56+0];
ld.param.u64 %rd57, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstKey];
add.u64 %rd58, %rd57, %rd16;
add.u64 %rd59, %rd9, %rd54;
add.u64 %rd60, %rd58, %rd59;
st.global.u32 [%rd60+0], %r75;
.loc	15	235	0
add.u64 %rd61, %rd9, %rd12;
ld.shared.u32 %r76, [%rd61+0];
ld.param.u64 %rd62, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstVal];
add.u64 %rd63, %rd62, %rd16;
add.u64 %rd64, %rd9, %rd54;
add.u64 %rd65, %rd63, %rd64;
st.global.u32 [%rd65+0], %r76;
$Lt_2_15106:
ld.shared.u32 %r77, [__cuda_local_var_41206_65_non_const_lenSrcB];
setp.le.u32 %p13, %r77, %r1;
@%p13 bra $Lt_2_15618;
.loc	15	238	0
ld.param.u32 %r78, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r4, %r78, 2;
ld.shared.u32 %r79, [__cuda_local_var_41206_74_non_const_startDst];
cvt.u64.u32 %rd66, %r79;
mul.wide.u32 %rd67, %r79, 4;
shr.u32 %r5, %r4, 7;
.loc	15	230	0
ld.shared.u32 %r71, [__cuda_local_var_41206_45_non_const_lenSrcA];
.loc	15	238	0
add.u32 %r80, %r71, %r1;
cvt.u64.u32 %rd68, %r80;
mul.wide.u32 %rd69, %r80, 4;
sub.u32 %r6, %r5, 1;
cvt.u32.u16 %r7, %ctaid.x;
and.b32 %r8, %r6, %r7;
sub.u32 %r9, %r7, %r8;
mul.lo.u32 %r81, %r9, 128;
cvt.u64.u32 %rd70, %r81;
mul.wide.u32 %rd16, %r81, 4;
add.u64 %rd71, %rd69, %rd11;
ld.shared.u32 %r82, [%rd71+0];
ld.param.u64 %rd72, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstKey];
add.u64 %rd73, %rd72, %rd16;
add.u64 %rd74, %rd69, %rd67;
add.u64 %rd75, %rd73, %rd74;
st.global.u32 [%rd75+0], %r82;
.loc	15	239	0
add.u64 %rd76, %rd69, %rd12;
ld.shared.u32 %r83, [%rd76+0];
ld.param.u64 %rd77, [__cudaparm__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstVal];
add.u64 %rd78, %rd77, %rd16;
add.u64 %rd79, %rd69, %rd67;
add.u64 %rd80, %rd78, %rd79;
st.global.u32 [%rd80+0], %r83;
$Lt_2_15618:
.loc	15	241	0
exit;
$LDWend__Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj:
} 


Fatbin elf code:
================
arch = sm_20
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit
identifier = bitonic.cu

Fatbin ptx code:
================
arch = sm_20
code version = [4,0]
producer = cuda
host = linux
compile_size = 64bit
compressed
identifier = bitonic.cu






.version 4.0
.target sm_20
.address_size 64




















.visible .entry _Z23bitonicSortSharedKernelPjS_S_S_jj(
.param .u64 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_0,
.param .u64 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_1,
.param .u64 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_2,
.param .u64 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_3,
.param .u32 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_4,
.param .u32 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_5
)
{
.reg .pred %p<12>;
.reg .s32 %r<54>;
.reg .s64 %rd<41>;

	.shared .align 4 .b8 _Z23bitonicSortSharedKernelPjS_S_S_jj$__cuda_local_var_59151_34_non_const_s_key[4096];

	.shared .align 4 .b8 _Z23bitonicSortSharedKernelPjS_S_S_jj$__cuda_local_var_59152_34_non_const_s_val[4096];

ld.param.u64 %rd9, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_0];
ld.param.u64 %rd10, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_1];
ld.param.u64 %rd11, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_2];
ld.param.u64 %rd12, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_3];
ld.param.u32 %r18, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_4];
ld.param.u32 %r19, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_5];
mov.u32 %r20, %ctaid.x;
shl.b32 %r21, %r20, 10;
mov.u32 %r1, %tid.x;
add.s32 %r22, %r21, %r1;
cvta.to.global.u64 %rd13, %rd11;
mul.wide.u32 %rd14, %r22, 4;
add.s64 %rd15, %rd13, %rd14;
cvta.to.global.u64 %rd16, %rd12;
add.s64 %rd17, %rd16, %rd14;
mul.wide.u32 %rd18, %r1, 4;
mov.u64 %rd19, _Z23bitonicSortSharedKernelPjS_S_S_jj$__cuda_local_var_59151_34_non_const_s_key;
add.s64 %rd20, %rd19, %rd18;
ld.global.u32 %r23, [%rd15];
st.shared.u32 [%rd20], %r23;
mov.u64 %rd21, _Z23bitonicSortSharedKernelPjS_S_S_jj$__cuda_local_var_59152_34_non_const_s_val;
add.s64 %rd22, %rd21, %rd18;
ld.global.u32 %r24, [%rd17];
st.shared.u32 [%rd22], %r24;
ld.global.u32 %r25, [%rd15+2048];
st.shared.u32 [%rd20+2048], %r25;
ld.global.u32 %r26, [%rd17+2048];
st.shared.u32 [%rd22+2048], %r26;
setp.lt.u32	%p1, %r18, 3;
@%p1 bra BB0_7;

shl.b32 %r2, %r1, 1;
mov.u32 %r51, 2;

BB0_2:
shr.u32 %r52, %r51, 1;
and.b32 %r5, %r52, %r1;
setp.eq.s32	%p2, %r52, 0;
@%p2 bra BB0_6;

BB0_3:
bar.sync 0;
add.s32 %r30, %r52, -1;
and.b32 %r31, %r30, %r1;
sub.s32 %r32, %r2, %r31;
mul.wide.u32 %rd23, %r32, 4;
add.s64 %rd1, %rd19, %rd23;
add.s64 %rd2, %rd21, %rd23;
add.s32 %r33, %r32, %r52;
mul.wide.u32 %rd26, %r33, 4;
add.s64 %rd3, %rd19, %rd26;
add.s64 %rd4, %rd21, %rd26;
ld.shared.u32 %r7, [%rd3];
ld.shared.u32 %r8, [%rd1];
setp.gt.u32	%p3, %r8, %r7;
setp.ne.s32	%p4, %r5, 0;
xor.pred %p5, %p3, %p4;
@%p5 bra BB0_5;

st.shared.u32 [%rd1], %r7;
st.shared.u32 [%rd3], %r8;
ld.shared.u32 %r34, [%rd2];
ld.shared.u32 %r35, [%rd4];
st.shared.u32 [%rd2], %r35;
st.shared.u32 [%rd4], %r34;

BB0_5:
shr.u32 %r52, %r52, 1;
setp.ne.s32	%p6, %r52, 0;
@%p6 bra BB0_3;

BB0_6:
shl.b32 %r51, %r51, 1;
setp.lt.u32	%p7, %r51, %r18;
@%p7 bra BB0_2;

BB0_7:
shr.u32 %r53, %r18, 1;
setp.eq.s32	%p8, %r53, 0;
@%p8 bra BB0_12;

shl.b32 %r13, %r1, 1;

BB0_9:
bar.sync 0;
add.s32 %r36, %r53, -1;
and.b32 %r37, %r36, %r1;
sub.s32 %r38, %r13, %r37;
mul.wide.u32 %rd27, %r38, 4;
add.s64 %rd5, %rd19, %rd27;
add.s64 %rd6, %rd21, %rd27;
add.s32 %r39, %r38, %r53;
mul.wide.u32 %rd30, %r39, 4;
add.s64 %rd7, %rd19, %rd30;
add.s64 %rd8, %rd21, %rd30;
ld.shared.u32 %r15, [%rd7];
ld.shared.u32 %r16, [%rd5];
setp.gt.u32	%p9, %r16, %r15;
selp.u32	%r40, 1, 0, %p9;
setp.ne.s32	%p10, %r40, %r19;
@%p10 bra BB0_11;

st.shared.u32 [%rd5], %r15;
st.shared.u32 [%rd7], %r16;
ld.shared.u32 %r41, [%rd6];
ld.shared.u32 %r42, [%rd8];
st.shared.u32 [%rd6], %r42;
st.shared.u32 [%rd8], %r41;

BB0_11:
shr.u32 %r53, %r53, 1;
setp.ne.s32	%p11, %r53, 0;
@%p11 bra BB0_9;

BB0_12:
bar.sync 0;
mul.wide.u32 %rd31, %r1, 4;
add.s64 %rd33, %rd19, %rd31;
cvta.to.global.u64 %rd34, %rd9;
mul.wide.u32 %rd35, %r22, 4;
add.s64 %rd36, %rd34, %rd35;
ld.shared.u32 %r47, [%rd33];
st.global.u32 [%rd36], %r47;
add.s64 %rd38, %rd21, %rd31;
cvta.to.global.u64 %rd39, %rd10;
add.s64 %rd40, %rd39, %rd35;
ld.shared.u32 %r48, [%rd38];
st.global.u32 [%rd40], %r48;
ld.shared.u32 %r49, [%rd33+2048];
st.global.u32 [%rd36+2048], %r49;
ld.shared.u32 %r50, [%rd38+2048];
st.global.u32 [%rd40+2048], %r50;
ret;
}

.visible .entry _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj(
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_0,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_1,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_2,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_3,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_4,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_5,
.param .u32 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_6,
.param .u32 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_7
)
{
.reg .pred %p<41>;
.reg .s32 %r<228>;
.reg .s64 %rd<168>;

	.shared .align 4 .b8 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59281_34_non_const_s_key[1024];

	.shared .align 4 .b8 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59282_34_non_const_s_val[1024];

	.shared .align 4 .b8 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59283_34_non_const_s_inf[1024];

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_34_non_const_startSrcA;

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_45_non_const_lenSrcA;

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_54_non_const_startSrcB;

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_65_non_const_lenSrcB;

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_74_non_const_startDst;

ld.param.u64 %rd47, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_0];
ld.param.u64 %rd48, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_1];
ld.param.u64 %rd49, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_2];
ld.param.u64 %rd50, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_3];
ld.param.u64 %rd51, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_4];
ld.param.u64 %rd52, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_5];
ld.param.u32 %r95, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_6];
ld.param.u32 %r96, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_7];
shr.u32 %r97, %r95, 6;
and.b32 %r98, %r97, 33554431;
add.s32 %r99, %r98, -1;
mov.u32 %r100, %ctaid.x;
and.b32 %r1, %r100, %r99;
sub.s32 %r101, %r100, %r1;
shl.b32 %r2, %r101, 7;
cvt.u64.u32	%rd1, %r2;
mov.u32 %r3, %tid.x;
setp.ne.s32	%p1, %r3, 0;
@%p1 bra BB1_6;

cvta.to.global.u64 %rd53, %rd52;
cvta.to.global.u64 %rd54, %rd51;
sub.s32 %r102, %r96, %r95;
sub.s32 %r103, %r102, %r2;
min.u32 %r203, %r95, %r103;
and.b32 %r104, %r203, 127;
shr.u32 %r105, %r203, 7;
setp.ne.s32	%p2, %r104, 0;
selp.u32	%r106, 1, 0, %p2;
shr.u32 %r107, %r95, 7;
add.s32 %r108, %r105, %r107;
add.s32 %r5, %r108, %r106;
mul.wide.u32 %rd55, %r100, 4;
add.s64 %rd56, %rd54, %rd55;
ld.global.u32 %r6, [%rd56];
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_34_non_const_startSrcA], %r6;
add.s64 %rd2, %rd53, %rd55;
ld.global.u32 %r7, [%rd2];
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_54_non_const_startSrcB], %r7;
add.s32 %r110, %r7, %r6;
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_74_non_const_startDst], %r110;
add.s32 %r8, %r1, 1;
setp.ge.u32	%p3, %r8, %r5;
mov.u32 %r202, %r95;
@%p3 bra BB1_3;

mul.wide.u32 %rd58, %r100, 4;
add.s64 %rd59, %rd54, %rd58;
ld.global.u32 %r9, [%rd59+4];
mov.u32 %r202, %r9;

BB1_3:
mov.u32 %r10, %r202;
@%p3 bra BB1_5;

ld.global.u32 %r203, [%rd2+4];

BB1_5:
sub.s32 %r112, %r10, %r6;
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_45_non_const_lenSrcA], %r112;
sub.s32 %r113, %r203, %r7;
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_65_non_const_lenSrcB], %r113;

BB1_6:
cvt.u64.u32	%rd3, %r3;
mul.wide.u32 %rd60, %r3, 4;
mov.u64 %rd61, _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59283_34_non_const_s_inf;
add.s64 %rd4, %rd61, %rd60;
mov.u32 %r114, 1;
st.shared.u32 [%rd4], %r114;
st.shared.u32 [%rd4+512], %r114;
bar.sync 0;
ld.shared.u32 %r115, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_45_non_const_lenSrcA];
setp.ge.u32	%p5, %r3, %r115;
@%p5 bra BB1_8;

shl.b64 %rd62, %rd3, 2;
mov.u64 %rd63, _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59281_34_non_const_s_key;
add.s64 %rd64, %rd63, %rd62;
mov.u64 %rd65, _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59282_34_non_const_s_val;
add.s64 %rd66, %rd65, %rd62;
ld.shared.u32 %r116, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_34_non_const_startSrcA];
add.s32 %r117, %r116, %r3;
cvt.u64.u32	%rd67, %r117;
add.s64 %rd68, %rd67, %rd1;
cvta.to.global.u64 %rd69, %rd49;
shl.b64 %rd70, %rd68, 2;
add.s64 %rd71, %rd69, %rd70;
ld.global.u32 %r118, [%rd71];
st.shared.u32 [%rd64], %r118;
cvta.to.global.u64 %rd72, %rd50;
add.s64 %rd73, %rd72, %rd70;
ld.global.u32 %r119, [%rd73];
st.shared.u32 [%rd66], %r119;
mov.u32 %r120, 0;
st.shared.u32 [%rd4], %r120;

BB1_8:
ld.shared.u32 %r121, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_65_non_const_lenSrcB];
setp.ge.u32	%p6, %r3, %r121;
@%p6 bra BB1_10;

ld.shared.u32 %r122, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_54_non_const_startSrcB];
add.s32 %r123, %r3, %r95;
add.s32 %r124, %r123, %r122;
cvt.u64.u32	%rd74, %r124;
add.s64 %rd75, %rd74, %rd1;
cvta.to.global.u64 %rd76, %rd49;
shl.b64 %rd77, %rd75, 2;
add.s64 %rd78, %rd76, %rd77;
mov.u32 %r125, 255;
sub.s32 %r126, %r125, %r3;
mul.wide.u32 %rd79, %r126, 4;
mov.u64 %rd80, _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59281_34_non_const_s_key;
add.s64 %rd81, %rd80, %rd79;
ld.global.u32 %r127, [%rd78];
st.shared.u32 [%rd81], %r127;
cvta.to.global.u64 %rd82, %rd50;
add.s64 %rd83, %rd82, %rd77;
mov.u64 %rd84, _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59282_34_non_const_s_val;
add.s64 %rd85, %rd84, %rd79;
ld.global.u32 %r128, [%rd83];
st.shared.u32 [%rd85], %r128;
add.s64 %rd87, %rd61, %rd79;
mov.u32 %r129, 0;
st.shared.u32 [%rd87], %r129;

BB1_10:
shl.b32 %r13, %r3, 1;
bar.sync 0;
and.b32 %r130, %r3, 127;
sub.s32 %r131, %r13, %r130;
mul.wide.u32 %rd88, %r131, 4;
add.s64 %rd90, %rd61, %rd88;
add.s32 %r132, %r131, 128;
mul.wide.u32 %rd91, %r132, 4;
mov.u64 %rd92, _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59281_34_non_const_s_key;
add.s64 %rd5, %rd92, %rd91;
add.s64 %rd6, %rd61, %rd91;
ld.shared.u32 %r14, [%rd90];
setp.ne.s32	%p7, %r14, 0;
@%p7 bra BB1_13;

ld.shared.u32 %r204, [%rd6];
setp.ne.s32	%p8, %r204, 0;
@%p8 bra BB1_13;

mul.wide.u32 %rd93, %r131, 4;
add.s64 %rd95, %rd92, %rd93;
ld.shared.u32 %r205, [%rd5];
ld.shared.u32 %r206, [%rd95];
setp.gt.u32	%p9, %r206, %r205;
@%p9 bra BB1_15;

BB1_13:
setp.ne.s32	%p10, %r14, 1;
@%p10 bra BB1_16;

mul.wide.u32 %rd96, %r131, 4;
add.s64 %rd98, %rd92, %rd96;
ld.shared.u32 %r206, [%rd98];
ld.shared.u32 %r205, [%rd5];
ld.shared.u32 %r204, [%rd6];

BB1_15:
mul.wide.u32 %rd99, %r131, 4;
add.s64 %rd101, %rd92, %rd99;
st.shared.u32 [%rd101], %r205;
st.shared.u32 [%rd5], %r206;
mov.u64 %rd102, _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59282_34_non_const_s_val;
add.s64 %rd103, %rd102, %rd99;
ld.shared.u32 %r145, [%rd103];
mul.wide.u32 %rd104, %r132, 4;
add.s64 %rd105, %rd102, %rd104;
ld.shared.u32 %r147, [%rd105];
st.shared.u32 [%rd103], %r147;
st.shared.u32 [%rd105], %r145;
add.s64 %rd107, %rd61, %rd99;
st.shared.u32 [%rd107], %r204;
st.shared.u32 [%rd6], %r14;

BB1_16:
bar.sync 0;
and.b32 %r149, %r3, 63;
sub.s32 %r150, %r13, %r149;
mul.wide.u32 %rd108, %r150, 4;
add.s64 %rd7, %rd92, %rd108;
mov.u64 %rd110, _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59282_34_non_const_s_val;
add.s64 %rd8, %rd110, %rd108;
add.s64 %rd9, %rd61, %rd108;
add.s32 %r151, %r150, 64;
mul.wide.u32 %rd112, %r151, 4;
add.s64 %rd10, %rd92, %rd112;
add.s64 %rd11, %rd110, %rd112;
add.s64 %rd12, %rd61, %rd112;
ld.shared.u32 %r24, [%rd9];
setp.ne.s32	%p11, %r24, 0;
@%p11 bra BB1_19;

ld.shared.u32 %r207, [%rd12];
setp.ne.s32	%p12, %r207, 0;
@%p12 bra BB1_19;

ld.shared.u32 %r209, [%rd7];
ld.shared.u32 %r208, [%rd10];
setp.gt.u32	%p13, %r209, %r208;
@%p13 bra BB1_21;

BB1_19:
setp.ne.s32	%p14, %r24, 1;
@%p14 bra BB1_22;

ld.shared.u32 %r209, [%rd7];
ld.shared.u32 %r208, [%rd10];
ld.shared.u32 %r207, [%rd12];

BB1_21:
st.shared.u32 [%rd7], %r208;
st.shared.u32 [%rd10], %r209;
ld.shared.u32 %r152, [%rd8];
ld.shared.u32 %r153, [%rd11];
st.shared.u32 [%rd8], %r153;
st.shared.u32 [%rd11], %r152;
st.shared.u32 [%rd9], %r207;
st.shared.u32 [%rd12], %r24;

BB1_22:
bar.sync 0;
and.b32 %r155, %r3, 31;
sub.s32 %r156, %r13, %r155;
mul.wide.u32 %rd113, %r156, 4;
add.s64 %rd13, %rd92, %rd113;
add.s64 %rd14, %rd110, %rd113;
add.s64 %rd15, %rd61, %rd113;
add.s32 %r157, %r156, 32;
mul.wide.u32 %rd117, %r157, 4;
add.s64 %rd16, %rd92, %rd117;
add.s64 %rd17, %rd110, %rd117;
add.s64 %rd18, %rd61, %rd117;
ld.shared.u32 %r34, [%rd15];
setp.ne.s32	%p15, %r34, 0;
@%p15 bra BB1_25;

ld.shared.u32 %r210, [%rd18];
setp.ne.s32	%p16, %r210, 0;
@%p16 bra BB1_25;

ld.shared.u32 %r212, [%rd13];
ld.shared.u32 %r211, [%rd16];
setp.gt.u32	%p17, %r212, %r211;
@%p17 bra BB1_27;

BB1_25:
setp.ne.s32	%p18, %r34, 1;
@%p18 bra BB1_28;

ld.shared.u32 %r212, [%rd13];
ld.shared.u32 %r211, [%rd16];
ld.shared.u32 %r210, [%rd18];

BB1_27:
st.shared.u32 [%rd13], %r211;
st.shared.u32 [%rd16], %r212;
ld.shared.u32 %r158, [%rd14];
ld.shared.u32 %r159, [%rd17];
st.shared.u32 [%rd14], %r159;
st.shared.u32 [%rd17], %r158;
st.shared.u32 [%rd15], %r210;
st.shared.u32 [%rd18], %r34;

BB1_28:
bar.sync 0;
and.b32 %r161, %r3, 15;
sub.s32 %r162, %r13, %r161;
mul.wide.u32 %rd118, %r162, 4;
add.s64 %rd19, %rd92, %rd118;
add.s64 %rd20, %rd110, %rd118;
add.s64 %rd21, %rd61, %rd118;
add.s32 %r163, %r162, 16;
mul.wide.u32 %rd122, %r163, 4;
add.s64 %rd22, %rd92, %rd122;
add.s64 %rd23, %rd110, %rd122;
add.s64 %rd24, %rd61, %rd122;
ld.shared.u32 %r44, [%rd21];
setp.ne.s32	%p19, %r44, 0;
@%p19 bra BB1_31;

ld.shared.u32 %r213, [%rd24];
setp.ne.s32	%p20, %r213, 0;
@%p20 bra BB1_31;

ld.shared.u32 %r215, [%rd19];
ld.shared.u32 %r214, [%rd22];
setp.gt.u32	%p21, %r215, %r214;
@%p21 bra BB1_33;

BB1_31:
setp.ne.s32	%p22, %r44, 1;
@%p22 bra BB1_34;

ld.shared.u32 %r215, [%rd19];
ld.shared.u32 %r214, [%rd22];
ld.shared.u32 %r213, [%rd24];

BB1_33:
st.shared.u32 [%rd19], %r214;
st.shared.u32 [%rd22], %r215;
ld.shared.u32 %r164, [%rd20];
ld.shared.u32 %r165, [%rd23];
st.shared.u32 [%rd20], %r165;
st.shared.u32 [%rd23], %r164;
st.shared.u32 [%rd21], %r213;
st.shared.u32 [%rd24], %r44;

BB1_34:
bar.sync 0;
and.b32 %r167, %r3, 7;
sub.s32 %r168, %r13, %r167;
mul.wide.u32 %rd123, %r168, 4;
add.s64 %rd25, %rd92, %rd123;
add.s64 %rd26, %rd110, %rd123;
add.s64 %rd27, %rd61, %rd123;
add.s32 %r169, %r168, 8;
mul.wide.u32 %rd127, %r169, 4;
add.s64 %rd28, %rd92, %rd127;
add.s64 %rd29, %rd110, %rd127;
add.s64 %rd30, %rd61, %rd127;
ld.shared.u32 %r54, [%rd27];
setp.ne.s32	%p23, %r54, 0;
@%p23 bra BB1_37;

ld.shared.u32 %r216, [%rd30];
setp.ne.s32	%p24, %r216, 0;
@%p24 bra BB1_37;

ld.shared.u32 %r218, [%rd25];
ld.shared.u32 %r217, [%rd28];
setp.gt.u32	%p25, %r218, %r217;
@%p25 bra BB1_39;

BB1_37:
setp.ne.s32	%p26, %r54, 1;
@%p26 bra BB1_40;

ld.shared.u32 %r218, [%rd25];
ld.shared.u32 %r217, [%rd28];
ld.shared.u32 %r216, [%rd30];

BB1_39:
st.shared.u32 [%rd25], %r217;
st.shared.u32 [%rd28], %r218;
ld.shared.u32 %r170, [%rd26];
ld.shared.u32 %r171, [%rd29];
st.shared.u32 [%rd26], %r171;
st.shared.u32 [%rd29], %r170;
st.shared.u32 [%rd27], %r216;
st.shared.u32 [%rd30], %r54;

BB1_40:
bar.sync 0;
and.b32 %r173, %r3, 3;
sub.s32 %r174, %r13, %r173;
mul.wide.u32 %rd128, %r174, 4;
add.s64 %rd31, %rd92, %rd128;
add.s64 %rd32, %rd110, %rd128;
add.s64 %rd33, %rd61, %rd128;
add.s32 %r175, %r174, 4;
mul.wide.u32 %rd132, %r175, 4;
add.s64 %rd34, %rd92, %rd132;
add.s64 %rd35, %rd110, %rd132;
add.s64 %rd36, %rd61, %rd132;
ld.shared.u32 %r64, [%rd33];
setp.ne.s32	%p27, %r64, 0;
@%p27 bra BB1_43;

ld.shared.u32 %r219, [%rd36];
setp.ne.s32	%p28, %r219, 0;
@%p28 bra BB1_43;

ld.shared.u32 %r221, [%rd31];
ld.shared.u32 %r220, [%rd34];
setp.gt.u32	%p29, %r221, %r220;
@%p29 bra BB1_45;

BB1_43:
setp.ne.s32	%p30, %r64, 1;
@%p30 bra BB1_46;

ld.shared.u32 %r221, [%rd31];
ld.shared.u32 %r220, [%rd34];
ld.shared.u32 %r219, [%rd36];

BB1_45:
st.shared.u32 [%rd31], %r220;
st.shared.u32 [%rd34], %r221;
ld.shared.u32 %r176, [%rd32];
ld.shared.u32 %r177, [%rd35];
st.shared.u32 [%rd32], %r177;
st.shared.u32 [%rd35], %r176;
st.shared.u32 [%rd33], %r219;
st.shared.u32 [%rd36], %r64;

BB1_46:
bar.sync 0;
and.b32 %r179, %r3, 1;
sub.s32 %r180, %r13, %r179;
mul.wide.u32 %rd133, %r180, 4;
add.s64 %rd37, %rd92, %rd133;
add.s64 %rd38, %rd110, %rd133;
add.s64 %rd39, %rd61, %rd133;
add.s32 %r181, %r180, 2;
mul.wide.u32 %rd137, %r181, 4;
add.s64 %rd40, %rd92, %rd137;
add.s64 %rd41, %rd110, %rd137;
add.s64 %rd42, %rd61, %rd137;
ld.shared.u32 %r74, [%rd39];
setp.ne.s32	%p31, %r74, 0;
@%p31 bra BB1_49;

ld.shared.u32 %r222, [%rd42];
setp.ne.s32	%p32, %r222, 0;
@%p32 bra BB1_49;

ld.shared.u32 %r224, [%rd37];
ld.shared.u32 %r223, [%rd40];
setp.gt.u32	%p33, %r224, %r223;
@%p33 bra BB1_51;

BB1_49:
setp.ne.s32	%p34, %r74, 1;
@%p34 bra BB1_52;

ld.shared.u32 %r224, [%rd37];
ld.shared.u32 %r223, [%rd40];
ld.shared.u32 %r222, [%rd42];

BB1_51:
st.shared.u32 [%rd37], %r223;
st.shared.u32 [%rd40], %r224;
ld.shared.u32 %r182, [%rd38];
ld.shared.u32 %r183, [%rd41];
st.shared.u32 [%rd38], %r183;
st.shared.u32 [%rd41], %r182;
st.shared.u32 [%rd39], %r222;
st.shared.u32 [%rd42], %r74;

BB1_52:
bar.sync 0;
mul.wide.u32 %rd138, %r13, 4;
add.s64 %rd43, %rd92, %rd138;
add.s64 %rd44, %rd110, %rd138;
add.s64 %rd45, %rd61, %rd138;
ld.shared.u32 %r84, [%rd45];
setp.ne.s32	%p35, %r84, 0;
@%p35 bra BB1_55;

ld.shared.u32 %r225, [%rd45+4];
setp.ne.s32	%p36, %r225, 0;
@%p36 bra BB1_55;

ld.shared.u32 %r227, [%rd43];
ld.shared.u32 %r226, [%rd43+4];
setp.gt.u32	%p37, %r227, %r226;
@%p37 bra BB1_57;

BB1_55:
setp.ne.s32	%p38, %r84, 1;
@%p38 bra BB1_58;

ld.shared.u32 %r227, [%rd43];
ld.shared.u32 %r226, [%rd43+4];
ld.shared.u32 %r225, [%rd45+4];

BB1_57:
st.shared.u32 [%rd43], %r226;
st.shared.u32 [%rd43+4], %r227;
ld.shared.u32 %r184, [%rd44];
ld.shared.u32 %r185, [%rd44+4];
st.shared.u32 [%rd44], %r185;
st.shared.u32 [%rd44+4], %r184;
st.shared.u32 [%rd45], %r225;
st.shared.u32 [%rd45+4], %r84;

BB1_58:
bar.sync 0;
ld.shared.u32 %rd142, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_74_non_const_startDst];
add.s32 %r187, %r97, -1;
and.b32 %r189, %r100, %r187;
sub.s32 %r190, %r100, %r189;
shl.b32 %r191, %r190, 7;
cvt.u64.u32	%rd143, %r191;
add.s64 %rd46, %rd142, %rd143;
ld.shared.u32 %r94, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_45_non_const_lenSrcA];
setp.ge.u32	%p39, %r3, %r94;
@%p39 bra BB1_60;

mul.wide.u32 %rd145, %r3, 4;
add.s64 %rd147, %rd92, %rd145;
add.s64 %rd148, %rd46, %rd3;
cvta.to.global.u64 %rd149, %rd47;
shl.b64 %rd150, %rd148, 2;
add.s64 %rd151, %rd149, %rd150;
ld.shared.u32 %r194, [%rd147];
st.global.u32 [%rd151], %r194;
add.s64 %rd153, %rd110, %rd145;
cvta.to.global.u64 %rd154, %rd48;
add.s64 %rd155, %rd154, %rd150;
ld.shared.u32 %r195, [%rd153];
st.global.u32 [%rd155], %r195;

BB1_60:
ld.shared.u32 %r196, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_65_non_const_lenSrcB];
setp.ge.u32	%p40, %r3, %r196;
@%p40 bra BB1_62;

add.s32 %r199, %r94, %r3;
cvt.u64.u32	%rd156, %r199;
mul.wide.u32 %rd157, %r199, 4;
add.s64 %rd159, %rd92, %rd157;
add.s64 %rd160, %rd156, %rd46;
cvta.to.global.u64 %rd161, %rd47;
shl.b64 %rd162, %rd160, 2;
add.s64 %rd163, %rd161, %rd162;
ld.shared.u32 %r200, [%rd159];
st.global.u32 [%rd163], %r200;
add.s64 %rd165, %rd110, %rd157;
cvta.to.global.u64 %rd166, %rd48;
add.s64 %rd167, %rd166, %rd162;
ld.shared.u32 %r201, [%rd165];
st.global.u32 [%rd167], %r201;

BB1_62:
ret;
}

.visible .entry _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj(
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_0,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_1,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_2,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_3,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_4,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_5,
.param .u32 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_6,
.param .u32 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_7
)
{
.reg .pred %p<41>;
.reg .s32 %r<228>;
.reg .s64 %rd<168>;

	.shared .align 4 .b8 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59281_34_non_const_s_key[1024];

	.shared .align 4 .b8 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59282_34_non_const_s_val[1024];

	.shared .align 4 .b8 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59283_34_non_const_s_inf[1024];

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_34_non_const_startSrcA;

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_45_non_const_lenSrcA;

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_54_non_const_startSrcB;

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_65_non_const_lenSrcB;

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_74_non_const_startDst;

ld.param.u64 %rd47, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_0];
ld.param.u64 %rd48, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_1];
ld.param.u64 %rd49, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_2];
ld.param.u64 %rd50, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_3];
ld.param.u64 %rd51, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_4];
ld.param.u64 %rd52, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_5];
ld.param.u32 %r95, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_6];
ld.param.u32 %r96, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_7];
shr.u32 %r97, %r95, 6;
and.b32 %r98, %r97, 33554431;
add.s32 %r99, %r98, -1;
mov.u32 %r100, %ctaid.x;
and.b32 %r1, %r100, %r99;
sub.s32 %r101, %r100, %r1;
shl.b32 %r2, %r101, 7;
cvt.u64.u32	%rd1, %r2;
mov.u32 %r3, %tid.x;
setp.ne.s32	%p1, %r3, 0;
@%p1 bra BB2_6;

cvta.to.global.u64 %rd53, %rd52;
cvta.to.global.u64 %rd54, %rd51;
sub.s32 %r102, %r96, %r95;
sub.s32 %r103, %r102, %r2;
min.u32 %r203, %r95, %r103;
and.b32 %r104, %r203, 127;
shr.u32 %r105, %r203, 7;
setp.ne.s32	%p2, %r104, 0;
selp.u32	%r106, 1, 0, %p2;
shr.u32 %r107, %r95, 7;
add.s32 %r108, %r105, %r107;
add.s32 %r5, %r108, %r106;
mul.wide.u32 %rd55, %r100, 4;
add.s64 %rd56, %rd54, %rd55;
ld.global.u32 %r6, [%rd56];
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_34_non_const_startSrcA], %r6;
add.s64 %rd2, %rd53, %rd55;
ld.global.u32 %r7, [%rd2];
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_54_non_const_startSrcB], %r7;
add.s32 %r110, %r7, %r6;
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_74_non_const_startDst], %r110;
add.s32 %r8, %r1, 1;
setp.ge.u32	%p3, %r8, %r5;
mov.u32 %r202, %r95;
@%p3 bra BB2_3;

mul.wide.u32 %rd58, %r100, 4;
add.s64 %rd59, %rd54, %rd58;
ld.global.u32 %r9, [%rd59+4];
mov.u32 %r202, %r9;

BB2_3:
mov.u32 %r10, %r202;
@%p3 bra BB2_5;

ld.global.u32 %r203, [%rd2+4];

BB2_5:
sub.s32 %r112, %r10, %r6;
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_45_non_const_lenSrcA], %r112;
sub.s32 %r113, %r203, %r7;
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_65_non_const_lenSrcB], %r113;

BB2_6:
cvt.u64.u32	%rd3, %r3;
mul.wide.u32 %rd60, %r3, 4;
mov.u64 %rd61, _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59283_34_non_const_s_inf;
add.s64 %rd4, %rd61, %rd60;
mov.u32 %r114, 1;
st.shared.u32 [%rd4], %r114;
st.shared.u32 [%rd4+512], %r114;
bar.sync 0;
ld.shared.u32 %r115, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_45_non_const_lenSrcA];
setp.ge.u32	%p5, %r3, %r115;
@%p5 bra BB2_8;

shl.b64 %rd62, %rd3, 2;
mov.u64 %rd63, _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59281_34_non_const_s_key;
add.s64 %rd64, %rd63, %rd62;
mov.u64 %rd65, _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59282_34_non_const_s_val;
add.s64 %rd66, %rd65, %rd62;
ld.shared.u32 %r116, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_34_non_const_startSrcA];
add.s32 %r117, %r116, %r3;
cvt.u64.u32	%rd67, %r117;
add.s64 %rd68, %rd67, %rd1;
cvta.to.global.u64 %rd69, %rd49;
shl.b64 %rd70, %rd68, 2;
add.s64 %rd71, %rd69, %rd70;
ld.global.u32 %r118, [%rd71];
st.shared.u32 [%rd64], %r118;
cvta.to.global.u64 %rd72, %rd50;
add.s64 %rd73, %rd72, %rd70;
ld.global.u32 %r119, [%rd73];
st.shared.u32 [%rd66], %r119;
mov.u32 %r120, 0;
st.shared.u32 [%rd4], %r120;

BB2_8:
ld.shared.u32 %r121, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_65_non_const_lenSrcB];
setp.ge.u32	%p6, %r3, %r121;
@%p6 bra BB2_10;

ld.shared.u32 %r122, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_54_non_const_startSrcB];
add.s32 %r123, %r3, %r95;
add.s32 %r124, %r123, %r122;
cvt.u64.u32	%rd74, %r124;
add.s64 %rd75, %rd74, %rd1;
cvta.to.global.u64 %rd76, %rd49;
shl.b64 %rd77, %rd75, 2;
add.s64 %rd78, %rd76, %rd77;
mov.u32 %r125, 255;
sub.s32 %r126, %r125, %r3;
mul.wide.u32 %rd79, %r126, 4;
mov.u64 %rd80, _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59281_34_non_const_s_key;
add.s64 %rd81, %rd80, %rd79;
ld.global.u32 %r127, [%rd78];
st.shared.u32 [%rd81], %r127;
cvta.to.global.u64 %rd82, %rd50;
add.s64 %rd83, %rd82, %rd77;
mov.u64 %rd84, _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59282_34_non_const_s_val;
add.s64 %rd85, %rd84, %rd79;
ld.global.u32 %r128, [%rd83];
st.shared.u32 [%rd85], %r128;
add.s64 %rd87, %rd61, %rd79;
mov.u32 %r129, 0;
st.shared.u32 [%rd87], %r129;

BB2_10:
shl.b32 %r13, %r3, 1;
bar.sync 0;
and.b32 %r130, %r3, 127;
sub.s32 %r131, %r13, %r130;
mul.wide.u32 %rd88, %r131, 4;
add.s64 %rd90, %rd61, %rd88;
add.s32 %r132, %r131, 128;
mul.wide.u32 %rd91, %r132, 4;
mov.u64 %rd92, _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59281_34_non_const_s_key;
add.s64 %rd5, %rd92, %rd91;
add.s64 %rd6, %rd61, %rd91;
ld.shared.u32 %r14, [%rd90];
setp.ne.s32	%p7, %r14, 0;
@%p7 bra BB2_13;

ld.shared.u32 %r204, [%rd6];
setp.ne.s32	%p8, %r204, 0;
@%p8 bra BB2_13;

mul.wide.u32 %rd93, %r131, 4;
add.s64 %rd95, %rd92, %rd93;
ld.shared.u32 %r205, [%rd5];
ld.shared.u32 %r206, [%rd95];
setp.le.u32	%p9, %r206, %r205;
@%p9 bra BB2_15;

BB2_13:
setp.ne.s32	%p10, %r14, 1;
@%p10 bra BB2_16;

mul.wide.u32 %rd96, %r131, 4;
add.s64 %rd98, %rd92, %rd96;
ld.shared.u32 %r206, [%rd98];
ld.shared.u32 %r205, [%rd5];
ld.shared.u32 %r204, [%rd6];

BB2_15:
mul.wide.u32 %rd99, %r131, 4;
add.s64 %rd101, %rd92, %rd99;
st.shared.u32 [%rd101], %r205;
st.shared.u32 [%rd5], %r206;
mov.u64 %rd102, _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59282_34_non_const_s_val;
add.s64 %rd103, %rd102, %rd99;
ld.shared.u32 %r145, [%rd103];
mul.wide.u32 %rd104, %r132, 4;
add.s64 %rd105, %rd102, %rd104;
ld.shared.u32 %r147, [%rd105];
st.shared.u32 [%rd103], %r147;
st.shared.u32 [%rd105], %r145;
add.s64 %rd107, %rd61, %rd99;
st.shared.u32 [%rd107], %r204;
st.shared.u32 [%rd6], %r14;

BB2_16:
bar.sync 0;
and.b32 %r149, %r3, 63;
sub.s32 %r150, %r13, %r149;
mul.wide.u32 %rd108, %r150, 4;
add.s64 %rd7, %rd92, %rd108;
mov.u64 %rd110, _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59282_34_non_const_s_val;
add.s64 %rd8, %rd110, %rd108;
add.s64 %rd9, %rd61, %rd108;
add.s32 %r151, %r150, 64;
mul.wide.u32 %rd112, %r151, 4;
add.s64 %rd10, %rd92, %rd112;
add.s64 %rd11, %rd110, %rd112;
add.s64 %rd12, %rd61, %rd112;
ld.shared.u32 %r24, [%rd9];
setp.ne.s32	%p11, %r24, 0;
@%p11 bra BB2_19;

ld.shared.u32 %r207, [%rd12];
setp.ne.s32	%p12, %r207, 0;
@%p12 bra BB2_19;

ld.shared.u32 %r209, [%rd7];
ld.shared.u32 %r208, [%rd10];
setp.le.u32	%p13, %r209, %r208;
@%p13 bra BB2_21;

BB2_19:
setp.ne.s32	%p14, %r24, 1;
@%p14 bra BB2_22;

ld.shared.u32 %r209, [%rd7];
ld.shared.u32 %r208, [%rd10];
ld.shared.u32 %r207, [%rd12];

BB2_21:
st.shared.u32 [%rd7], %r208;
st.shared.u32 [%rd10], %r209;
ld.shared.u32 %r152, [%rd8];
ld.shared.u32 %r153, [%rd11];
st.shared.u32 [%rd8], %r153;
st.shared.u32 [%rd11], %r152;
st.shared.u32 [%rd9], %r207;
st.shared.u32 [%rd12], %r24;

BB2_22:
bar.sync 0;
and.b32 %r155, %r3, 31;
sub.s32 %r156, %r13, %r155;
mul.wide.u32 %rd113, %r156, 4;
add.s64 %rd13, %rd92, %rd113;
add.s64 %rd14, %rd110, %rd113;
add.s64 %rd15, %rd61, %rd113;
add.s32 %r157, %r156, 32;
mul.wide.u32 %rd117, %r157, 4;
add.s64 %rd16, %rd92, %rd117;
add.s64 %rd17, %rd110, %rd117;
add.s64 %rd18, %rd61, %rd117;
ld.shared.u32 %r34, [%rd15];
setp.ne.s32	%p15, %r34, 0;
@%p15 bra BB2_25;

ld.shared.u32 %r210, [%rd18];
setp.ne.s32	%p16, %r210, 0;
@%p16 bra BB2_25;

ld.shared.u32 %r212, [%rd13];
ld.shared.u32 %r211, [%rd16];
setp.le.u32	%p17, %r212, %r211;
@%p17 bra BB2_27;

BB2_25:
setp.ne.s32	%p18, %r34, 1;
@%p18 bra BB2_28;

ld.shared.u32 %r212, [%rd13];
ld.shared.u32 %r211, [%rd16];
ld.shared.u32 %r210, [%rd18];

BB2_27:
st.shared.u32 [%rd13], %r211;
st.shared.u32 [%rd16], %r212;
ld.shared.u32 %r158, [%rd14];
ld.shared.u32 %r159, [%rd17];
st.shared.u32 [%rd14], %r159;
st.shared.u32 [%rd17], %r158;
st.shared.u32 [%rd15], %r210;
st.shared.u32 [%rd18], %r34;

BB2_28:
bar.sync 0;
and.b32 %r161, %r3, 15;
sub.s32 %r162, %r13, %r161;
mul.wide.u32 %rd118, %r162, 4;
add.s64 %rd19, %rd92, %rd118;
add.s64 %rd20, %rd110, %rd118;
add.s64 %rd21, %rd61, %rd118;
add.s32 %r163, %r162, 16;
mul.wide.u32 %rd122, %r163, 4;
add.s64 %rd22, %rd92, %rd122;
add.s64 %rd23, %rd110, %rd122;
add.s64 %rd24, %rd61, %rd122;
ld.shared.u32 %r44, [%rd21];
setp.ne.s32	%p19, %r44, 0;
@%p19 bra BB2_31;

ld.shared.u32 %r213, [%rd24];
setp.ne.s32	%p20, %r213, 0;
@%p20 bra BB2_31;

ld.shared.u32 %r215, [%rd19];
ld.shared.u32 %r214, [%rd22];
setp.le.u32	%p21, %r215, %r214;
@%p21 bra BB2_33;

BB2_31:
setp.ne.s32	%p22, %r44, 1;
@%p22 bra BB2_34;

ld.shared.u32 %r215, [%rd19];
ld.shared.u32 %r214, [%rd22];
ld.shared.u32 %r213, [%rd24];

BB2_33:
st.shared.u32 [%rd19], %r214;
st.shared.u32 [%rd22], %r215;
ld.shared.u32 %r164, [%rd20];
ld.shared.u32 %r165, [%rd23];
st.shared.u32 [%rd20], %r165;
st.shared.u32 [%rd23], %r164;
st.shared.u32 [%rd21], %r213;
st.shared.u32 [%rd24], %r44;

BB2_34:
bar.sync 0;
and.b32 %r167, %r3, 7;
sub.s32 %r168, %r13, %r167;
mul.wide.u32 %rd123, %r168, 4;
add.s64 %rd25, %rd92, %rd123;
add.s64 %rd26, %rd110, %rd123;
add.s64 %rd27, %rd61, %rd123;
add.s32 %r169, %r168, 8;
mul.wide.u32 %rd127, %r169, 4;
add.s64 %rd28, %rd92, %rd127;
add.s64 %rd29, %rd110, %rd127;
add.s64 %rd30, %rd61, %rd127;
ld.shared.u32 %r54, [%rd27];
setp.ne.s32	%p23, %r54, 0;
@%p23 bra BB2_37;

ld.shared.u32 %r216, [%rd30];
setp.ne.s32	%p24, %r216, 0;
@%p24 bra BB2_37;

ld.shared.u32 %r218, [%rd25];
ld.shared.u32 %r217, [%rd28];
setp.le.u32	%p25, %r218, %r217;
@%p25 bra BB2_39;

BB2_37:
setp.ne.s32	%p26, %r54, 1;
@%p26 bra BB2_40;

ld.shared.u32 %r218, [%rd25];
ld.shared.u32 %r217, [%rd28];
ld.shared.u32 %r216, [%rd30];

BB2_39:
st.shared.u32 [%rd25], %r217;
st.shared.u32 [%rd28], %r218;
ld.shared.u32 %r170, [%rd26];
ld.shared.u32 %r171, [%rd29];
st.shared.u32 [%rd26], %r171;
st.shared.u32 [%rd29], %r170;
st.shared.u32 [%rd27], %r216;
st.shared.u32 [%rd30], %r54;

BB2_40:
bar.sync 0;
and.b32 %r173, %r3, 3;
sub.s32 %r174, %r13, %r173;
mul.wide.u32 %rd128, %r174, 4;
add.s64 %rd31, %rd92, %rd128;
add.s64 %rd32, %rd110, %rd128;
add.s64 %rd33, %rd61, %rd128;
add.s32 %r175, %r174, 4;
mul.wide.u32 %rd132, %r175, 4;
add.s64 %rd34, %rd92, %rd132;
add.s64 %rd35, %rd110, %rd132;
add.s64 %rd36, %rd61, %rd132;
ld.shared.u32 %r64, [%rd33];
setp.ne.s32	%p27, %r64, 0;
@%p27 bra BB2_43;

ld.shared.u32 %r219, [%rd36];
setp.ne.s32	%p28, %r219, 0;
@%p28 bra BB2_43;

ld.shared.u32 %r221, [%rd31];
ld.shared.u32 %r220, [%rd34];
setp.le.u32	%p29, %r221, %r220;
@%p29 bra BB2_45;

BB2_43:
setp.ne.s32	%p30, %r64, 1;
@%p30 bra BB2_46;

ld.shared.u32 %r221, [%rd31];
ld.shared.u32 %r220, [%rd34];
ld.shared.u32 %r219, [%rd36];

BB2_45:
st.shared.u32 [%rd31], %r220;
st.shared.u32 [%rd34], %r221;
ld.shared.u32 %r176, [%rd32];
ld.shared.u32 %r177, [%rd35];
st.shared.u32 [%rd32], %r177;
st.shared.u32 [%rd35], %r176;
st.shared.u32 [%rd33], %r219;
st.shared.u32 [%rd36], %r64;

BB2_46:
bar.sync 0;
and.b32 %r179, %r3, 1;
sub.s32 %r180, %r13, %r179;
mul.wide.u32 %rd133, %r180, 4;
add.s64 %rd37, %rd92, %rd133;
add.s64 %rd38, %rd110, %rd133;
add.s64 %rd39, %rd61, %rd133;
add.s32 %r181, %r180, 2;
mul.wide.u32 %rd137, %r181, 4;
add.s64 %rd40, %rd92, %rd137;
add.s64 %rd41, %rd110, %rd137;
add.s64 %rd42, %rd61, %rd137;
ld.shared.u32 %r74, [%rd39];
setp.ne.s32	%p31, %r74, 0;
@%p31 bra BB2_49;

ld.shared.u32 %r222, [%rd42];
setp.ne.s32	%p32, %r222, 0;
@%p32 bra BB2_49;

ld.shared.u32 %r224, [%rd37];
ld.shared.u32 %r223, [%rd40];
setp.le.u32	%p33, %r224, %r223;
@%p33 bra BB2_51;

BB2_49:
setp.ne.s32	%p34, %r74, 1;
@%p34 bra BB2_52;

ld.shared.u32 %r224, [%rd37];
ld.shared.u32 %r223, [%rd40];
ld.shared.u32 %r222, [%rd42];

BB2_51:
st.shared.u32 [%rd37], %r223;
st.shared.u32 [%rd40], %r224;
ld.shared.u32 %r182, [%rd38];
ld.shared.u32 %r183, [%rd41];
st.shared.u32 [%rd38], %r183;
st.shared.u32 [%rd41], %r182;
st.shared.u32 [%rd39], %r222;
st.shared.u32 [%rd42], %r74;

BB2_52:
bar.sync 0;
mul.wide.u32 %rd138, %r13, 4;
add.s64 %rd43, %rd92, %rd138;
add.s64 %rd44, %rd110, %rd138;
add.s64 %rd45, %rd61, %rd138;
ld.shared.u32 %r84, [%rd45];
setp.ne.s32	%p35, %r84, 0;
@%p35 bra BB2_55;

ld.shared.u32 %r225, [%rd45+4];
setp.ne.s32	%p36, %r225, 0;
@%p36 bra BB2_55;

ld.shared.u32 %r227, [%rd43];
ld.shared.u32 %r226, [%rd43+4];
setp.le.u32	%p37, %r227, %r226;
@%p37 bra BB2_57;

BB2_55:
setp.ne.s32	%p38, %r84, 1;
@%p38 bra BB2_58;

ld.shared.u32 %r227, [%rd43];
ld.shared.u32 %r226, [%rd43+4];
ld.shared.u32 %r225, [%rd45+4];

BB2_57:
st.shared.u32 [%rd43], %r226;
st.shared.u32 [%rd43+4], %r227;
ld.shared.u32 %r184, [%rd44];
ld.shared.u32 %r185, [%rd44+4];
st.shared.u32 [%rd44], %r185;
st.shared.u32 [%rd44+4], %r184;
st.shared.u32 [%rd45], %r225;
st.shared.u32 [%rd45+4], %r84;

BB2_58:
bar.sync 0;
ld.shared.u32 %rd142, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_74_non_const_startDst];
add.s32 %r187, %r97, -1;
and.b32 %r189, %r100, %r187;
sub.s32 %r190, %r100, %r189;
shl.b32 %r191, %r190, 7;
cvt.u64.u32	%rd143, %r191;
add.s64 %rd46, %rd142, %rd143;
ld.shared.u32 %r94, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_45_non_const_lenSrcA];
setp.ge.u32	%p39, %r3, %r94;
@%p39 bra BB2_60;

mul.wide.u32 %rd145, %r3, 4;
add.s64 %rd147, %rd92, %rd145;
add.s64 %rd148, %rd46, %rd3;
cvta.to.global.u64 %rd149, %rd47;
shl.b64 %rd150, %rd148, 2;
add.s64 %rd151, %rd149, %rd150;
ld.shared.u32 %r194, [%rd147];
st.global.u32 [%rd151], %r194;
add.s64 %rd153, %rd110, %rd145;
cvta.to.global.u64 %rd154, %rd48;
add.s64 %rd155, %rd154, %rd150;
ld.shared.u32 %r195, [%rd153];
st.global.u32 [%rd155], %r195;

BB2_60:
ld.shared.u32 %r196, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59293_65_non_const_lenSrcB];
setp.ge.u32	%p40, %r3, %r196;
@%p40 bra BB2_62;

add.s32 %r199, %r94, %r3;
cvt.u64.u32	%rd156, %r199;
mul.wide.u32 %rd157, %r199, 4;
add.s64 %rd159, %rd92, %rd157;
add.s64 %rd160, %rd156, %rd46;
cvta.to.global.u64 %rd161, %rd47;
shl.b64 %rd162, %rd160, 2;
add.s64 %rd163, %rd161, %rd162;
ld.shared.u32 %r200, [%rd159];
st.global.u32 [%rd163], %r200;
add.s64 %rd165, %rd110, %rd157;
cvta.to.global.u64 %rd166, %rd48;
add.s64 %rd167, %rd166, %rd162;
ld.shared.u32 %r201, [%rd165];
st.global.u32 [%rd167], %r201;

BB2_62:
ret;
}



Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit
identifier = bitonic.cu

Fatbin ptx code:
================
arch = sm_30
code version = [4,0]
producer = cuda
host = linux
compile_size = 64bit
compressed
identifier = bitonic.cu






.version 4.0
.target sm_30
.address_size 64




















.visible .entry _Z23bitonicSortSharedKernelPjS_S_S_jj(
.param .u64 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_0,
.param .u64 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_1,
.param .u64 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_2,
.param .u64 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_3,
.param .u32 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_4,
.param .u32 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_5
)
{
.reg .pred %p<12>;
.reg .s32 %r<54>;
.reg .s64 %rd<41>;

	.shared .align 4 .b8 _Z23bitonicSortSharedKernelPjS_S_S_jj$__cuda_local_var_59224_34_non_const_s_key[4096];

	.shared .align 4 .b8 _Z23bitonicSortSharedKernelPjS_S_S_jj$__cuda_local_var_59225_34_non_const_s_val[4096];

ld.param.u64 %rd9, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_0];
ld.param.u64 %rd10, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_1];
ld.param.u64 %rd11, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_2];
ld.param.u64 %rd12, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_3];
ld.param.u32 %r18, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_4];
ld.param.u32 %r19, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_5];
mov.u32 %r20, %ctaid.x;
shl.b32 %r21, %r20, 10;
mov.u32 %r1, %tid.x;
add.s32 %r22, %r21, %r1;
cvta.to.global.u64 %rd13, %rd11;
mul.wide.u32 %rd14, %r22, 4;
add.s64 %rd15, %rd13, %rd14;
cvta.to.global.u64 %rd16, %rd12;
add.s64 %rd17, %rd16, %rd14;
mul.wide.u32 %rd18, %r1, 4;
mov.u64 %rd19, _Z23bitonicSortSharedKernelPjS_S_S_jj$__cuda_local_var_59224_34_non_const_s_key;
add.s64 %rd20, %rd19, %rd18;
ld.global.u32 %r23, [%rd15];
st.shared.u32 [%rd20], %r23;
mov.u64 %rd21, _Z23bitonicSortSharedKernelPjS_S_S_jj$__cuda_local_var_59225_34_non_const_s_val;
add.s64 %rd22, %rd21, %rd18;
ld.global.u32 %r24, [%rd17];
st.shared.u32 [%rd22], %r24;
ld.global.u32 %r25, [%rd15+2048];
st.shared.u32 [%rd20+2048], %r25;
ld.global.u32 %r26, [%rd17+2048];
st.shared.u32 [%rd22+2048], %r26;
setp.lt.u32	%p1, %r18, 3;
@%p1 bra BB0_7;

shl.b32 %r2, %r1, 1;
mov.u32 %r51, 2;

BB0_2:
shr.u32 %r52, %r51, 1;
and.b32 %r5, %r52, %r1;
setp.eq.s32	%p2, %r52, 0;
@%p2 bra BB0_6;

BB0_3:
bar.sync 0;
add.s32 %r30, %r52, -1;
and.b32 %r31, %r30, %r1;
sub.s32 %r32, %r2, %r31;
mul.wide.u32 %rd23, %r32, 4;
add.s64 %rd1, %rd19, %rd23;
add.s64 %rd2, %rd21, %rd23;
add.s32 %r33, %r32, %r52;
mul.wide.u32 %rd26, %r33, 4;
add.s64 %rd3, %rd19, %rd26;
add.s64 %rd4, %rd21, %rd26;
ld.shared.u32 %r7, [%rd3];
ld.shared.u32 %r8, [%rd1];
setp.gt.u32	%p3, %r8, %r7;
setp.ne.s32	%p4, %r5, 0;
xor.pred %p5, %p3, %p4;
@%p5 bra BB0_5;

st.shared.u32 [%rd1], %r7;
st.shared.u32 [%rd3], %r8;
ld.shared.u32 %r34, [%rd2];
ld.shared.u32 %r35, [%rd4];
st.shared.u32 [%rd2], %r35;
st.shared.u32 [%rd4], %r34;

BB0_5:
shr.u32 %r52, %r52, 1;
setp.ne.s32	%p6, %r52, 0;
@%p6 bra BB0_3;

BB0_6:
shl.b32 %r51, %r51, 1;
setp.lt.u32	%p7, %r51, %r18;
@%p7 bra BB0_2;

BB0_7:
shr.u32 %r53, %r18, 1;
setp.eq.s32	%p8, %r53, 0;
@%p8 bra BB0_12;

shl.b32 %r13, %r1, 1;

BB0_9:
bar.sync 0;
add.s32 %r36, %r53, -1;
and.b32 %r37, %r36, %r1;
sub.s32 %r38, %r13, %r37;
mul.wide.u32 %rd27, %r38, 4;
add.s64 %rd5, %rd19, %rd27;
add.s64 %rd6, %rd21, %rd27;
add.s32 %r39, %r38, %r53;
mul.wide.u32 %rd30, %r39, 4;
add.s64 %rd7, %rd19, %rd30;
add.s64 %rd8, %rd21, %rd30;
ld.shared.u32 %r15, [%rd7];
ld.shared.u32 %r16, [%rd5];
setp.gt.u32	%p9, %r16, %r15;
selp.u32	%r40, 1, 0, %p9;
setp.ne.s32	%p10, %r40, %r19;
@%p10 bra BB0_11;

st.shared.u32 [%rd5], %r15;
st.shared.u32 [%rd7], %r16;
ld.shared.u32 %r41, [%rd6];
ld.shared.u32 %r42, [%rd8];
st.shared.u32 [%rd6], %r42;
st.shared.u32 [%rd8], %r41;

BB0_11:
shr.u32 %r53, %r53, 1;
setp.ne.s32	%p11, %r53, 0;
@%p11 bra BB0_9;

BB0_12:
bar.sync 0;
mul.wide.u32 %rd31, %r1, 4;
add.s64 %rd33, %rd19, %rd31;
cvta.to.global.u64 %rd34, %rd9;
mul.wide.u32 %rd35, %r22, 4;
add.s64 %rd36, %rd34, %rd35;
ld.shared.u32 %r47, [%rd33];
st.global.u32 [%rd36], %r47;
add.s64 %rd38, %rd21, %rd31;
cvta.to.global.u64 %rd39, %rd10;
add.s64 %rd40, %rd39, %rd35;
ld.shared.u32 %r48, [%rd38];
st.global.u32 [%rd40], %r48;
ld.shared.u32 %r49, [%rd33+2048];
st.global.u32 [%rd36+2048], %r49;
ld.shared.u32 %r50, [%rd38+2048];
st.global.u32 [%rd40+2048], %r50;
ret;
}

.visible .entry _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj(
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_0,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_1,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_2,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_3,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_4,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_5,
.param .u32 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_6,
.param .u32 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_7
)
{
.reg .pred %p<41>;
.reg .s32 %r<228>;
.reg .s64 %rd<168>;

	.shared .align 4 .b8 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59354_34_non_const_s_key[1024];

	.shared .align 4 .b8 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59355_34_non_const_s_val[1024];

	.shared .align 4 .b8 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59356_34_non_const_s_inf[1024];

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_34_non_const_startSrcA;

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_45_non_const_lenSrcA;

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_54_non_const_startSrcB;

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_65_non_const_lenSrcB;

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_74_non_const_startDst;

ld.param.u64 %rd47, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_0];
ld.param.u64 %rd48, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_1];
ld.param.u64 %rd49, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_2];
ld.param.u64 %rd50, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_3];
ld.param.u64 %rd51, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_4];
ld.param.u64 %rd52, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_5];
ld.param.u32 %r95, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_6];
ld.param.u32 %r96, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_7];
shr.u32 %r97, %r95, 6;
and.b32 %r98, %r97, 33554431;
add.s32 %r99, %r98, -1;
mov.u32 %r100, %ctaid.x;
and.b32 %r1, %r100, %r99;
sub.s32 %r101, %r100, %r1;
shl.b32 %r2, %r101, 7;
cvt.u64.u32	%rd1, %r2;
mov.u32 %r3, %tid.x;
setp.ne.s32	%p1, %r3, 0;
@%p1 bra BB1_6;

cvta.to.global.u64 %rd53, %rd52;
cvta.to.global.u64 %rd54, %rd51;
sub.s32 %r102, %r96, %r95;
sub.s32 %r103, %r102, %r2;
min.u32 %r203, %r95, %r103;
and.b32 %r104, %r203, 127;
shr.u32 %r105, %r203, 7;
setp.ne.s32	%p2, %r104, 0;
selp.u32	%r106, 1, 0, %p2;
shr.u32 %r107, %r95, 7;
add.s32 %r108, %r105, %r107;
add.s32 %r5, %r108, %r106;
mul.wide.u32 %rd55, %r100, 4;
add.s64 %rd56, %rd54, %rd55;
ld.global.u32 %r6, [%rd56];
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_34_non_const_startSrcA], %r6;
add.s64 %rd2, %rd53, %rd55;
ld.global.u32 %r7, [%rd2];
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_54_non_const_startSrcB], %r7;
add.s32 %r110, %r7, %r6;
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_74_non_const_startDst], %r110;
add.s32 %r8, %r1, 1;
setp.ge.u32	%p3, %r8, %r5;
mov.u32 %r202, %r95;
@%p3 bra BB1_3;

mul.wide.u32 %rd58, %r100, 4;
add.s64 %rd59, %rd54, %rd58;
ld.global.u32 %r9, [%rd59+4];
mov.u32 %r202, %r9;

BB1_3:
mov.u32 %r10, %r202;
@%p3 bra BB1_5;

ld.global.u32 %r203, [%rd2+4];

BB1_5:
sub.s32 %r112, %r10, %r6;
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_45_non_const_lenSrcA], %r112;
sub.s32 %r113, %r203, %r7;
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_65_non_const_lenSrcB], %r113;

BB1_6:
cvt.u64.u32	%rd3, %r3;
mul.wide.u32 %rd60, %r3, 4;
mov.u64 %rd61, _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59356_34_non_const_s_inf;
add.s64 %rd4, %rd61, %rd60;
mov.u32 %r114, 1;
st.shared.u32 [%rd4], %r114;
st.shared.u32 [%rd4+512], %r114;
bar.sync 0;
ld.shared.u32 %r115, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_45_non_const_lenSrcA];
setp.ge.u32	%p5, %r3, %r115;
@%p5 bra BB1_8;

shl.b64 %rd62, %rd3, 2;
mov.u64 %rd63, _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59354_34_non_const_s_key;
add.s64 %rd64, %rd63, %rd62;
mov.u64 %rd65, _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59355_34_non_const_s_val;
add.s64 %rd66, %rd65, %rd62;
ld.shared.u32 %r116, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_34_non_const_startSrcA];
add.s32 %r117, %r116, %r3;
cvt.u64.u32	%rd67, %r117;
add.s64 %rd68, %rd67, %rd1;
cvta.to.global.u64 %rd69, %rd49;
shl.b64 %rd70, %rd68, 2;
add.s64 %rd71, %rd69, %rd70;
ld.global.u32 %r118, [%rd71];
st.shared.u32 [%rd64], %r118;
cvta.to.global.u64 %rd72, %rd50;
add.s64 %rd73, %rd72, %rd70;
ld.global.u32 %r119, [%rd73];
st.shared.u32 [%rd66], %r119;
mov.u32 %r120, 0;
st.shared.u32 [%rd4], %r120;

BB1_8:
ld.shared.u32 %r121, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_65_non_const_lenSrcB];
setp.ge.u32	%p6, %r3, %r121;
@%p6 bra BB1_10;

ld.shared.u32 %r122, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_54_non_const_startSrcB];
add.s32 %r123, %r3, %r95;
add.s32 %r124, %r123, %r122;
cvt.u64.u32	%rd74, %r124;
add.s64 %rd75, %rd74, %rd1;
cvta.to.global.u64 %rd76, %rd49;
shl.b64 %rd77, %rd75, 2;
add.s64 %rd78, %rd76, %rd77;
mov.u32 %r125, 255;
sub.s32 %r126, %r125, %r3;
mul.wide.u32 %rd79, %r126, 4;
mov.u64 %rd80, _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59354_34_non_const_s_key;
add.s64 %rd81, %rd80, %rd79;
ld.global.u32 %r127, [%rd78];
st.shared.u32 [%rd81], %r127;
cvta.to.global.u64 %rd82, %rd50;
add.s64 %rd83, %rd82, %rd77;
mov.u64 %rd84, _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59355_34_non_const_s_val;
add.s64 %rd85, %rd84, %rd79;
ld.global.u32 %r128, [%rd83];
st.shared.u32 [%rd85], %r128;
add.s64 %rd87, %rd61, %rd79;
mov.u32 %r129, 0;
st.shared.u32 [%rd87], %r129;

BB1_10:
shl.b32 %r13, %r3, 1;
bar.sync 0;
and.b32 %r130, %r3, 127;
sub.s32 %r131, %r13, %r130;
mul.wide.u32 %rd88, %r131, 4;
add.s64 %rd90, %rd61, %rd88;
add.s32 %r132, %r131, 128;
mul.wide.u32 %rd91, %r132, 4;
mov.u64 %rd92, _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59354_34_non_const_s_key;
add.s64 %rd5, %rd92, %rd91;
add.s64 %rd6, %rd61, %rd91;
ld.shared.u32 %r14, [%rd90];
setp.ne.s32	%p7, %r14, 0;
@%p7 bra BB1_13;

ld.shared.u32 %r204, [%rd6];
setp.ne.s32	%p8, %r204, 0;
@%p8 bra BB1_13;

mul.wide.u32 %rd93, %r131, 4;
add.s64 %rd95, %rd92, %rd93;
ld.shared.u32 %r205, [%rd5];
ld.shared.u32 %r206, [%rd95];
setp.gt.u32	%p9, %r206, %r205;
@%p9 bra BB1_15;

BB1_13:
setp.ne.s32	%p10, %r14, 1;
@%p10 bra BB1_16;

mul.wide.u32 %rd96, %r131, 4;
add.s64 %rd98, %rd92, %rd96;
ld.shared.u32 %r206, [%rd98];
ld.shared.u32 %r205, [%rd5];
ld.shared.u32 %r204, [%rd6];

BB1_15:
mul.wide.u32 %rd99, %r131, 4;
add.s64 %rd101, %rd92, %rd99;
st.shared.u32 [%rd101], %r205;
st.shared.u32 [%rd5], %r206;
mov.u64 %rd102, _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59355_34_non_const_s_val;
add.s64 %rd103, %rd102, %rd99;
ld.shared.u32 %r145, [%rd103];
mul.wide.u32 %rd104, %r132, 4;
add.s64 %rd105, %rd102, %rd104;
ld.shared.u32 %r147, [%rd105];
st.shared.u32 [%rd103], %r147;
st.shared.u32 [%rd105], %r145;
add.s64 %rd107, %rd61, %rd99;
st.shared.u32 [%rd107], %r204;
st.shared.u32 [%rd6], %r14;

BB1_16:
bar.sync 0;
and.b32 %r149, %r3, 63;
sub.s32 %r150, %r13, %r149;
mul.wide.u32 %rd108, %r150, 4;
add.s64 %rd7, %rd92, %rd108;
mov.u64 %rd110, _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59355_34_non_const_s_val;
add.s64 %rd8, %rd110, %rd108;
add.s64 %rd9, %rd61, %rd108;
add.s32 %r151, %r150, 64;
mul.wide.u32 %rd112, %r151, 4;
add.s64 %rd10, %rd92, %rd112;
add.s64 %rd11, %rd110, %rd112;
add.s64 %rd12, %rd61, %rd112;
ld.shared.u32 %r24, [%rd9];
setp.ne.s32	%p11, %r24, 0;
@%p11 bra BB1_19;

ld.shared.u32 %r207, [%rd12];
setp.ne.s32	%p12, %r207, 0;
@%p12 bra BB1_19;

ld.shared.u32 %r209, [%rd7];
ld.shared.u32 %r208, [%rd10];
setp.gt.u32	%p13, %r209, %r208;
@%p13 bra BB1_21;

BB1_19:
setp.ne.s32	%p14, %r24, 1;
@%p14 bra BB1_22;

ld.shared.u32 %r209, [%rd7];
ld.shared.u32 %r208, [%rd10];
ld.shared.u32 %r207, [%rd12];

BB1_21:
st.shared.u32 [%rd7], %r208;
st.shared.u32 [%rd10], %r209;
ld.shared.u32 %r152, [%rd8];
ld.shared.u32 %r153, [%rd11];
st.shared.u32 [%rd8], %r153;
st.shared.u32 [%rd11], %r152;
st.shared.u32 [%rd9], %r207;
st.shared.u32 [%rd12], %r24;

BB1_22:
bar.sync 0;
and.b32 %r155, %r3, 31;
sub.s32 %r156, %r13, %r155;
mul.wide.u32 %rd113, %r156, 4;
add.s64 %rd13, %rd92, %rd113;
add.s64 %rd14, %rd110, %rd113;
add.s64 %rd15, %rd61, %rd113;
add.s32 %r157, %r156, 32;
mul.wide.u32 %rd117, %r157, 4;
add.s64 %rd16, %rd92, %rd117;
add.s64 %rd17, %rd110, %rd117;
add.s64 %rd18, %rd61, %rd117;
ld.shared.u32 %r34, [%rd15];
setp.ne.s32	%p15, %r34, 0;
@%p15 bra BB1_25;

ld.shared.u32 %r210, [%rd18];
setp.ne.s32	%p16, %r210, 0;
@%p16 bra BB1_25;

ld.shared.u32 %r212, [%rd13];
ld.shared.u32 %r211, [%rd16];
setp.gt.u32	%p17, %r212, %r211;
@%p17 bra BB1_27;

BB1_25:
setp.ne.s32	%p18, %r34, 1;
@%p18 bra BB1_28;

ld.shared.u32 %r212, [%rd13];
ld.shared.u32 %r211, [%rd16];
ld.shared.u32 %r210, [%rd18];

BB1_27:
st.shared.u32 [%rd13], %r211;
st.shared.u32 [%rd16], %r212;
ld.shared.u32 %r158, [%rd14];
ld.shared.u32 %r159, [%rd17];
st.shared.u32 [%rd14], %r159;
st.shared.u32 [%rd17], %r158;
st.shared.u32 [%rd15], %r210;
st.shared.u32 [%rd18], %r34;

BB1_28:
bar.sync 0;
and.b32 %r161, %r3, 15;
sub.s32 %r162, %r13, %r161;
mul.wide.u32 %rd118, %r162, 4;
add.s64 %rd19, %rd92, %rd118;
add.s64 %rd20, %rd110, %rd118;
add.s64 %rd21, %rd61, %rd118;
add.s32 %r163, %r162, 16;
mul.wide.u32 %rd122, %r163, 4;
add.s64 %rd22, %rd92, %rd122;
add.s64 %rd23, %rd110, %rd122;
add.s64 %rd24, %rd61, %rd122;
ld.shared.u32 %r44, [%rd21];
setp.ne.s32	%p19, %r44, 0;
@%p19 bra BB1_31;

ld.shared.u32 %r213, [%rd24];
setp.ne.s32	%p20, %r213, 0;
@%p20 bra BB1_31;

ld.shared.u32 %r215, [%rd19];
ld.shared.u32 %r214, [%rd22];
setp.gt.u32	%p21, %r215, %r214;
@%p21 bra BB1_33;

BB1_31:
setp.ne.s32	%p22, %r44, 1;
@%p22 bra BB1_34;

ld.shared.u32 %r215, [%rd19];
ld.shared.u32 %r214, [%rd22];
ld.shared.u32 %r213, [%rd24];

BB1_33:
st.shared.u32 [%rd19], %r214;
st.shared.u32 [%rd22], %r215;
ld.shared.u32 %r164, [%rd20];
ld.shared.u32 %r165, [%rd23];
st.shared.u32 [%rd20], %r165;
st.shared.u32 [%rd23], %r164;
st.shared.u32 [%rd21], %r213;
st.shared.u32 [%rd24], %r44;

BB1_34:
bar.sync 0;
and.b32 %r167, %r3, 7;
sub.s32 %r168, %r13, %r167;
mul.wide.u32 %rd123, %r168, 4;
add.s64 %rd25, %rd92, %rd123;
add.s64 %rd26, %rd110, %rd123;
add.s64 %rd27, %rd61, %rd123;
add.s32 %r169, %r168, 8;
mul.wide.u32 %rd127, %r169, 4;
add.s64 %rd28, %rd92, %rd127;
add.s64 %rd29, %rd110, %rd127;
add.s64 %rd30, %rd61, %rd127;
ld.shared.u32 %r54, [%rd27];
setp.ne.s32	%p23, %r54, 0;
@%p23 bra BB1_37;

ld.shared.u32 %r216, [%rd30];
setp.ne.s32	%p24, %r216, 0;
@%p24 bra BB1_37;

ld.shared.u32 %r218, [%rd25];
ld.shared.u32 %r217, [%rd28];
setp.gt.u32	%p25, %r218, %r217;
@%p25 bra BB1_39;

BB1_37:
setp.ne.s32	%p26, %r54, 1;
@%p26 bra BB1_40;

ld.shared.u32 %r218, [%rd25];
ld.shared.u32 %r217, [%rd28];
ld.shared.u32 %r216, [%rd30];

BB1_39:
st.shared.u32 [%rd25], %r217;
st.shared.u32 [%rd28], %r218;
ld.shared.u32 %r170, [%rd26];
ld.shared.u32 %r171, [%rd29];
st.shared.u32 [%rd26], %r171;
st.shared.u32 [%rd29], %r170;
st.shared.u32 [%rd27], %r216;
st.shared.u32 [%rd30], %r54;

BB1_40:
bar.sync 0;
and.b32 %r173, %r3, 3;
sub.s32 %r174, %r13, %r173;
mul.wide.u32 %rd128, %r174, 4;
add.s64 %rd31, %rd92, %rd128;
add.s64 %rd32, %rd110, %rd128;
add.s64 %rd33, %rd61, %rd128;
add.s32 %r175, %r174, 4;
mul.wide.u32 %rd132, %r175, 4;
add.s64 %rd34, %rd92, %rd132;
add.s64 %rd35, %rd110, %rd132;
add.s64 %rd36, %rd61, %rd132;
ld.shared.u32 %r64, [%rd33];
setp.ne.s32	%p27, %r64, 0;
@%p27 bra BB1_43;

ld.shared.u32 %r219, [%rd36];
setp.ne.s32	%p28, %r219, 0;
@%p28 bra BB1_43;

ld.shared.u32 %r221, [%rd31];
ld.shared.u32 %r220, [%rd34];
setp.gt.u32	%p29, %r221, %r220;
@%p29 bra BB1_45;

BB1_43:
setp.ne.s32	%p30, %r64, 1;
@%p30 bra BB1_46;

ld.shared.u32 %r221, [%rd31];
ld.shared.u32 %r220, [%rd34];
ld.shared.u32 %r219, [%rd36];

BB1_45:
st.shared.u32 [%rd31], %r220;
st.shared.u32 [%rd34], %r221;
ld.shared.u32 %r176, [%rd32];
ld.shared.u32 %r177, [%rd35];
st.shared.u32 [%rd32], %r177;
st.shared.u32 [%rd35], %r176;
st.shared.u32 [%rd33], %r219;
st.shared.u32 [%rd36], %r64;

BB1_46:
bar.sync 0;
and.b32 %r179, %r3, 1;
sub.s32 %r180, %r13, %r179;
mul.wide.u32 %rd133, %r180, 4;
add.s64 %rd37, %rd92, %rd133;
add.s64 %rd38, %rd110, %rd133;
add.s64 %rd39, %rd61, %rd133;
add.s32 %r181, %r180, 2;
mul.wide.u32 %rd137, %r181, 4;
add.s64 %rd40, %rd92, %rd137;
add.s64 %rd41, %rd110, %rd137;
add.s64 %rd42, %rd61, %rd137;
ld.shared.u32 %r74, [%rd39];
setp.ne.s32	%p31, %r74, 0;
@%p31 bra BB1_49;

ld.shared.u32 %r222, [%rd42];
setp.ne.s32	%p32, %r222, 0;
@%p32 bra BB1_49;

ld.shared.u32 %r224, [%rd37];
ld.shared.u32 %r223, [%rd40];
setp.gt.u32	%p33, %r224, %r223;
@%p33 bra BB1_51;

BB1_49:
setp.ne.s32	%p34, %r74, 1;
@%p34 bra BB1_52;

ld.shared.u32 %r224, [%rd37];
ld.shared.u32 %r223, [%rd40];
ld.shared.u32 %r222, [%rd42];

BB1_51:
st.shared.u32 [%rd37], %r223;
st.shared.u32 [%rd40], %r224;
ld.shared.u32 %r182, [%rd38];
ld.shared.u32 %r183, [%rd41];
st.shared.u32 [%rd38], %r183;
st.shared.u32 [%rd41], %r182;
st.shared.u32 [%rd39], %r222;
st.shared.u32 [%rd42], %r74;

BB1_52:
bar.sync 0;
mul.wide.u32 %rd138, %r13, 4;
add.s64 %rd43, %rd92, %rd138;
add.s64 %rd44, %rd110, %rd138;
add.s64 %rd45, %rd61, %rd138;
ld.shared.u32 %r84, [%rd45];
setp.ne.s32	%p35, %r84, 0;
@%p35 bra BB1_55;

ld.shared.u32 %r225, [%rd45+4];
setp.ne.s32	%p36, %r225, 0;
@%p36 bra BB1_55;

ld.shared.u32 %r227, [%rd43];
ld.shared.u32 %r226, [%rd43+4];
setp.gt.u32	%p37, %r227, %r226;
@%p37 bra BB1_57;

BB1_55:
setp.ne.s32	%p38, %r84, 1;
@%p38 bra BB1_58;

ld.shared.u32 %r227, [%rd43];
ld.shared.u32 %r226, [%rd43+4];
ld.shared.u32 %r225, [%rd45+4];

BB1_57:
st.shared.u32 [%rd43], %r226;
st.shared.u32 [%rd43+4], %r227;
ld.shared.u32 %r184, [%rd44];
ld.shared.u32 %r185, [%rd44+4];
st.shared.u32 [%rd44], %r185;
st.shared.u32 [%rd44+4], %r184;
st.shared.u32 [%rd45], %r225;
st.shared.u32 [%rd45+4], %r84;

BB1_58:
bar.sync 0;
ld.shared.u32 %rd142, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_74_non_const_startDst];
add.s32 %r187, %r97, -1;
and.b32 %r189, %r100, %r187;
sub.s32 %r190, %r100, %r189;
shl.b32 %r191, %r190, 7;
cvt.u64.u32	%rd143, %r191;
add.s64 %rd46, %rd142, %rd143;
ld.shared.u32 %r94, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_45_non_const_lenSrcA];
setp.ge.u32	%p39, %r3, %r94;
@%p39 bra BB1_60;

mul.wide.u32 %rd145, %r3, 4;
add.s64 %rd147, %rd92, %rd145;
add.s64 %rd148, %rd46, %rd3;
cvta.to.global.u64 %rd149, %rd47;
shl.b64 %rd150, %rd148, 2;
add.s64 %rd151, %rd149, %rd150;
ld.shared.u32 %r194, [%rd147];
st.global.u32 [%rd151], %r194;
add.s64 %rd153, %rd110, %rd145;
cvta.to.global.u64 %rd154, %rd48;
add.s64 %rd155, %rd154, %rd150;
ld.shared.u32 %r195, [%rd153];
st.global.u32 [%rd155], %r195;

BB1_60:
ld.shared.u32 %r196, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_65_non_const_lenSrcB];
setp.ge.u32	%p40, %r3, %r196;
@%p40 bra BB1_62;

add.s32 %r199, %r94, %r3;
cvt.u64.u32	%rd156, %r199;
mul.wide.u32 %rd157, %r199, 4;
add.s64 %rd159, %rd92, %rd157;
add.s64 %rd160, %rd156, %rd46;
cvta.to.global.u64 %rd161, %rd47;
shl.b64 %rd162, %rd160, 2;
add.s64 %rd163, %rd161, %rd162;
ld.shared.u32 %r200, [%rd159];
st.global.u32 [%rd163], %r200;
add.s64 %rd165, %rd110, %rd157;
cvta.to.global.u64 %rd166, %rd48;
add.s64 %rd167, %rd166, %rd162;
ld.shared.u32 %r201, [%rd165];
st.global.u32 [%rd167], %r201;

BB1_62:
ret;
}

.visible .entry _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj(
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_0,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_1,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_2,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_3,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_4,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_5,
.param .u32 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_6,
.param .u32 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_7
)
{
.reg .pred %p<41>;
.reg .s32 %r<228>;
.reg .s64 %rd<168>;

	.shared .align 4 .b8 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59354_34_non_const_s_key[1024];

	.shared .align 4 .b8 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59355_34_non_const_s_val[1024];

	.shared .align 4 .b8 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59356_34_non_const_s_inf[1024];

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_34_non_const_startSrcA;

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_45_non_const_lenSrcA;

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_54_non_const_startSrcB;

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_65_non_const_lenSrcB;

	.shared .align 4 .u32 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_74_non_const_startDst;

ld.param.u64 %rd47, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_0];
ld.param.u64 %rd48, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_1];
ld.param.u64 %rd49, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_2];
ld.param.u64 %rd50, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_3];
ld.param.u64 %rd51, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_4];
ld.param.u64 %rd52, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_5];
ld.param.u32 %r95, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_6];
ld.param.u32 %r96, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_7];
shr.u32 %r97, %r95, 6;
and.b32 %r98, %r97, 33554431;
add.s32 %r99, %r98, -1;
mov.u32 %r100, %ctaid.x;
and.b32 %r1, %r100, %r99;
sub.s32 %r101, %r100, %r1;
shl.b32 %r2, %r101, 7;
cvt.u64.u32	%rd1, %r2;
mov.u32 %r3, %tid.x;
setp.ne.s32	%p1, %r3, 0;
@%p1 bra BB2_6;

cvta.to.global.u64 %rd53, %rd52;
cvta.to.global.u64 %rd54, %rd51;
sub.s32 %r102, %r96, %r95;
sub.s32 %r103, %r102, %r2;
min.u32 %r203, %r95, %r103;
and.b32 %r104, %r203, 127;
shr.u32 %r105, %r203, 7;
setp.ne.s32	%p2, %r104, 0;
selp.u32	%r106, 1, 0, %p2;
shr.u32 %r107, %r95, 7;
add.s32 %r108, %r105, %r107;
add.s32 %r5, %r108, %r106;
mul.wide.u32 %rd55, %r100, 4;
add.s64 %rd56, %rd54, %rd55;
ld.global.u32 %r6, [%rd56];
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_34_non_const_startSrcA], %r6;
add.s64 %rd2, %rd53, %rd55;
ld.global.u32 %r7, [%rd2];
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_54_non_const_startSrcB], %r7;
add.s32 %r110, %r7, %r6;
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_74_non_const_startDst], %r110;
add.s32 %r8, %r1, 1;
setp.ge.u32	%p3, %r8, %r5;
mov.u32 %r202, %r95;
@%p3 bra BB2_3;

mul.wide.u32 %rd58, %r100, 4;
add.s64 %rd59, %rd54, %rd58;
ld.global.u32 %r9, [%rd59+4];
mov.u32 %r202, %r9;

BB2_3:
mov.u32 %r10, %r202;
@%p3 bra BB2_5;

ld.global.u32 %r203, [%rd2+4];

BB2_5:
sub.s32 %r112, %r10, %r6;
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_45_non_const_lenSrcA], %r112;
sub.s32 %r113, %r203, %r7;
st.shared.u32 [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_65_non_const_lenSrcB], %r113;

BB2_6:
cvt.u64.u32	%rd3, %r3;
mul.wide.u32 %rd60, %r3, 4;
mov.u64 %rd61, _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59356_34_non_const_s_inf;
add.s64 %rd4, %rd61, %rd60;
mov.u32 %r114, 1;
st.shared.u32 [%rd4], %r114;
st.shared.u32 [%rd4+512], %r114;
bar.sync 0;
ld.shared.u32 %r115, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_45_non_const_lenSrcA];
setp.ge.u32	%p5, %r3, %r115;
@%p5 bra BB2_8;

shl.b64 %rd62, %rd3, 2;
mov.u64 %rd63, _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59354_34_non_const_s_key;
add.s64 %rd64, %rd63, %rd62;
mov.u64 %rd65, _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59355_34_non_const_s_val;
add.s64 %rd66, %rd65, %rd62;
ld.shared.u32 %r116, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_34_non_const_startSrcA];
add.s32 %r117, %r116, %r3;
cvt.u64.u32	%rd67, %r117;
add.s64 %rd68, %rd67, %rd1;
cvta.to.global.u64 %rd69, %rd49;
shl.b64 %rd70, %rd68, 2;
add.s64 %rd71, %rd69, %rd70;
ld.global.u32 %r118, [%rd71];
st.shared.u32 [%rd64], %r118;
cvta.to.global.u64 %rd72, %rd50;
add.s64 %rd73, %rd72, %rd70;
ld.global.u32 %r119, [%rd73];
st.shared.u32 [%rd66], %r119;
mov.u32 %r120, 0;
st.shared.u32 [%rd4], %r120;

BB2_8:
ld.shared.u32 %r121, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_65_non_const_lenSrcB];
setp.ge.u32	%p6, %r3, %r121;
@%p6 bra BB2_10;

ld.shared.u32 %r122, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_54_non_const_startSrcB];
add.s32 %r123, %r3, %r95;
add.s32 %r124, %r123, %r122;
cvt.u64.u32	%rd74, %r124;
add.s64 %rd75, %rd74, %rd1;
cvta.to.global.u64 %rd76, %rd49;
shl.b64 %rd77, %rd75, 2;
add.s64 %rd78, %rd76, %rd77;
mov.u32 %r125, 255;
sub.s32 %r126, %r125, %r3;
mul.wide.u32 %rd79, %r126, 4;
mov.u64 %rd80, _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59354_34_non_const_s_key;
add.s64 %rd81, %rd80, %rd79;
ld.global.u32 %r127, [%rd78];
st.shared.u32 [%rd81], %r127;
cvta.to.global.u64 %rd82, %rd50;
add.s64 %rd83, %rd82, %rd77;
mov.u64 %rd84, _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59355_34_non_const_s_val;
add.s64 %rd85, %rd84, %rd79;
ld.global.u32 %r128, [%rd83];
st.shared.u32 [%rd85], %r128;
add.s64 %rd87, %rd61, %rd79;
mov.u32 %r129, 0;
st.shared.u32 [%rd87], %r129;

BB2_10:
shl.b32 %r13, %r3, 1;
bar.sync 0;
and.b32 %r130, %r3, 127;
sub.s32 %r131, %r13, %r130;
mul.wide.u32 %rd88, %r131, 4;
add.s64 %rd90, %rd61, %rd88;
add.s32 %r132, %r131, 128;
mul.wide.u32 %rd91, %r132, 4;
mov.u64 %rd92, _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59354_34_non_const_s_key;
add.s64 %rd5, %rd92, %rd91;
add.s64 %rd6, %rd61, %rd91;
ld.shared.u32 %r14, [%rd90];
setp.ne.s32	%p7, %r14, 0;
@%p7 bra BB2_13;

ld.shared.u32 %r204, [%rd6];
setp.ne.s32	%p8, %r204, 0;
@%p8 bra BB2_13;

mul.wide.u32 %rd93, %r131, 4;
add.s64 %rd95, %rd92, %rd93;
ld.shared.u32 %r205, [%rd5];
ld.shared.u32 %r206, [%rd95];
setp.le.u32	%p9, %r206, %r205;
@%p9 bra BB2_15;

BB2_13:
setp.ne.s32	%p10, %r14, 1;
@%p10 bra BB2_16;

mul.wide.u32 %rd96, %r131, 4;
add.s64 %rd98, %rd92, %rd96;
ld.shared.u32 %r206, [%rd98];
ld.shared.u32 %r205, [%rd5];
ld.shared.u32 %r204, [%rd6];

BB2_15:
mul.wide.u32 %rd99, %r131, 4;
add.s64 %rd101, %rd92, %rd99;
st.shared.u32 [%rd101], %r205;
st.shared.u32 [%rd5], %r206;
mov.u64 %rd102, _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59355_34_non_const_s_val;
add.s64 %rd103, %rd102, %rd99;
ld.shared.u32 %r145, [%rd103];
mul.wide.u32 %rd104, %r132, 4;
add.s64 %rd105, %rd102, %rd104;
ld.shared.u32 %r147, [%rd105];
st.shared.u32 [%rd103], %r147;
st.shared.u32 [%rd105], %r145;
add.s64 %rd107, %rd61, %rd99;
st.shared.u32 [%rd107], %r204;
st.shared.u32 [%rd6], %r14;

BB2_16:
bar.sync 0;
and.b32 %r149, %r3, 63;
sub.s32 %r150, %r13, %r149;
mul.wide.u32 %rd108, %r150, 4;
add.s64 %rd7, %rd92, %rd108;
mov.u64 %rd110, _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59355_34_non_const_s_val;
add.s64 %rd8, %rd110, %rd108;
add.s64 %rd9, %rd61, %rd108;
add.s32 %r151, %r150, 64;
mul.wide.u32 %rd112, %r151, 4;
add.s64 %rd10, %rd92, %rd112;
add.s64 %rd11, %rd110, %rd112;
add.s64 %rd12, %rd61, %rd112;
ld.shared.u32 %r24, [%rd9];
setp.ne.s32	%p11, %r24, 0;
@%p11 bra BB2_19;

ld.shared.u32 %r207, [%rd12];
setp.ne.s32	%p12, %r207, 0;
@%p12 bra BB2_19;

ld.shared.u32 %r209, [%rd7];
ld.shared.u32 %r208, [%rd10];
setp.le.u32	%p13, %r209, %r208;
@%p13 bra BB2_21;

BB2_19:
setp.ne.s32	%p14, %r24, 1;
@%p14 bra BB2_22;

ld.shared.u32 %r209, [%rd7];
ld.shared.u32 %r208, [%rd10];
ld.shared.u32 %r207, [%rd12];

BB2_21:
st.shared.u32 [%rd7], %r208;
st.shared.u32 [%rd10], %r209;
ld.shared.u32 %r152, [%rd8];
ld.shared.u32 %r153, [%rd11];
st.shared.u32 [%rd8], %r153;
st.shared.u32 [%rd11], %r152;
st.shared.u32 [%rd9], %r207;
st.shared.u32 [%rd12], %r24;

BB2_22:
bar.sync 0;
and.b32 %r155, %r3, 31;
sub.s32 %r156, %r13, %r155;
mul.wide.u32 %rd113, %r156, 4;
add.s64 %rd13, %rd92, %rd113;
add.s64 %rd14, %rd110, %rd113;
add.s64 %rd15, %rd61, %rd113;
add.s32 %r157, %r156, 32;
mul.wide.u32 %rd117, %r157, 4;
add.s64 %rd16, %rd92, %rd117;
add.s64 %rd17, %rd110, %rd117;
add.s64 %rd18, %rd61, %rd117;
ld.shared.u32 %r34, [%rd15];
setp.ne.s32	%p15, %r34, 0;
@%p15 bra BB2_25;

ld.shared.u32 %r210, [%rd18];
setp.ne.s32	%p16, %r210, 0;
@%p16 bra BB2_25;

ld.shared.u32 %r212, [%rd13];
ld.shared.u32 %r211, [%rd16];
setp.le.u32	%p17, %r212, %r211;
@%p17 bra BB2_27;

BB2_25:
setp.ne.s32	%p18, %r34, 1;
@%p18 bra BB2_28;

ld.shared.u32 %r212, [%rd13];
ld.shared.u32 %r211, [%rd16];
ld.shared.u32 %r210, [%rd18];

BB2_27:
st.shared.u32 [%rd13], %r211;
st.shared.u32 [%rd16], %r212;
ld.shared.u32 %r158, [%rd14];
ld.shared.u32 %r159, [%rd17];
st.shared.u32 [%rd14], %r159;
st.shared.u32 [%rd17], %r158;
st.shared.u32 [%rd15], %r210;
st.shared.u32 [%rd18], %r34;

BB2_28:
bar.sync 0;
and.b32 %r161, %r3, 15;
sub.s32 %r162, %r13, %r161;
mul.wide.u32 %rd118, %r162, 4;
add.s64 %rd19, %rd92, %rd118;
add.s64 %rd20, %rd110, %rd118;
add.s64 %rd21, %rd61, %rd118;
add.s32 %r163, %r162, 16;
mul.wide.u32 %rd122, %r163, 4;
add.s64 %rd22, %rd92, %rd122;
add.s64 %rd23, %rd110, %rd122;
add.s64 %rd24, %rd61, %rd122;
ld.shared.u32 %r44, [%rd21];
setp.ne.s32	%p19, %r44, 0;
@%p19 bra BB2_31;

ld.shared.u32 %r213, [%rd24];
setp.ne.s32	%p20, %r213, 0;
@%p20 bra BB2_31;

ld.shared.u32 %r215, [%rd19];
ld.shared.u32 %r214, [%rd22];
setp.le.u32	%p21, %r215, %r214;
@%p21 bra BB2_33;

BB2_31:
setp.ne.s32	%p22, %r44, 1;
@%p22 bra BB2_34;

ld.shared.u32 %r215, [%rd19];
ld.shared.u32 %r214, [%rd22];
ld.shared.u32 %r213, [%rd24];

BB2_33:
st.shared.u32 [%rd19], %r214;
st.shared.u32 [%rd22], %r215;
ld.shared.u32 %r164, [%rd20];
ld.shared.u32 %r165, [%rd23];
st.shared.u32 [%rd20], %r165;
st.shared.u32 [%rd23], %r164;
st.shared.u32 [%rd21], %r213;
st.shared.u32 [%rd24], %r44;

BB2_34:
bar.sync 0;
and.b32 %r167, %r3, 7;
sub.s32 %r168, %r13, %r167;
mul.wide.u32 %rd123, %r168, 4;
add.s64 %rd25, %rd92, %rd123;
add.s64 %rd26, %rd110, %rd123;
add.s64 %rd27, %rd61, %rd123;
add.s32 %r169, %r168, 8;
mul.wide.u32 %rd127, %r169, 4;
add.s64 %rd28, %rd92, %rd127;
add.s64 %rd29, %rd110, %rd127;
add.s64 %rd30, %rd61, %rd127;
ld.shared.u32 %r54, [%rd27];
setp.ne.s32	%p23, %r54, 0;
@%p23 bra BB2_37;

ld.shared.u32 %r216, [%rd30];
setp.ne.s32	%p24, %r216, 0;
@%p24 bra BB2_37;

ld.shared.u32 %r218, [%rd25];
ld.shared.u32 %r217, [%rd28];
setp.le.u32	%p25, %r218, %r217;
@%p25 bra BB2_39;

BB2_37:
setp.ne.s32	%p26, %r54, 1;
@%p26 bra BB2_40;

ld.shared.u32 %r218, [%rd25];
ld.shared.u32 %r217, [%rd28];
ld.shared.u32 %r216, [%rd30];

BB2_39:
st.shared.u32 [%rd25], %r217;
st.shared.u32 [%rd28], %r218;
ld.shared.u32 %r170, [%rd26];
ld.shared.u32 %r171, [%rd29];
st.shared.u32 [%rd26], %r171;
st.shared.u32 [%rd29], %r170;
st.shared.u32 [%rd27], %r216;
st.shared.u32 [%rd30], %r54;

BB2_40:
bar.sync 0;
and.b32 %r173, %r3, 3;
sub.s32 %r174, %r13, %r173;
mul.wide.u32 %rd128, %r174, 4;
add.s64 %rd31, %rd92, %rd128;
add.s64 %rd32, %rd110, %rd128;
add.s64 %rd33, %rd61, %rd128;
add.s32 %r175, %r174, 4;
mul.wide.u32 %rd132, %r175, 4;
add.s64 %rd34, %rd92, %rd132;
add.s64 %rd35, %rd110, %rd132;
add.s64 %rd36, %rd61, %rd132;
ld.shared.u32 %r64, [%rd33];
setp.ne.s32	%p27, %r64, 0;
@%p27 bra BB2_43;

ld.shared.u32 %r219, [%rd36];
setp.ne.s32	%p28, %r219, 0;
@%p28 bra BB2_43;

ld.shared.u32 %r221, [%rd31];
ld.shared.u32 %r220, [%rd34];
setp.le.u32	%p29, %r221, %r220;
@%p29 bra BB2_45;

BB2_43:
setp.ne.s32	%p30, %r64, 1;
@%p30 bra BB2_46;

ld.shared.u32 %r221, [%rd31];
ld.shared.u32 %r220, [%rd34];
ld.shared.u32 %r219, [%rd36];

BB2_45:
st.shared.u32 [%rd31], %r220;
st.shared.u32 [%rd34], %r221;
ld.shared.u32 %r176, [%rd32];
ld.shared.u32 %r177, [%rd35];
st.shared.u32 [%rd32], %r177;
st.shared.u32 [%rd35], %r176;
st.shared.u32 [%rd33], %r219;
st.shared.u32 [%rd36], %r64;

BB2_46:
bar.sync 0;
and.b32 %r179, %r3, 1;
sub.s32 %r180, %r13, %r179;
mul.wide.u32 %rd133, %r180, 4;
add.s64 %rd37, %rd92, %rd133;
add.s64 %rd38, %rd110, %rd133;
add.s64 %rd39, %rd61, %rd133;
add.s32 %r181, %r180, 2;
mul.wide.u32 %rd137, %r181, 4;
add.s64 %rd40, %rd92, %rd137;
add.s64 %rd41, %rd110, %rd137;
add.s64 %rd42, %rd61, %rd137;
ld.shared.u32 %r74, [%rd39];
setp.ne.s32	%p31, %r74, 0;
@%p31 bra BB2_49;

ld.shared.u32 %r222, [%rd42];
setp.ne.s32	%p32, %r222, 0;
@%p32 bra BB2_49;

ld.shared.u32 %r224, [%rd37];
ld.shared.u32 %r223, [%rd40];
setp.le.u32	%p33, %r224, %r223;
@%p33 bra BB2_51;

BB2_49:
setp.ne.s32	%p34, %r74, 1;
@%p34 bra BB2_52;

ld.shared.u32 %r224, [%rd37];
ld.shared.u32 %r223, [%rd40];
ld.shared.u32 %r222, [%rd42];

BB2_51:
st.shared.u32 [%rd37], %r223;
st.shared.u32 [%rd40], %r224;
ld.shared.u32 %r182, [%rd38];
ld.shared.u32 %r183, [%rd41];
st.shared.u32 [%rd38], %r183;
st.shared.u32 [%rd41], %r182;
st.shared.u32 [%rd39], %r222;
st.shared.u32 [%rd42], %r74;

BB2_52:
bar.sync 0;
mul.wide.u32 %rd138, %r13, 4;
add.s64 %rd43, %rd92, %rd138;
add.s64 %rd44, %rd110, %rd138;
add.s64 %rd45, %rd61, %rd138;
ld.shared.u32 %r84, [%rd45];
setp.ne.s32	%p35, %r84, 0;
@%p35 bra BB2_55;

ld.shared.u32 %r225, [%rd45+4];
setp.ne.s32	%p36, %r225, 0;
@%p36 bra BB2_55;

ld.shared.u32 %r227, [%rd43];
ld.shared.u32 %r226, [%rd43+4];
setp.le.u32	%p37, %r227, %r226;
@%p37 bra BB2_57;

BB2_55:
setp.ne.s32	%p38, %r84, 1;
@%p38 bra BB2_58;

ld.shared.u32 %r227, [%rd43];
ld.shared.u32 %r226, [%rd43+4];
ld.shared.u32 %r225, [%rd45+4];

BB2_57:
st.shared.u32 [%rd43], %r226;
st.shared.u32 [%rd43+4], %r227;
ld.shared.u32 %r184, [%rd44];
ld.shared.u32 %r185, [%rd44+4];
st.shared.u32 [%rd44], %r185;
st.shared.u32 [%rd44+4], %r184;
st.shared.u32 [%rd45], %r225;
st.shared.u32 [%rd45+4], %r84;

BB2_58:
bar.sync 0;
ld.shared.u32 %rd142, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_74_non_const_startDst];
add.s32 %r187, %r97, -1;
and.b32 %r189, %r100, %r187;
sub.s32 %r190, %r100, %r189;
shl.b32 %r191, %r190, 7;
cvt.u64.u32	%rd143, %r191;
add.s64 %rd46, %rd142, %rd143;
ld.shared.u32 %r94, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_45_non_const_lenSrcA];
setp.ge.u32	%p39, %r3, %r94;
@%p39 bra BB2_60;

mul.wide.u32 %rd145, %r3, 4;
add.s64 %rd147, %rd92, %rd145;
add.s64 %rd148, %rd46, %rd3;
cvta.to.global.u64 %rd149, %rd47;
shl.b64 %rd150, %rd148, 2;
add.s64 %rd151, %rd149, %rd150;
ld.shared.u32 %r194, [%rd147];
st.global.u32 [%rd151], %r194;
add.s64 %rd153, %rd110, %rd145;
cvta.to.global.u64 %rd154, %rd48;
add.s64 %rd155, %rd154, %rd150;
ld.shared.u32 %r195, [%rd153];
st.global.u32 [%rd155], %r195;

BB2_60:
ld.shared.u32 %r196, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59366_65_non_const_lenSrcB];
setp.ge.u32	%p40, %r3, %r196;
@%p40 bra BB2_62;

add.s32 %r199, %r94, %r3;
cvt.u64.u32	%rd156, %r199;
mul.wide.u32 %rd157, %r199, 4;
add.s64 %rd159, %rd92, %rd157;
add.s64 %rd160, %rd156, %rd46;
cvta.to.global.u64 %rd161, %rd47;
shl.b64 %rd162, %rd160, 2;
add.s64 %rd163, %rd161, %rd162;
ld.shared.u32 %r200, [%rd159];
st.global.u32 [%rd163], %r200;
add.s64 %rd165, %rd110, %rd157;
cvta.to.global.u64 %rd166, %rd48;
add.s64 %rd167, %rd166, %rd162;
ld.shared.u32 %r201, [%rd165];
st.global.u32 [%rd167], %r201;

BB2_62:
ret;
}



Fatbin elf code:
================
arch = sm_10
code version = [1,2]
producer = cuda
host = linux
compile_size = 64bit
identifier = mergeSort.cu

Fatbin ptx code:
================
arch = sm_10
code version = [1,4]
producer = cuda
host = linux
compile_size = 64bit
compressed
identifier = mergeSort.cu
	.version 1.4
.target sm_10, map_f64_to_f32

	


	
	


	
	
	
	
	
	
	

.file	1	"<command-line>"
.file	2	"/tmp/tmpxft_00006572_00000000-15_mergeSort.compute_10.cudafe2.gpu"
.file	3	"/usr/lib/gcc/x86_64-linux-gnu/4.6/include/stddef.h"
.file	4	"/home/paperspace/cudax/cuda/include/crt/device_runtime.h"
.file	5	"/home/paperspace/cudax/cuda/include/host_defines.h"
.file	6	"/home/paperspace/cudax/cuda/include/builtin_types.h"
.file	7	"/home/paperspace/cudax/cuda/include/device_types.h"
.file	8	"/home/paperspace/cudax/cuda/include/driver_types.h"
.file	9	"/home/paperspace/cudax/cuda/include/surface_types.h"
.file	10	"/home/paperspace/cudax/cuda/include/texture_types.h"
.file	11	"/home/paperspace/cudax/cuda/include/vector_types.h"
.file	12	"/home/paperspace/cudax/cuda/include/device_launch_parameters.h"
.file	13	"/home/paperspace/cudax/cuda/include/crt/storage_class.h"
.file	14	"/usr/include/x86_64-linux-gnu/sys/types.h"
.file	15	"mergeSort.cu"
.file	16	"/home/paperspace/cudax/cuda/include/common_functions.h"
.file	17	"/home/paperspace/cudax/cuda/include/math_functions.h"
.file	18	"/home/paperspace/cudax/cuda/include/math_constants.h"
.file	19	"/home/paperspace/cudax/cuda/include/device_functions.h"
.file	20	"/home/paperspace/cudax/cuda/include/sm_11_atomic_functions.h"
.file	21	"/home/paperspace/cudax/cuda/include/sm_12_atomic_functions.h"
.file	22	"/home/paperspace/cudax/cuda/include/sm_13_double_functions.h"
.file	23	"/home/paperspace/cudax/cuda/include/sm_20_atomic_functions.h"
.file	24	"/home/paperspace/cudax/cuda/include/sm_32_atomic_functions.h"
.file	25	"/home/paperspace/cudax/cuda/include/sm_35_atomic_functions.h"
.file	26	"/home/paperspace/cudax/cuda/include/sm_20_intrinsics.h"
.file	27	"/home/paperspace/cudax/cuda/include/sm_30_intrinsics.h"
.file	28	"/home/paperspace/cudax/cuda/include/sm_32_intrinsics.h"
.file	29	"/home/paperspace/cudax/cuda/include/sm_35_intrinsics.h"
.file	30	"/home/paperspace/cudax/cuda/include/surface_functions.h"
.file	31	"/home/paperspace/cudax/cuda/include/texture_fetch_functions.h"
.file	32	"/home/paperspace/cudax/cuda/include/texture_indirect_functions.h"
.file	33	"/home/paperspace/cudax/cuda/include/surface_indirect_functions.h"
.file	34	"/home/paperspace/cudax/cuda/include/math_functions_dbl_ptx1.h"


.entry _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j (
.param .u64 __cudaparm__Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j___val_paramd_DstKey,
.param .u64 __cudaparm__Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j___val_paramd_DstVal,
.param .u64 __cudaparm__Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j___val_paramd_SrcKey,
.param .u64 __cudaparm__Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j___val_paramd_SrcVal,
.param .u32 __cudaparm__Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_arrayLength)
{
.reg .u16 %rh<3>;
.reg .u32 %r<42>;
.reg .u64 %rd<47>;
.reg .pred %p<9>;
.shared .align 4 .b8 __cuda___cuda_local_var_41099_34_non_const_s_val36[4096];
.shared .align 4 .b8 __cuda___cuda_local_var_41098_34_non_const_s_key4132[4096];
.loc	15	94	0
$LDWbegin__Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j:
mov.u64 %rd1, __cuda___cuda_local_var_41099_34_non_const_s_val36;
mov.u64 %rd2, __cuda___cuda_local_var_41098_34_non_const_s_key4132;
.loc	15	103	0
mov.u16 %rh1, %ctaid.x;
mul.wide.u16 %r1, %rh1, 1024;
cvt.u32.u16 %r2, %tid.x;
cvt.u64.u32 %rd3, %r2;
mul.wide.u32 %rd4, %r2, 4;
add.u64 %rd5, %rd4, %rd2;
add.u32 %r3, %r1, %r2;
cvt.u64.u32 %rd6, %r3;
mul.wide.u32 %rd7, %r3, 4;
ld.param.u64 %rd8, [__cudaparm__Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j___val_paramd_SrcKey];
add.u64 %rd9, %rd8, %rd7;
ld.global.u32 %r4, [%rd9+0];
st.shared.u32 [%rd5+0], %r4;
.loc	15	104	0
add.u64 %rd10, %rd4, %rd1;
ld.param.u64 %rd11, [__cudaparm__Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j___val_paramd_SrcVal];
add.u64 %rd12, %rd11, %rd7;
ld.global.u32 %r5, [%rd12+0];
st.shared.u32 [%rd10+0], %r5;
.loc	15	105	0
ld.global.u32 %r6, [%rd9+2048];
st.shared.u32 [%rd5+2048], %r6;
.loc	15	106	0
ld.global.u32 %r7, [%rd12+2048];
st.shared.u32 [%rd10+2048], %r7;
ld.param.u32 %r8, [__cudaparm__Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_arrayLength];
mov.u32 %r9, 1;
setp.le.u32 %p1, %r8, %r9;
@%p1 bra $Lt_0_7426;
mov.u32 %r10, 1;
$Lt_0_7938:

	.loc	15	113	0
bar.sync 0;
.loc	15	114	0
sub.u32 %r11, %r10, 1;
and.b32 %r12, %r11, %r2;
sub.u32 %r13, %r2, %r12;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
mul.lo.u32 %r14, %r13, 2;
cvt.u64.u32 %rd15, %r14;
mul.wide.u32 %rd16, %r14, 4;
add.u64 %rd17, %rd16, %rd2;
add.u64 %rd18, %rd14, %rd17;
ld.shared.u32 %r15, [%rd18+0];
.loc	15	115	0
add.u64 %rd19, %rd16, %rd1;
add.u64 %rd20, %rd14, %rd19;
ld.shared.u32 %r16, [%rd20+0];
.loc	15	116	0
add.u32 %r17, %r12, %r10;
cvt.u64.u32 %rd21, %r17;
mul.wide.u32 %rd22, %r17, 4;
add.u64 %rd23, %rd22, %rd17;
ld.shared.u32 %r18, [%rd23+0];
.loc	15	117	0
add.u64 %rd24, %rd22, %rd19;
ld.shared.u32 %r19, [%rd24+0];
.loc	15	118	0
mov.s32 %r20, %r10;
mov.u32 %r21, 0;
setp.eq.u32 %p2, %r10, %r21;
@!%p2 bra $Lt_0_8962;
.loc	15	72	0
mov.u32 %r22, 0;
bra.uni $LDWendi__Z21binarySearchExclusiveILj1EEjjPjjj_331_3;
$Lt_0_8962:
cvt.u64.u32 %rd25, %r10;
mul.wide.u32 %rd26, %r10, 4;
add.u64 %rd27, %rd17, %rd26;
mov.u32 %r23, 0;
$Lt_0_9218:
.loc	15	76	0
add.u32 %r24, %r20, %r23;
min.u32 %r25, %r24, %r10;
cvt.u64.u32 %rd28, %r25;
mul.wide.u32 %rd29, %r25, 4;
add.u64 %rd30, %rd27, %rd29;
ld.shared.u32 %r26, [%rd30+-4];
.loc	15	114	0
ld.shared.u32 %r15, [%rd18+0];
.loc	15	76	0
setp.lt.u32 %p3, %r26, %r15;
selp.u32 %r23, %r25, %r23, %p3;
.loc	15	75	0
shr.u32 %r20, %r20, 1;
mov.u32 %r27, 0;
setp.ne.u32 %p4, %r20, %r27;
@%p4 bra $Lt_0_9218;
.loc	15	81	0
mov.s32 %r22, %r23;
$LDWendi__Z21binarySearchExclusiveILj1EEjjPjjj_331_3:
.loc	15	119	0
mov.s32 %r28, %r10;
@!%p2 bra $Lt_0_10498;
.loc	15	58	0
mov.u32 %r29, 0;
bra.uni $LDWendi__Z21binarySearchInclusiveILj1EEjjPjjj_331_1;
$Lt_0_10498:
mov.u32 %r30, 0;
$Lt_0_10754:
.loc	15	62	0
add.u32 %r31, %r28, %r30;
min.u32 %r32, %r31, %r10;
cvt.u64.u32 %rd31, %r32;
mul.wide.u32 %rd32, %r32, 4;
add.u64 %rd33, %rd17, %rd32;
ld.shared.u32 %r33, [%rd33+-4];
.loc	15	116	0
ld.shared.u32 %r18, [%rd23+0];
.loc	15	62	0
setp.le.u32 %p5, %r33, %r18;
selp.u32 %r30, %r32, %r30, %p5;
.loc	15	61	0
shr.u32 %r28, %r28, 1;
mov.u32 %r34, 0;
setp.ne.u32 %p6, %r28, %r34;
@%p6 bra $Lt_0_10754;
.loc	15	67	0
mov.s32 %r29, %r30;
$LDWendi__Z21binarySearchInclusiveILj1EEjjPjjj_331_1:
.loc	15	121	0
bar.sync 0;
.loc	15	122	0
add.u32 %r35, %r22, %r12;
cvt.u64.u32 %rd34, %r35;
mul.wide.u32 %rd35, %r35, 4;
add.u64 %rd36, %rd35, %rd17;
st.shared.u32 [%rd36+0], %r15;
.loc	15	123	0
add.u64 %rd37, %rd35, %rd19;
st.shared.u32 [%rd37+0], %r16;
.loc	15	124	0
add.u32 %r36, %r29, %r12;
cvt.u64.u32 %rd38, %r36;
mul.wide.u32 %rd39, %r36, 4;
add.u64 %rd40, %rd39, %rd17;
st.shared.u32 [%rd40+0], %r18;
.loc	15	125	0
add.u64 %rd41, %rd39, %rd19;
st.shared.u32 [%rd41+0], %r19;
.loc	15	108	0
shl.b32 %r10, %r10, 1;
setp.gt.u32 %p7, %r8, %r10;
@%p7 bra $Lt_0_7938;
$Lt_0_7426:
.loc	15	128	0
bar.sync 0;
.loc	15	129	0
ld.param.u64 %rd42, [__cudaparm__Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j___val_paramd_DstKey];
add.u64 %rd43, %rd42, %rd7;
ld.shared.u32 %r37, [%rd5+0];
st.global.u32 [%rd43+0], %r37;
.loc	15	130	0
ld.param.u64 %rd44, [__cudaparm__Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j___val_paramd_DstVal];
add.u64 %rd45, %rd44, %rd7;
ld.shared.u32 %r38, [%rd10+0];
st.global.u32 [%rd45+0], %r38;
.loc	15	131	0
ld.shared.u32 %r39, [%rd5+2048];
st.global.u32 [%rd43+2048], %r39;
.loc	15	132	0
ld.shared.u32 %r40, [%rd10+2048];
st.global.u32 [%rd45+2048], %r40;
.loc	15	133	0
exit;
$LDWend__Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j:
} 

.entry _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j (
.param .u64 __cudaparm__Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j___val_paramd_DstKey,
.param .u64 __cudaparm__Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j___val_paramd_DstVal,
.param .u64 __cudaparm__Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j___val_paramd_SrcKey,
.param .u64 __cudaparm__Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j___val_paramd_SrcVal,
.param .u32 __cudaparm__Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_arrayLength)
{
.reg .u16 %rh<3>;
.reg .u32 %r<42>;
.reg .u64 %rd<47>;
.reg .pred %p<9>;
.shared .align 4 .b8 __cuda___cuda_local_var_41099_34_non_const_s_val8268[4096];
.shared .align 4 .b8 __cuda___cuda_local_var_41098_34_non_const_s_key12364[4096];
.loc	15	94	0
$LDWbegin__Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j:
mov.u64 %rd1, __cuda___cuda_local_var_41099_34_non_const_s_val8268;
mov.u64 %rd2, __cuda___cuda_local_var_41098_34_non_const_s_key12364;
.loc	15	103	0
mov.u16 %rh1, %ctaid.x;
mul.wide.u16 %r1, %rh1, 1024;
cvt.u32.u16 %r2, %tid.x;
cvt.u64.u32 %rd3, %r2;
mul.wide.u32 %rd4, %r2, 4;
add.u64 %rd5, %rd4, %rd2;
add.u32 %r3, %r1, %r2;
cvt.u64.u32 %rd6, %r3;
mul.wide.u32 %rd7, %r3, 4;
ld.param.u64 %rd8, [__cudaparm__Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j___val_paramd_SrcKey];
add.u64 %rd9, %rd8, %rd7;
ld.global.u32 %r4, [%rd9+0];
st.shared.u32 [%rd5+0], %r4;
.loc	15	104	0
add.u64 %rd10, %rd4, %rd1;
ld.param.u64 %rd11, [__cudaparm__Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j___val_paramd_SrcVal];
add.u64 %rd12, %rd11, %rd7;
ld.global.u32 %r5, [%rd12+0];
st.shared.u32 [%rd10+0], %r5;
.loc	15	105	0
ld.global.u32 %r6, [%rd9+2048];
st.shared.u32 [%rd5+2048], %r6;
.loc	15	106	0
ld.global.u32 %r7, [%rd12+2048];
st.shared.u32 [%rd10+2048], %r7;
ld.param.u32 %r8, [__cudaparm__Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_arrayLength];
mov.u32 %r9, 1;
setp.le.u32 %p1, %r8, %r9;
@%p1 bra $Lt_1_7426;
mov.u32 %r10, 1;
$Lt_1_7938:

	.loc	15	113	0
bar.sync 0;
.loc	15	114	0
sub.u32 %r11, %r10, 1;
and.b32 %r12, %r11, %r2;
sub.u32 %r13, %r2, %r12;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
mul.lo.u32 %r14, %r13, 2;
cvt.u64.u32 %rd15, %r14;
mul.wide.u32 %rd16, %r14, 4;
add.u64 %rd17, %rd16, %rd2;
add.u64 %rd18, %rd14, %rd17;
ld.shared.u32 %r15, [%rd18+0];
.loc	15	115	0
add.u64 %rd19, %rd16, %rd1;
add.u64 %rd20, %rd14, %rd19;
ld.shared.u32 %r16, [%rd20+0];
.loc	15	116	0
add.u32 %r17, %r12, %r10;
cvt.u64.u32 %rd21, %r17;
mul.wide.u32 %rd22, %r17, 4;
add.u64 %rd23, %rd22, %rd17;
ld.shared.u32 %r18, [%rd23+0];
.loc	15	117	0
add.u64 %rd24, %rd22, %rd19;
ld.shared.u32 %r19, [%rd24+0];
.loc	15	118	0
mov.s32 %r20, %r10;
mov.u32 %r21, 0;
setp.eq.u32 %p2, %r10, %r21;
@!%p2 bra $Lt_1_8962;
.loc	15	72	0
mov.u32 %r22, 0;
bra.uni $LDWendi__Z21binarySearchExclusiveILj0EEjjPjjj_332_3;
$Lt_1_8962:
cvt.u64.u32 %rd25, %r10;
mul.wide.u32 %rd26, %r10, 4;
add.u64 %rd27, %rd17, %rd26;
mov.u32 %r23, 0;
$Lt_1_9218:
.loc	15	76	0
add.u32 %r24, %r20, %r23;
min.u32 %r25, %r24, %r10;
cvt.u64.u32 %rd28, %r25;
mul.wide.u32 %rd29, %r25, 4;
add.u64 %rd30, %rd27, %rd29;
ld.shared.u32 %r26, [%rd30+-4];
.loc	15	114	0
ld.shared.u32 %r15, [%rd18+0];
.loc	15	76	0
setp.gt.u32 %p3, %r26, %r15;
selp.u32 %r23, %r25, %r23, %p3;
.loc	15	75	0
shr.u32 %r20, %r20, 1;
mov.u32 %r27, 0;
setp.ne.u32 %p4, %r20, %r27;
@%p4 bra $Lt_1_9218;
.loc	15	81	0
mov.s32 %r22, %r23;
$LDWendi__Z21binarySearchExclusiveILj0EEjjPjjj_332_3:
.loc	15	119	0
mov.s32 %r28, %r10;
@!%p2 bra $Lt_1_10498;
.loc	15	58	0
mov.u32 %r29, 0;
bra.uni $LDWendi__Z21binarySearchInclusiveILj0EEjjPjjj_332_1;
$Lt_1_10498:
mov.u32 %r30, 0;
$Lt_1_10754:
.loc	15	62	0
add.u32 %r31, %r28, %r30;
min.u32 %r32, %r31, %r10;
cvt.u64.u32 %rd31, %r32;
mul.wide.u32 %rd32, %r32, 4;
add.u64 %rd33, %rd17, %rd32;
ld.shared.u32 %r33, [%rd33+-4];
.loc	15	116	0
ld.shared.u32 %r18, [%rd23+0];
.loc	15	62	0
setp.ge.u32 %p5, %r33, %r18;
selp.u32 %r30, %r32, %r30, %p5;
.loc	15	61	0
shr.u32 %r28, %r28, 1;
mov.u32 %r34, 0;
setp.ne.u32 %p6, %r28, %r34;
@%p6 bra $Lt_1_10754;
.loc	15	67	0
mov.s32 %r29, %r30;
$LDWendi__Z21binarySearchInclusiveILj0EEjjPjjj_332_1:
.loc	15	121	0
bar.sync 0;
.loc	15	122	0
add.u32 %r35, %r22, %r12;
cvt.u64.u32 %rd34, %r35;
mul.wide.u32 %rd35, %r35, 4;
add.u64 %rd36, %rd35, %rd17;
st.shared.u32 [%rd36+0], %r15;
.loc	15	123	0
add.u64 %rd37, %rd35, %rd19;
st.shared.u32 [%rd37+0], %r16;
.loc	15	124	0
add.u32 %r36, %r29, %r12;
cvt.u64.u32 %rd38, %r36;
mul.wide.u32 %rd39, %r36, 4;
add.u64 %rd40, %rd39, %rd17;
st.shared.u32 [%rd40+0], %r18;
.loc	15	125	0
add.u64 %rd41, %rd39, %rd19;
st.shared.u32 [%rd41+0], %r19;
.loc	15	108	0
shl.b32 %r10, %r10, 1;
setp.gt.u32 %p7, %r8, %r10;
@%p7 bra $Lt_1_7938;
$Lt_1_7426:
.loc	15	128	0
bar.sync 0;
.loc	15	129	0
ld.param.u64 %rd42, [__cudaparm__Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j___val_paramd_DstKey];
add.u64 %rd43, %rd42, %rd7;
ld.shared.u32 %r37, [%rd5+0];
st.global.u32 [%rd43+0], %r37;
.loc	15	130	0
ld.param.u64 %rd44, [__cudaparm__Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j___val_paramd_DstVal];
add.u64 %rd45, %rd44, %rd7;
ld.shared.u32 %r38, [%rd10+0];
st.global.u32 [%rd45+0], %r38;
.loc	15	131	0
ld.shared.u32 %r39, [%rd5+2048];
st.global.u32 [%rd43+2048], %r39;
.loc	15	132	0
ld.shared.u32 %r40, [%rd10+2048];
st.global.u32 [%rd45+2048], %r40;
.loc	15	133	0
exit;
$LDWend__Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j:
} 

.entry _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj (
.param .u64 __cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj___val_paramd_RanksA,
.param .u64 __cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj___val_paramd_RanksB,
.param .u64 __cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj___val_paramd_SrcKey,
.param .u32 __cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_stride,
.param .u32 __cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_N,
.param .u32 __cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_threadCount)
{
.reg .u16 %rh<4>;
.reg .u32 %r<66>;
.reg .u64 %rd<43>;
.reg .f32 %f<4>;
.reg .pred %p<17>;
.loc	15	172	0
$LDWbegin__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj:
mov.u16 %rh1, %ctaid.x;
mov.u16 %rh2, %ntid.x;
mul.wide.u16 %r1, %rh1, %rh2;
cvt.u32.u16 %r2, %tid.x;
add.u32 %r3, %r2, %r1;
ld.param.u32 %r4, [__cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_threadCount];
setp.gt.u32 %p1, %r4, %r3;
@%p1 bra $Lt_2_11778;
bra.uni $LBB36__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj;
$Lt_2_11778:
.loc	15	176	0
ld.param.u32 %r5, [__cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_stride];
shr.u32 %r6, %r5, 7;
and.b32 %r7, %r5, 127;
mov.u32 %r8, 0;
setp.ne.u32 %p2, %r7, %r8;
@%p2 bra $Lt_2_12546;
.loc	15	186	0
mov.s32 %r9, %r6;
bra.uni $Lt_2_12290;
$Lt_2_12546:
add.u32 %r9, %r6, 1;
$Lt_2_12290:
sub.u32 %r10, %r6, 1;
and.b32 %r11, %r3, %r10;
sub.u32 %r12, %r3, %r11;
mul.lo.u32 %r13, %r12, 256;
ld.param.u32 %r14, [__cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_N];
sub.u32 %r15, %r14, %r13;
.loc	15	176	0
ld.param.u32 %r5, [__cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_stride];
.loc	15	186	0
sub.u32 %r16, %r15, %r5;
min.u32 %r17, %r16, %r5;
shr.u32 %r18, %r17, 7;
and.b32 %r19, %r17, 127;
mov.u32 %r20, 0;
setp.ne.u32 %p3, %r19, %r20;
@%p3 bra $Lt_2_13058;
.loc	15	187	0
mov.s32 %r21, %r18;
bra.uni $Lt_2_12802;
$Lt_2_13058:
add.u32 %r21, %r18, 1;
$Lt_2_12802:
setp.le.u32 %p4, %r9, %r11;
@%p4 bra $Lt_2_13314;
.loc	15	190	0
mul.lo.u32 %r22, %r11, 128;
cvt.u64.u32 %rd1, %r11;
mul.wide.u32 %rd2, %r11, 4;
shr.u32 %r23, %r13, 7;
cvt.u64.u32 %rd3, %r23;
mul.wide.u32 %rd4, %r23, 4;
ld.param.u64 %rd5, [__cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj___val_paramd_RanksA];
add.u64 %rd6, %rd5, %rd4;
add.u64 %rd7, %rd2, %rd6;
st.global.u32 [%rd7+0], %r22;
.loc	15	191	0
mov.u32 %r24, 1;
setp.eq.s32 %p5, %r17, %r24;
@%p5 bra $Lt_2_14082;
.loc	19	7192	0
sub.s32 %r25, %r17, 1;
cvt.rz.f32.u32 %f1, %r25;
mov.b32 %r26, %f1;
shr.s32 %r27, %r26, 23;
mov.s32 %r28, 158;
sub.s32 %r29, %r28, %r27;
bra.uni $Lt_2_13826;
$Lt_2_14082:
mov.s32 %r29, 32;
$Lt_2_13826:
.loc	15	191	0
mov.s32 %r30, 32;
sub.s32 %r31, %r30, %r29;
shl.b32 %r32, 1, %r31;
mov.s32 %r33, %r32;
mov.u32 %r34, 0;
setp.ne.u32 %p6, %r17, %r34;
@%p6 bra $Lt_2_14338;
.loc	15	72	0
mov.u32 %r35, 0;
bra.uni $LDWendi__Z21binarySearchExclusiveILj1EEjjPjjj_333_3;
$Lt_2_14338:
mov.u32 %r36, 0;
setp.eq.u32 %p7, %r32, %r36;
@%p7 bra $Lt_2_18434;
cvt.u64.u32 %rd8, %r13;
ld.param.u64 %rd9, [__cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj___val_paramd_SrcKey];
mul.wide.u32 %rd10, %r13, 4;
add.u64 %rd11, %rd9, %rd10;
.loc	15	176	0
ld.param.u32 %r5, [__cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_stride];
.loc	15	72	0
cvt.u64.u32 %rd12, %r5;
mul.wide.u32 %rd13, %r5, 4;
add.u64 %rd14, %rd11, %rd13;
cvt.u64.u32 %rd15, %r22;
mul.wide.u32 %rd16, %r22, 4;
add.u64 %rd17, %rd11, %rd16;
ld.global.u32 %r37, [%rd17+0];
mov.u32 %r38, 0;
$Lt_2_15362:
.loc	15	76	0
add.u32 %r39, %r33, %r38;
min.u32 %r40, %r39, %r17;
cvt.u64.u32 %rd18, %r40;
mul.wide.u32 %rd19, %r40, 4;
add.u64 %rd20, %rd14, %rd19;
ld.global.u32 %r41, [%rd20+-4];
setp.lt.u32 %p8, %r41, %r37;
selp.u32 %r38, %r40, %r38, %p8;
.loc	15	75	0
shr.u32 %r33, %r33, 1;
mov.u32 %r42, 0;
setp.ne.u32 %p9, %r33, %r42;
@%p9 bra $Lt_2_15362;
bra.uni $Lt_2_14850;
$Lt_2_18434:
mov.u32 %r38, 0;
$Lt_2_14850:
.loc	15	81	0
mov.s32 %r35, %r38;
$LDWendi__Z21binarySearchExclusiveILj1EEjjPjjj_333_3:
.loc	15	191	0
ld.param.u64 %rd21, [__cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj___val_paramd_RanksB];
add.u64 %rd22, %rd21, %rd4;
add.u64 %rd23, %rd2, %rd22;
st.global.u32 [%rd23+0], %r35;
$Lt_2_13314:
setp.le.u32 %p10, %r21, %r11;
@%p10 bra $LBB36__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj;
.loc	15	198	0
mul.lo.u32 %r22, %r11, 128;
shr.u32 %r43, %r13, 7;
add.u32 %r44, %r6, %r11;
cvt.u64.u32 %rd24, %r44;
mul.wide.u32 %rd25, %r44, 4;
cvt.u64.u32 %rd26, %r43;
mul.wide.u32 %rd4, %r43, 4;
ld.param.u64 %rd27, [__cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj___val_paramd_RanksB];
add.u64 %rd28, %rd27, %rd4;
add.u64 %rd29, %rd25, %rd28;
st.global.u32 [%rd29+0], %r22;
.loc	15	199	0
mov.u32 %r45, 1;
.loc	15	176	0
ld.param.u32 %r5, [__cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_stride];
.loc	15	199	0
setp.eq.s32 %p11, %r5, %r45;
@%p11 bra $Lt_2_16642;
.loc	15	176	0
ld.param.u32 %r5, [__cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_stride];
.loc	19	7192	0
sub.s32 %r46, %r5, 1;
cvt.rz.f32.u32 %f2, %r46;
mov.b32 %r47, %f2;
shr.s32 %r48, %r47, 23;
mov.s32 %r49, 158;
sub.s32 %r50, %r49, %r48;
bra.uni $Lt_2_16386;
$Lt_2_16642:
mov.s32 %r50, 32;
$Lt_2_16386:
.loc	15	199	0
mov.s32 %r51, 32;
sub.s32 %r52, %r51, %r50;
shl.b32 %r53, 1, %r52;
mov.s32 %r54, %r53;
mov.u32 %r55, 0;
.loc	15	176	0
ld.param.u32 %r5, [__cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_stride];
.loc	15	199	0
setp.ne.u32 %p12, %r5, %r55;
@%p12 bra $Lt_2_16898;
.loc	15	58	0
mov.u32 %r56, 0;
bra.uni $LDWendi__Z21binarySearchInclusiveILj1EEjjPjjj_333_1;
$Lt_2_16898:
mov.u32 %r57, 0;
setp.eq.u32 %p13, %r53, %r57;
@%p13 bra $Lt_2_18690;
cvt.u64.u32 %rd30, %r13;
mul.wide.u32 %rd31, %r13, 4;
ld.param.u64 %rd32, [__cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj___val_paramd_SrcKey];
add.u64 %rd11, %rd32, %rd31;
.loc	15	176	0
ld.param.u32 %r5, [__cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_stride];
.loc	15	58	0
add.u32 %r58, %r22, %r5;
cvt.u64.u32 %rd33, %r58;
mul.wide.u32 %rd34, %r58, 4;
add.u64 %rd35, %rd11, %rd34;
ld.global.u32 %r59, [%rd35+0];
mov.u32 %r60, 0;
$Lt_2_17922:
.loc	15	62	0
add.u32 %r61, %r54, %r60;
.loc	15	176	0
ld.param.u32 %r5, [__cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_stride];
.loc	15	62	0
min.u32 %r62, %r61, %r5;
cvt.u64.u32 %rd36, %r62;
mul.wide.u32 %rd37, %r62, 4;
add.u64 %rd38, %rd11, %rd37;
ld.global.u32 %r63, [%rd38+-4];
setp.le.u32 %p14, %r63, %r59;
selp.u32 %r60, %r62, %r60, %p14;
.loc	15	61	0
shr.u32 %r54, %r54, 1;
mov.u32 %r64, 0;
setp.ne.u32 %p15, %r54, %r64;
@%p15 bra $Lt_2_17922;
bra.uni $Lt_2_17410;
$Lt_2_18690:
mov.u32 %r60, 0;
$Lt_2_17410:
.loc	15	67	0
mov.s32 %r56, %r60;
$LDWendi__Z21binarySearchInclusiveILj1EEjjPjjj_333_1:
.loc	15	199	0
ld.param.u64 %rd39, [__cudaparm__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj___val_paramd_RanksA];
add.u64 %rd40, %rd39, %rd4;
add.u64 %rd41, %rd25, %rd40;
st.global.u32 [%rd41+0], %r56;
$LBB36__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj:
.loc	15	204	0
exit;
$LDWend__Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj:
} 

.entry _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj (
.param .u64 __cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj___val_paramd_RanksA,
.param .u64 __cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj___val_paramd_RanksB,
.param .u64 __cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj___val_paramd_SrcKey,
.param .u32 __cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_stride,
.param .u32 __cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_N,
.param .u32 __cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_threadCount)
{
.reg .u16 %rh<4>;
.reg .u32 %r<66>;
.reg .u64 %rd<43>;
.reg .f32 %f<4>;
.reg .pred %p<17>;
.loc	15	172	0
$LDWbegin__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj:
mov.u16 %rh1, %ctaid.x;
mov.u16 %rh2, %ntid.x;
mul.wide.u16 %r1, %rh1, %rh2;
cvt.u32.u16 %r2, %tid.x;
add.u32 %r3, %r2, %r1;
ld.param.u32 %r4, [__cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_threadCount];
setp.gt.u32 %p1, %r4, %r3;
@%p1 bra $Lt_3_11778;
bra.uni $LBB36__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj;
$Lt_3_11778:
.loc	15	176	0
ld.param.u32 %r5, [__cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_stride];
shr.u32 %r6, %r5, 7;
and.b32 %r7, %r5, 127;
mov.u32 %r8, 0;
setp.ne.u32 %p2, %r7, %r8;
@%p2 bra $Lt_3_12546;
.loc	15	186	0
mov.s32 %r9, %r6;
bra.uni $Lt_3_12290;
$Lt_3_12546:
add.u32 %r9, %r6, 1;
$Lt_3_12290:
sub.u32 %r10, %r6, 1;
and.b32 %r11, %r3, %r10;
sub.u32 %r12, %r3, %r11;
mul.lo.u32 %r13, %r12, 256;
ld.param.u32 %r14, [__cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_N];
sub.u32 %r15, %r14, %r13;
.loc	15	176	0
ld.param.u32 %r5, [__cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_stride];
.loc	15	186	0
sub.u32 %r16, %r15, %r5;
min.u32 %r17, %r16, %r5;
shr.u32 %r18, %r17, 7;
and.b32 %r19, %r17, 127;
mov.u32 %r20, 0;
setp.ne.u32 %p3, %r19, %r20;
@%p3 bra $Lt_3_13058;
.loc	15	187	0
mov.s32 %r21, %r18;
bra.uni $Lt_3_12802;
$Lt_3_13058:
add.u32 %r21, %r18, 1;
$Lt_3_12802:
setp.le.u32 %p4, %r9, %r11;
@%p4 bra $Lt_3_13314;
.loc	15	190	0
mul.lo.u32 %r22, %r11, 128;
cvt.u64.u32 %rd1, %r11;
mul.wide.u32 %rd2, %r11, 4;
shr.u32 %r23, %r13, 7;
cvt.u64.u32 %rd3, %r23;
mul.wide.u32 %rd4, %r23, 4;
ld.param.u64 %rd5, [__cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj___val_paramd_RanksA];
add.u64 %rd6, %rd5, %rd4;
add.u64 %rd7, %rd2, %rd6;
st.global.u32 [%rd7+0], %r22;
.loc	15	191	0
mov.u32 %r24, 1;
setp.eq.s32 %p5, %r17, %r24;
@%p5 bra $Lt_3_14082;
.loc	19	7192	0
sub.s32 %r25, %r17, 1;
cvt.rz.f32.u32 %f1, %r25;
mov.b32 %r26, %f1;
shr.s32 %r27, %r26, 23;
mov.s32 %r28, 158;
sub.s32 %r29, %r28, %r27;
bra.uni $Lt_3_13826;
$Lt_3_14082:
mov.s32 %r29, 32;
$Lt_3_13826:
.loc	15	191	0
mov.s32 %r30, 32;
sub.s32 %r31, %r30, %r29;
shl.b32 %r32, 1, %r31;
mov.s32 %r33, %r32;
mov.u32 %r34, 0;
setp.ne.u32 %p6, %r17, %r34;
@%p6 bra $Lt_3_14338;
.loc	15	72	0
mov.u32 %r35, 0;
bra.uni $LDWendi__Z21binarySearchExclusiveILj0EEjjPjjj_334_3;
$Lt_3_14338:
mov.u32 %r36, 0;
setp.eq.u32 %p7, %r32, %r36;
@%p7 bra $Lt_3_18434;
cvt.u64.u32 %rd8, %r13;
ld.param.u64 %rd9, [__cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj___val_paramd_SrcKey];
mul.wide.u32 %rd10, %r13, 4;
add.u64 %rd11, %rd9, %rd10;
.loc	15	176	0
ld.param.u32 %r5, [__cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_stride];
.loc	15	72	0
cvt.u64.u32 %rd12, %r5;
mul.wide.u32 %rd13, %r5, 4;
add.u64 %rd14, %rd11, %rd13;
cvt.u64.u32 %rd15, %r22;
mul.wide.u32 %rd16, %r22, 4;
add.u64 %rd17, %rd11, %rd16;
ld.global.u32 %r37, [%rd17+0];
mov.u32 %r38, 0;
$Lt_3_15362:
.loc	15	76	0
add.u32 %r39, %r33, %r38;
min.u32 %r40, %r39, %r17;
cvt.u64.u32 %rd18, %r40;
mul.wide.u32 %rd19, %r40, 4;
add.u64 %rd20, %rd14, %rd19;
ld.global.u32 %r41, [%rd20+-4];
setp.gt.u32 %p8, %r41, %r37;
selp.u32 %r38, %r40, %r38, %p8;
.loc	15	75	0
shr.u32 %r33, %r33, 1;
mov.u32 %r42, 0;
setp.ne.u32 %p9, %r33, %r42;
@%p9 bra $Lt_3_15362;
bra.uni $Lt_3_14850;
$Lt_3_18434:
mov.u32 %r38, 0;
$Lt_3_14850:
.loc	15	81	0
mov.s32 %r35, %r38;
$LDWendi__Z21binarySearchExclusiveILj0EEjjPjjj_334_3:
.loc	15	191	0
ld.param.u64 %rd21, [__cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj___val_paramd_RanksB];
add.u64 %rd22, %rd21, %rd4;
add.u64 %rd23, %rd2, %rd22;
st.global.u32 [%rd23+0], %r35;
$Lt_3_13314:
setp.le.u32 %p10, %r21, %r11;
@%p10 bra $LBB36__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj;
.loc	15	198	0
mul.lo.u32 %r22, %r11, 128;
shr.u32 %r43, %r13, 7;
add.u32 %r44, %r6, %r11;
cvt.u64.u32 %rd24, %r44;
mul.wide.u32 %rd25, %r44, 4;
cvt.u64.u32 %rd26, %r43;
mul.wide.u32 %rd4, %r43, 4;
ld.param.u64 %rd27, [__cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj___val_paramd_RanksB];
add.u64 %rd28, %rd27, %rd4;
add.u64 %rd29, %rd25, %rd28;
st.global.u32 [%rd29+0], %r22;
.loc	15	199	0
mov.u32 %r45, 1;
.loc	15	176	0
ld.param.u32 %r5, [__cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_stride];
.loc	15	199	0
setp.eq.s32 %p11, %r5, %r45;
@%p11 bra $Lt_3_16642;
.loc	15	176	0
ld.param.u32 %r5, [__cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_stride];
.loc	19	7192	0
sub.s32 %r46, %r5, 1;
cvt.rz.f32.u32 %f2, %r46;
mov.b32 %r47, %f2;
shr.s32 %r48, %r47, 23;
mov.s32 %r49, 158;
sub.s32 %r50, %r49, %r48;
bra.uni $Lt_3_16386;
$Lt_3_16642:
mov.s32 %r50, 32;
$Lt_3_16386:
.loc	15	199	0
mov.s32 %r51, 32;
sub.s32 %r52, %r51, %r50;
shl.b32 %r53, 1, %r52;
mov.s32 %r54, %r53;
mov.u32 %r55, 0;
.loc	15	176	0
ld.param.u32 %r5, [__cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_stride];
.loc	15	199	0
setp.ne.u32 %p12, %r5, %r55;
@%p12 bra $Lt_3_16898;
.loc	15	58	0
mov.u32 %r56, 0;
bra.uni $LDWendi__Z21binarySearchInclusiveILj0EEjjPjjj_334_1;
$Lt_3_16898:
mov.u32 %r57, 0;
setp.eq.u32 %p13, %r53, %r57;
@%p13 bra $Lt_3_18690;
cvt.u64.u32 %rd30, %r13;
mul.wide.u32 %rd31, %r13, 4;
ld.param.u64 %rd32, [__cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj___val_paramd_SrcKey];
add.u64 %rd11, %rd32, %rd31;
.loc	15	176	0
ld.param.u32 %r5, [__cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_stride];
.loc	15	58	0
add.u32 %r58, %r22, %r5;
cvt.u64.u32 %rd33, %r58;
mul.wide.u32 %rd34, %r58, 4;
add.u64 %rd35, %rd11, %rd34;
ld.global.u32 %r59, [%rd35+0];
mov.u32 %r60, 0;
$Lt_3_17922:
.loc	15	62	0
add.u32 %r61, %r54, %r60;
.loc	15	176	0
ld.param.u32 %r5, [__cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_stride];
.loc	15	62	0
min.u32 %r62, %r61, %r5;
cvt.u64.u32 %rd36, %r62;
mul.wide.u32 %rd37, %r62, 4;
add.u64 %rd38, %rd11, %rd37;
ld.global.u32 %r63, [%rd38+-4];
setp.ge.u32 %p14, %r63, %r59;
selp.u32 %r60, %r62, %r60, %p14;
.loc	15	61	0
shr.u32 %r54, %r54, 1;
mov.u32 %r64, 0;
setp.ne.u32 %p15, %r54, %r64;
@%p15 bra $Lt_3_17922;
bra.uni $Lt_3_17410;
$Lt_3_18690:
mov.u32 %r60, 0;
$Lt_3_17410:
.loc	15	67	0
mov.s32 %r56, %r60;
$LDWendi__Z21binarySearchInclusiveILj0EEjjPjjj_334_1:
.loc	15	199	0
ld.param.u64 %rd39, [__cudaparm__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj___val_paramd_RanksA];
add.u64 %rd40, %rd39, %rd4;
add.u64 %rd41, %rd25, %rd40;
st.global.u32 [%rd41+0], %r56;
$LBB36__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj:
.loc	15	204	0
exit;
$LDWend__Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj:
} 

.entry _Z26mergeRanksAndIndicesKernelPjS_jjj (
.param .u64 __cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj___val_paramd_Limits,
.param .u64 __cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj___val_paramd_Ranks,
.param .u32 __cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj_stride,
.param .u32 __cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj_N,
.param .u32 __cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj_threadCount)
{
.reg .u16 %rh<4>;
.reg .u32 %r<67>;
.reg .u64 %rd<52>;
.reg .f32 %f<4>;
.reg .pred %p<17>;
.loc	15	236	0
$LDWbegin__Z26mergeRanksAndIndicesKernelPjS_jjj:
mov.u16 %rh1, %ctaid.x;
mov.u16 %rh2, %ntid.x;
mul.wide.u16 %r1, %rh1, %rh2;
cvt.u32.u16 %r2, %tid.x;
add.u32 %r3, %r2, %r1;
ld.param.u32 %r4, [__cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj_threadCount];
setp.gt.u32 %p1, %r4, %r3;
@%p1 bra $Lt_4_11778;
bra.uni $LBB36__Z26mergeRanksAndIndicesKernelPjS_jjj;
$Lt_4_11778:
.loc	15	240	0
ld.param.u32 %r5, [__cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj_stride];
shr.u32 %r6, %r5, 7;
and.b32 %r7, %r5, 127;
mov.u32 %r8, 0;
setp.ne.u32 %p2, %r7, %r8;
@%p2 bra $Lt_4_12546;
.loc	15	249	0
mov.s32 %r9, %r6;
bra.uni $Lt_4_12290;
$Lt_4_12546:
add.u32 %r9, %r6, 1;
$Lt_4_12290:
sub.u32 %r10, %r6, 1;
and.b32 %r11, %r3, %r10;
sub.u32 %r12, %r3, %r11;
mul.lo.u32 %r13, %r12, 256;
ld.param.u32 %r14, [__cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj_N];
sub.u32 %r15, %r14, %r13;
.loc	15	240	0
ld.param.u32 %r5, [__cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj_stride];
.loc	15	249	0
sub.u32 %r16, %r15, %r5;
min.u32 %r17, %r16, %r5;
shr.u32 %r18, %r17, 7;
and.b32 %r19, %r17, 127;
mov.u32 %r20, 0;
setp.ne.u32 %p3, %r19, %r20;
@%p3 bra $Lt_4_13058;
.loc	15	250	0
mov.s32 %r21, %r18;
bra.uni $Lt_4_12802;
$Lt_4_13058:
add.u32 %r21, %r18, 1;
$Lt_4_12802:
setp.le.u32 %p4, %r9, %r11;
@%p4 bra $Lt_4_13314;
.loc	15	253	0
mov.u32 %r22, 1;
setp.eq.s32 %p5, %r21, %r22;
@%p5 bra $Lt_4_14082;
.loc	19	7192	0
sub.s32 %r23, %r21, 1;
cvt.rz.f32.u32 %f1, %r23;
mov.b32 %r24, %f1;
shr.s32 %r25, %r24, 23;
mov.s32 %r26, 158;
sub.s32 %r27, %r26, %r25;
bra.uni $Lt_4_13826;
$Lt_4_14082:
mov.s32 %r27, 32;
$Lt_4_13826:
.loc	15	253	0
mov.s32 %r28, 32;
sub.s32 %r29, %r28, %r27;
shl.b32 %r30, 1, %r29;
mov.s32 %r31, %r30;
ld.param.u64 %rd1, [__cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj___val_paramd_Ranks];
mov.u32 %r32, 0;
setp.ne.u32 %p6, %r21, %r32;
@%p6 bra $Lt_4_14338;
.loc	15	72	0
mov.u32 %r33, 0;
cvt.u64.u32 %rd2, %r11;
mul.lo.u32 %r34, %r12, 2;
mul.wide.u32 %rd3, %r11, 4;
cvt.u64.u32 %rd4, %r34;
mul.wide.u32 %rd5, %r34, 4;
.loc	15	253	0
ld.param.u64 %rd1, [__cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj___val_paramd_Ranks];
.loc	15	72	0
add.u64 %rd6, %rd5, %rd1;
add.u64 %rd7, %rd3, %rd6;
ld.global.u32 %r35, [%rd7+0];
bra.uni $LDWendi__Z21binarySearchExclusiveILj1EEjjPjjj_335_3;
$Lt_4_14338:
mov.u32 %r36, 0;
setp.eq.u32 %p7, %r30, %r36;
@%p7 bra $Lt_4_18434;
cvt.u64.u32 %rd8, %r11;
mul.lo.u32 %r34, %r12, 2;
mul.wide.u32 %rd9, %r11, 4;
cvt.u64.u32 %rd10, %r34;
mul.wide.u32 %rd5, %r34, 4;
.loc	15	253	0
ld.param.u64 %rd1, [__cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj___val_paramd_Ranks];
.loc	15	72	0
add.u64 %rd11, %rd5, %rd1;
cvt.u64.u32 %rd12, %r9;
mul.wide.u32 %rd13, %r9, 4;
add.u64 %rd14, %rd11, %rd13;
add.u64 %rd15, %rd11, %rd9;
ld.global.u32 %r35, [%rd15+0];
mov.u32 %r37, 0;
$Lt_4_15362:
.loc	15	76	0
add.u32 %r38, %r31, %r37;
min.u32 %r39, %r21, %r38;
cvt.u64.u32 %rd16, %r39;
mul.wide.u32 %rd17, %r39, 4;
add.u64 %rd18, %rd14, %rd17;
ld.global.u32 %r40, [%rd18+-4];
setp.lt.u32 %p8, %r40, %r35;
selp.u32 %r37, %r39, %r37, %p8;
.loc	15	75	0
shr.u32 %r31, %r31, 1;
mov.u32 %r41, 0;
setp.ne.u32 %p9, %r31, %r41;
@%p9 bra $Lt_4_15362;
bra.uni $Lt_4_14850;
$Lt_4_18434:
cvt.u64.u32 %rd19, %r11;
mul.lo.u32 %r34, %r12, 2;
mul.wide.u32 %rd20, %r11, 4;
cvt.u64.u32 %rd21, %r34;
mul.wide.u32 %rd5, %r34, 4;
.loc	15	253	0
ld.param.u64 %rd1, [__cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj___val_paramd_Ranks];
.loc	15	75	0
add.u64 %rd22, %rd5, %rd1;
add.u64 %rd23, %rd20, %rd22;
ld.global.u32 %r35, [%rd23+0];
mov.u32 %r37, 0;
$Lt_4_14850:
.loc	15	81	0
mov.s32 %r33, %r37;
$LDWendi__Z21binarySearchExclusiveILj1EEjjPjjj_335_3:
.loc	15	254	0
ld.param.u64 %rd24, [__cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj___val_paramd_Limits];
add.u64 %rd25, %rd24, %rd5;
add.u32 %r42, %r33, %r11;
cvt.u64.u32 %rd26, %r42;
mul.wide.u32 %rd27, %r42, 4;
add.u64 %rd28, %rd25, %rd27;
st.global.u32 [%rd28+0], %r35;
$Lt_4_13314:
setp.le.u32 %p10, %r21, %r11;
@%p10 bra $LBB36__Z26mergeRanksAndIndicesKernelPjS_jjj;
.loc	15	258	0
mov.u32 %r43, 1;
setp.eq.s32 %p11, %r9, %r43;
@%p11 bra $Lt_4_16642;
.loc	19	7192	0
sub.s32 %r44, %r9, 1;
cvt.rz.f32.u32 %f2, %r44;
mov.b32 %r45, %f2;
shr.s32 %r46, %r45, 23;
mov.s32 %r47, 158;
sub.s32 %r48, %r47, %r46;
bra.uni $Lt_4_16386;
$Lt_4_16642:
mov.s32 %r48, 32;
$Lt_4_16386:
.loc	15	258	0
mov.s32 %r49, 32;
sub.s32 %r50, %r49, %r48;
shl.b32 %r51, 1, %r50;
mov.s32 %r52, %r51;
ld.param.u64 %rd1, [__cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj___val_paramd_Ranks];
mov.u32 %r53, 0;
setp.ne.u32 %p12, %r9, %r53;
@%p12 bra $Lt_4_16898;
.loc	15	58	0
mov.u32 %r54, 0;
add.u32 %r55, %r9, %r11;
mul.lo.u32 %r34, %r12, 2;
cvt.u64.u32 %rd29, %r55;
cvt.u64.u32 %rd30, %r34;
mul.wide.u32 %rd31, %r55, 4;
mul.wide.u32 %rd5, %r34, 4;
.loc	15	258	0
ld.param.u64 %rd1, [__cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj___val_paramd_Ranks];
.loc	15	58	0
add.u64 %rd32, %rd5, %rd1;
add.u64 %rd33, %rd31, %rd32;
ld.global.u32 %r56, [%rd33+0];
bra.uni $LDWendi__Z21binarySearchInclusiveILj1EEjjPjjj_335_1;
$Lt_4_16898:
mov.u32 %r57, 0;
setp.eq.u32 %p13, %r51, %r57;
@%p13 bra $Lt_4_18690;
add.u32 %r58, %r9, %r11;
mul.lo.u32 %r34, %r12, 2;
cvt.u64.u32 %rd34, %r58;
cvt.u64.u32 %rd35, %r34;
mul.wide.u32 %rd36, %r58, 4;
mul.wide.u32 %rd5, %r34, 4;
.loc	15	258	0
ld.param.u64 %rd1, [__cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj___val_paramd_Ranks];
.loc	15	58	0
add.u64 %rd11, %rd5, %rd1;
add.u64 %rd37, %rd36, %rd11;
ld.global.u32 %r56, [%rd37+0];
mov.u32 %r59, 0;
$Lt_4_17922:
.loc	15	62	0
add.u32 %r60, %r52, %r59;
min.u32 %r61, %r9, %r60;
cvt.u64.u32 %rd38, %r61;
mul.wide.u32 %rd39, %r61, 4;
add.u64 %rd40, %rd11, %rd39;
ld.global.u32 %r62, [%rd40+-4];
setp.le.u32 %p14, %r62, %r56;
selp.u32 %r59, %r61, %r59, %p14;
.loc	15	61	0
shr.u32 %r52, %r52, 1;
mov.u32 %r63, 0;
setp.ne.u32 %p15, %r52, %r63;
@%p15 bra $Lt_4_17922;
bra.uni $Lt_4_17410;
$Lt_4_18690:
add.u32 %r64, %r9, %r11;
mul.lo.u32 %r34, %r12, 2;
cvt.u64.u32 %rd41, %r64;
cvt.u64.u32 %rd42, %r34;
mul.wide.u32 %rd43, %r64, 4;
mul.wide.u32 %rd5, %r34, 4;
.loc	15	258	0
ld.param.u64 %rd1, [__cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj___val_paramd_Ranks];
.loc	15	61	0
add.u64 %rd44, %rd5, %rd1;
add.u64 %rd45, %rd43, %rd44;
ld.global.u32 %r56, [%rd45+0];
mov.u32 %r59, 0;
$Lt_4_17410:
.loc	15	67	0
mov.s32 %r54, %r59;
$LDWendi__Z21binarySearchInclusiveILj1EEjjPjjj_335_1:
.loc	15	259	0
ld.param.u64 %rd46, [__cudaparm__Z26mergeRanksAndIndicesKernelPjS_jjj___val_paramd_Limits];
add.u64 %rd47, %rd46, %rd5;
add.u32 %r65, %r54, %r11;
cvt.u64.u32 %rd48, %r65;
mul.wide.u32 %rd49, %r65, 4;
add.u64 %rd50, %rd47, %rd49;
st.global.u32 [%rd50+0], %r56;
$LBB36__Z26mergeRanksAndIndicesKernelPjS_jjj:
.loc	15	261	0
exit;
$LDWend__Z26mergeRanksAndIndicesKernelPjS_jjj:
} 

.entry _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj (
.param .u64 __cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstKey,
.param .u64 __cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstVal,
.param .u64 __cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcKey,
.param .u64 __cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcVal,
.param .u64 __cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_d_LimitsA,
.param .u64 __cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_d_LimitsB,
.param .u32 __cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_stride,
.param .u32 __cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_N)
{
.reg .u32 %r<102>;
.reg .u64 %rd<81>;
.reg .pred %p<20>;
.shared .align 4 .b8 __cuda___cuda_local_var_41348_34_non_const_s_key16632[1024];
.shared .align 4 .b8 __cuda___cuda_local_var_41349_34_non_const_s_val17656[1024];
.shared .u32 __cuda_local_var_41359_34_non_const_startSrcA;
.shared .u32 __cuda_local_var_41359_45_non_const_startSrcB;
.shared .u32 __cuda_local_var_41359_56_non_const_lenSrcA;
.shared .u32 __cuda_local_var_41359_65_non_const_lenSrcB;
.shared .u32 __cuda_local_var_41359_74_non_const_startDstA;
.shared .u32 __cuda_local_var_41359_85_non_const_startDstB;
.loc	15	344	0
$LDWbegin__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj:
cvt.u32.u16 %r1, %tid.x;
mov.u32 %r2, 0;
setp.ne.u32 %p1, %r1, %r2;
@%p1 bra $Lt_5_16386;
ld.param.u32 %r3, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_stride];
shr.u32 %r4, %r3, 7;
and.b32 %r5, %r3, 127;
mov.u32 %r6, 0;
setp.ne.u32 %p2, %r5, %r6;
@%p2 bra $Lt_5_17154;
.loc	15	361	0
mov.s32 %r7, %r4;
bra.uni $Lt_5_16898;
$Lt_5_17154:
add.u32 %r7, %r4, 1;
$Lt_5_16898:
.loc	15	344	0
ld.param.u32 %r3, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_stride];
.loc	15	361	0
mul.lo.u32 %r8, %r3, 2;
shr.u32 %r9, %r8, 7;
sub.u32 %r10, %r9, 1;
cvt.u32.u16 %r11, %ctaid.x;
and.b32 %r12, %r10, %r11;
sub.u32 %r13, %r11, %r12;
mul.lo.u32 %r14, %r13, 128;
ld.param.u32 %r15, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_N];
sub.u32 %r16, %r15, %r14;
sub.u32 %r17, %r16, %r3;
min.u32 %r18, %r17, %r3;
shr.u32 %r19, %r18, 7;
and.b32 %r20, %r18, 127;
mov.u32 %r21, 0;
setp.ne.u32 %p3, %r20, %r21;
@%p3 bra $Lt_5_17666;
.loc	15	362	0
mov.s32 %r22, %r19;
bra.uni $Lt_5_17410;
$Lt_5_17666:
add.u32 %r22, %r19, 1;
$Lt_5_17410:
.loc	15	365	0
cvt.u64.u32 %rd1, %r11;
mul.wide.u32 %rd2, %r11, 4;
ld.param.u64 %rd3, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_d_LimitsA];
add.u64 %rd4, %rd3, %rd2;
ld.global.u32 %r23, [%rd4+0];
st.shared.u32 [__cuda_local_var_41359_34_non_const_startSrcA], %r23;
.loc	15	366	0
ld.param.u64 %rd5, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_d_LimitsB];
add.u64 %rd6, %rd5, %rd2;
ld.global.u32 %r24, [%rd6+0];
st.shared.u32 [__cuda_local_var_41359_45_non_const_startSrcB], %r24;
add.u32 %r25, %r7, %r22;
add.u32 %r26, %r12, 1;
setp.gt.u32 %p4, %r25, %r26;
@!%p4 bra $Lt_5_18178;
.loc	15	367	0
ld.global.u32 %r27, [%rd4+4];
bra.uni $Lt_5_17922;
$Lt_5_18178:
.loc	15	344	0
ld.param.u32 %r3, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_stride];
.loc	15	367	0
mov.s32 %r27, %r3;
$Lt_5_17922:
@!%p4 bra $Lt_5_18690;
.loc	15	368	0
ld.global.u32 %r28, [%rd6+4];
bra.uni $Lt_5_18434;
$Lt_5_18690:
mov.s32 %r28, %r18;
$Lt_5_18434:
.loc	15	369	0
sub.u32 %r29, %r27, %r23;
st.shared.u32 [__cuda_local_var_41359_56_non_const_lenSrcA], %r29;
.loc	15	370	0
sub.u32 %r30, %r28, %r24;
st.shared.u32 [__cuda_local_var_41359_65_non_const_lenSrcB], %r30;
.loc	15	371	0
add.u32 %r31, %r23, %r24;
st.shared.u32 [__cuda_local_var_41359_74_non_const_startDstA], %r31;
.loc	15	372	0
add.u32 %r32, %r27, %r24;
st.shared.u32 [__cuda_local_var_41359_85_non_const_startDstB], %r32;
$Lt_5_16386:
.loc	15	376	0
bar.sync 0;
ld.shared.u32 %r33, [__cuda_local_var_41359_56_non_const_lenSrcA];
setp.le.u32 %p5, %r33, %r1;
@%p5 bra $Lt_5_18946;
.loc	15	378	0
mov.u64 %rd7, __cuda___cuda_local_var_41348_34_non_const_s_key16632;
mov.u64 %rd8, __cuda___cuda_local_var_41349_34_non_const_s_val17656;
ld.param.u32 %r34, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r8, %r34, 2;
cvt.u64.u32 %rd9, %r1;
shr.u32 %r9, %r8, 7;
mul.wide.u32 %rd10, %r1, 4;
sub.u32 %r10, %r9, 1;
ld.shared.u32 %r35, [__cuda_local_var_41359_34_non_const_startSrcA];
add.u32 %r36, %r35, %r1;
cvt.u64.u32 %rd11, %r36;
mul.wide.u32 %rd12, %r36, 4;
cvt.u32.u16 %r11, %ctaid.x;
and.b32 %r12, %r10, %r11;
sub.u32 %r13, %r11, %r12;
mul.lo.u32 %r37, %r13, 128;
cvt.u64.u32 %rd13, %r37;
mul.wide.u32 %rd14, %r37, 4;
ld.param.u64 %rd15, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcKey];
add.u64 %rd16, %rd15, %rd14;
add.u64 %rd17, %rd12, %rd16;
ld.global.u32 %r38, [%rd17+0];
add.u64 %rd18, %rd10, %rd7;
st.shared.u32 [%rd18+0], %r38;
.loc	15	379	0
ld.param.u64 %rd19, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcVal];
add.u64 %rd20, %rd19, %rd14;
add.u64 %rd21, %rd12, %rd20;
ld.global.u32 %r39, [%rd21+0];
add.u64 %rd22, %rd10, %rd8;
st.shared.u32 [%rd22+0], %r39;
$Lt_5_18946:
mov.u64 %rd7, __cuda___cuda_local_var_41348_34_non_const_s_key16632;
mov.u64 %rd8, __cuda___cuda_local_var_41349_34_non_const_s_val17656;
ld.shared.u32 %r40, [__cuda_local_var_41359_65_non_const_lenSrcB];
setp.le.u32 %p6, %r40, %r1;
@%p6 bra $Lt_5_19458;
.loc	15	382	0
ld.param.u32 %r41, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r8, %r41, 2;
cvt.u64.u32 %rd23, %r1;
ld.shared.u32 %r42, [__cuda_local_var_41359_45_non_const_startSrcB];
add.u32 %r43, %r42, %r41;
shr.u32 %r9, %r8, 7;
mul.wide.u32 %rd10, %r1, 4;
sub.u32 %r10, %r9, 1;
cvt.u32.u16 %r11, %ctaid.x;
and.b32 %r12, %r10, %r11;
add.u32 %r44, %r43, %r1;
cvt.u64.u32 %rd24, %r44;
mul.wide.u32 %rd25, %r44, 4;
sub.u32 %r13, %r11, %r12;
mul.lo.u32 %r45, %r13, 128;
cvt.u64.u32 %rd26, %r45;
mul.wide.u32 %rd14, %r45, 4;
ld.param.u64 %rd27, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcKey];
add.u64 %rd28, %rd27, %rd14;
add.u64 %rd29, %rd25, %rd28;
ld.global.u32 %r46, [%rd29+0];
add.u64 %rd30, %rd10, %rd7;
st.shared.u32 [%rd30+512], %r46;
.loc	15	383	0
ld.param.u64 %rd31, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcVal];
add.u64 %rd32, %rd31, %rd14;
add.u64 %rd33, %rd25, %rd32;
ld.global.u32 %r47, [%rd33+0];
add.u64 %rd34, %rd10, %rd8;
st.shared.u32 [%rd34+512], %r47;
$Lt_5_19458:
.loc	15	387	0
bar.sync 0;
ld.shared.u32 %r48, [__cuda_local_var_41359_65_non_const_lenSrcB];
ld.shared.u32 %r49, [__cuda_local_var_41359_56_non_const_lenSrcA];
setp.le.u32 %p7, %r49, %r1;
@%p7 bra $Lt_5_19970;
.loc	15	313	0
cvt.u64.u32 %rd35, %r1;
mul.wide.u32 %rd10, %r1, 4;
add.u64 %rd36, %rd10, %rd7;
ld.shared.u32 %r50, [%rd36+0];
mov.s32 %r51, %r50;
.loc	15	314	0
add.u64 %rd37, %rd10, %rd8;
ld.shared.u32 %r52, [%rd37+0];
mov.s32 %r53, %r52;
.loc	15	315	0
mov.u32 %r54, 0;
.loc	15	387	0
ld.shared.u32 %r48, [__cuda_local_var_41359_65_non_const_lenSrcB];
.loc	15	315	0
setp.ne.u32 %p8, %r48, %r54;
@%p8 bra $Lt_5_21250;
.loc	15	72	0
mov.u32 %r55, 0;
bra.uni $LDWendi__Z21binarySearchExclusiveILj1EEjjPjjj_336_3;
$Lt_5_21250:
mov.u32 %r56, 0;
mov.u32 %r57, 128;
$Lt_5_21506:

	.loc	15	76	0
add.u32 %r58, %r56, %r57;
.loc	15	387	0
ld.shared.u32 %r48, [__cuda_local_var_41359_65_non_const_lenSrcB];
.loc	15	76	0
min.u32 %r59, %r58, %r48;
cvt.u64.u32 %rd38, %r59;
mul.wide.u32 %rd39, %r59, 4;
add.u64 %rd40, %rd7, %rd39;
ld.shared.u32 %r60, [%rd40+508];
.loc	15	313	0
ld.shared.u32 %r50, [%rd36+0];
.loc	15	76	0
setp.lt.u32 %p9, %r60, %r50;
selp.u32 %r56, %r59, %r56, %p9;
.loc	15	75	0
shr.u32 %r57, %r57, 1;
mov.u32 %r61, 0;
setp.ne.u32 %p10, %r57, %r61;
@%p10 bra $Lt_5_21506;
.loc	15	81	0
mov.s32 %r55, %r56;
$LDWendi__Z21binarySearchExclusiveILj1EEjjPjjj_336_3:
.loc	15	315	0
add.u32 %r62, %r55, %r1;
mov.s32 %r63, %r62;
$Lt_5_19970:
.loc	15	387	0
ld.shared.u32 %r48, [__cuda_local_var_41359_65_non_const_lenSrcB];
.loc	15	315	0
setp.le.u32 %p11, %r48, %r1;
@%p11 bra $Lt_5_22018;
.loc	15	319	0
cvt.u64.u32 %rd41, %r1;
mul.wide.u32 %rd10, %r1, 4;
add.u64 %rd42, %rd10, %rd7;
ld.shared.u32 %r64, [%rd42+512];
mov.s32 %r65, %r64;
.loc	15	320	0
add.u64 %rd43, %rd10, %rd8;
ld.shared.u32 %r66, [%rd43+512];
mov.s32 %r67, %r66;
.loc	15	321	0
mov.u32 %r68, 0;
.loc	15	387	0
ld.shared.u32 %r49, [__cuda_local_var_41359_56_non_const_lenSrcA];
.loc	15	321	0
setp.ne.u32 %p12, %r49, %r68;
@%p12 bra $Lt_5_23298;
.loc	15	58	0
mov.u32 %r69, 0;
bra.uni $LDWendi__Z21binarySearchInclusiveILj1EEjjPjjj_336_1;
$Lt_5_23298:
mov.u32 %r70, 0;
mov.u32 %r71, 128;
$Lt_5_23554:

	.loc	15	62	0
add.u32 %r72, %r70, %r71;
.loc	15	387	0
ld.shared.u32 %r49, [__cuda_local_var_41359_56_non_const_lenSrcA];
.loc	15	62	0
min.u32 %r73, %r72, %r49;
cvt.u64.u32 %rd44, %r73;
mul.wide.u32 %rd45, %r73, 4;
add.u64 %rd46, %rd7, %rd45;
ld.shared.u32 %r74, [%rd46+-4];
.loc	15	319	0
ld.shared.u32 %r64, [%rd42+512];
.loc	15	62	0
setp.le.u32 %p13, %r74, %r64;
selp.u32 %r70, %r73, %r70, %p13;
.loc	15	61	0
shr.u32 %r71, %r71, 1;
mov.u32 %r75, 0;
setp.ne.u32 %p14, %r71, %r75;
@%p14 bra $Lt_5_23554;
.loc	15	67	0
mov.s32 %r69, %r70;
$LDWendi__Z21binarySearchInclusiveILj1EEjjPjjj_336_1:
.loc	15	321	0
add.u32 %r76, %r69, %r1;
mov.s32 %r77, %r76;
$Lt_5_22018:
.loc	15	324	0
bar.sync 0;
ld.shared.u32 %r78, [__cuda_local_var_41359_56_non_const_lenSrcA];
setp.le.u32 %p15, %r78, %r1;
@%p15 bra $Lt_5_24066;
.loc	15	326	0
mov.s32 %r79, %r63;
cvt.u64.u32 %rd47, %r79;
mul.wide.u32 %rd48, %r79, 4;
mov.s32 %r80, %r51;
add.u64 %rd49, %rd48, %rd7;
st.shared.u32 [%rd49+0], %r80;
.loc	15	327	0
mov.s32 %r81, %r53;
add.u64 %rd50, %rd48, %rd8;
st.shared.u32 [%rd50+0], %r81;
$Lt_5_24066:
ld.shared.u32 %r82, [__cuda_local_var_41359_65_non_const_lenSrcB];
setp.le.u32 %p16, %r82, %r1;
@%p16 bra $Lt_5_24578;
.loc	15	331	0
mov.s32 %r83, %r77;
cvt.u64.u32 %rd51, %r83;
mul.wide.u32 %rd52, %r83, 4;
mov.s32 %r84, %r65;
add.u64 %rd53, %rd52, %rd7;
st.shared.u32 [%rd53+0], %r84;
.loc	15	332	0
mov.s32 %r85, %r67;
add.u64 %rd54, %rd52, %rd8;
st.shared.u32 [%rd54+0], %r85;
$Lt_5_24578:
.loc	15	400	0
bar.sync 0;
ld.shared.u32 %r86, [__cuda_local_var_41359_56_non_const_lenSrcA];
setp.le.u32 %p17, %r86, %r1;
@%p17 bra $Lt_5_25090;
.loc	15	402	0
ld.param.u32 %r87, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r8, %r87, 2;
cvt.u64.u32 %rd55, %r1;
shr.u32 %r9, %r8, 7;
mul.wide.u32 %rd10, %r1, 4;
sub.u32 %r10, %r9, 1;
ld.shared.u32 %r88, [__cuda_local_var_41359_74_non_const_startDstA];
add.u32 %r89, %r88, %r1;
cvt.u64.u32 %rd56, %r89;
mul.wide.u32 %rd57, %r89, 4;
cvt.u32.u16 %r11, %ctaid.x;
and.b32 %r12, %r10, %r11;
sub.u32 %r13, %r11, %r12;
mul.lo.u32 %r90, %r13, 128;
cvt.u64.u32 %rd58, %r90;
mul.wide.u32 %rd14, %r90, 4;
add.u64 %rd59, %rd10, %rd7;
ld.shared.u32 %r91, [%rd59+0];
ld.param.u64 %rd60, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstKey];
add.u64 %rd61, %rd60, %rd14;
add.u64 %rd62, %rd57, %rd61;
st.global.u32 [%rd62+0], %r91;
.loc	15	403	0
add.u64 %rd63, %rd10, %rd8;
ld.shared.u32 %r92, [%rd63+0];
ld.param.u64 %rd64, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstVal];
add.u64 %rd65, %rd64, %rd14;
add.u64 %rd66, %rd57, %rd65;
st.global.u32 [%rd66+0], %r92;
$Lt_5_25090:
ld.shared.u32 %r93, [__cuda_local_var_41359_65_non_const_lenSrcB];
setp.le.u32 %p18, %r93, %r1;
@%p18 bra $Lt_5_25602;
.loc	15	406	0
ld.param.u32 %r94, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r8, %r94, 2;
shr.u32 %r9, %r8, 7;
.loc	15	400	0
ld.shared.u32 %r86, [__cuda_local_var_41359_56_non_const_lenSrcA];
.loc	15	406	0
add.u32 %r95, %r86, %r1;
cvt.u64.u32 %rd67, %r95;
mul.wide.u32 %rd68, %r95, 4;
sub.u32 %r10, %r9, 1;
ld.shared.u32 %r96, [__cuda_local_var_41359_85_non_const_startDstB];
add.u32 %r97, %r96, %r1;
cvt.u64.u32 %rd69, %r97;
mul.wide.u32 %rd70, %r97, 4;
cvt.u32.u16 %r11, %ctaid.x;
and.b32 %r12, %r10, %r11;
sub.u32 %r13, %r11, %r12;
mul.lo.u32 %r98, %r13, 128;
cvt.u64.u32 %rd71, %r98;
mul.wide.u32 %rd14, %r98, 4;
add.u64 %rd72, %rd68, %rd7;
ld.shared.u32 %r99, [%rd72+0];
ld.param.u64 %rd73, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstKey];
add.u64 %rd74, %rd73, %rd14;
add.u64 %rd75, %rd70, %rd74;
st.global.u32 [%rd75+0], %r99;
.loc	15	407	0
add.u64 %rd76, %rd68, %rd8;
ld.shared.u32 %r100, [%rd76+0];
ld.param.u64 %rd77, [__cudaparm__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstVal];
add.u64 %rd78, %rd77, %rd14;
add.u64 %rd79, %rd70, %rd78;
st.global.u32 [%rd79+0], %r100;
$Lt_5_25602:
.loc	15	409	0
exit;
$LDWend__Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj:
} 

.entry _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj (
.param .u64 __cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstKey,
.param .u64 __cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstVal,
.param .u64 __cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcKey,
.param .u64 __cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcVal,
.param .u64 __cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_d_LimitsA,
.param .u64 __cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_d_LimitsB,
.param .u32 __cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_stride,
.param .u32 __cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_N)
{
.reg .u32 %r<102>;
.reg .u64 %rd<81>;
.reg .pred %p<20>;
.shared .align 4 .b8 __cuda___cuda_local_var_41348_34_non_const_s_key18736[1024];
.shared .align 4 .b8 __cuda___cuda_local_var_41349_34_non_const_s_val19760[1024];
.shared .u32 __cuda_local_var_41359_34_non_const_startSrcA;
.shared .u32 __cuda_local_var_41359_45_non_const_startSrcB;
.shared .u32 __cuda_local_var_41359_56_non_const_lenSrcA;
.shared .u32 __cuda_local_var_41359_65_non_const_lenSrcB;
.shared .u32 __cuda_local_var_41359_74_non_const_startDstA;
.shared .u32 __cuda_local_var_41359_85_non_const_startDstB;
.loc	15	344	0
$LDWbegin__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj:
cvt.u32.u16 %r1, %tid.x;
mov.u32 %r2, 0;
setp.ne.u32 %p1, %r1, %r2;
@%p1 bra $Lt_6_16386;
ld.param.u32 %r3, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_stride];
shr.u32 %r4, %r3, 7;
and.b32 %r5, %r3, 127;
mov.u32 %r6, 0;
setp.ne.u32 %p2, %r5, %r6;
@%p2 bra $Lt_6_17154;
.loc	15	361	0
mov.s32 %r7, %r4;
bra.uni $Lt_6_16898;
$Lt_6_17154:
add.u32 %r7, %r4, 1;
$Lt_6_16898:
.loc	15	344	0
ld.param.u32 %r3, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_stride];
.loc	15	361	0
mul.lo.u32 %r8, %r3, 2;
shr.u32 %r9, %r8, 7;
sub.u32 %r10, %r9, 1;
cvt.u32.u16 %r11, %ctaid.x;
and.b32 %r12, %r10, %r11;
sub.u32 %r13, %r11, %r12;
mul.lo.u32 %r14, %r13, 128;
ld.param.u32 %r15, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_N];
sub.u32 %r16, %r15, %r14;
sub.u32 %r17, %r16, %r3;
min.u32 %r18, %r17, %r3;
shr.u32 %r19, %r18, 7;
and.b32 %r20, %r18, 127;
mov.u32 %r21, 0;
setp.ne.u32 %p3, %r20, %r21;
@%p3 bra $Lt_6_17666;
.loc	15	362	0
mov.s32 %r22, %r19;
bra.uni $Lt_6_17410;
$Lt_6_17666:
add.u32 %r22, %r19, 1;
$Lt_6_17410:
.loc	15	365	0
cvt.u64.u32 %rd1, %r11;
mul.wide.u32 %rd2, %r11, 4;
ld.param.u64 %rd3, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_d_LimitsA];
add.u64 %rd4, %rd3, %rd2;
ld.global.u32 %r23, [%rd4+0];
st.shared.u32 [__cuda_local_var_41359_34_non_const_startSrcA], %r23;
.loc	15	366	0
ld.param.u64 %rd5, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_d_LimitsB];
add.u64 %rd6, %rd5, %rd2;
ld.global.u32 %r24, [%rd6+0];
st.shared.u32 [__cuda_local_var_41359_45_non_const_startSrcB], %r24;
add.u32 %r25, %r7, %r22;
add.u32 %r26, %r12, 1;
setp.gt.u32 %p4, %r25, %r26;
@!%p4 bra $Lt_6_18178;
.loc	15	367	0
ld.global.u32 %r27, [%rd4+4];
bra.uni $Lt_6_17922;
$Lt_6_18178:
.loc	15	344	0
ld.param.u32 %r3, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_stride];
.loc	15	367	0
mov.s32 %r27, %r3;
$Lt_6_17922:
@!%p4 bra $Lt_6_18690;
.loc	15	368	0
ld.global.u32 %r28, [%rd6+4];
bra.uni $Lt_6_18434;
$Lt_6_18690:
mov.s32 %r28, %r18;
$Lt_6_18434:
.loc	15	369	0
sub.u32 %r29, %r27, %r23;
st.shared.u32 [__cuda_local_var_41359_56_non_const_lenSrcA], %r29;
.loc	15	370	0
sub.u32 %r30, %r28, %r24;
st.shared.u32 [__cuda_local_var_41359_65_non_const_lenSrcB], %r30;
.loc	15	371	0
add.u32 %r31, %r23, %r24;
st.shared.u32 [__cuda_local_var_41359_74_non_const_startDstA], %r31;
.loc	15	372	0
add.u32 %r32, %r27, %r24;
st.shared.u32 [__cuda_local_var_41359_85_non_const_startDstB], %r32;
$Lt_6_16386:
.loc	15	376	0
bar.sync 0;
ld.shared.u32 %r33, [__cuda_local_var_41359_56_non_const_lenSrcA];
setp.le.u32 %p5, %r33, %r1;
@%p5 bra $Lt_6_18946;
.loc	15	378	0
mov.u64 %rd7, __cuda___cuda_local_var_41348_34_non_const_s_key18736;
mov.u64 %rd8, __cuda___cuda_local_var_41349_34_non_const_s_val19760;
ld.param.u32 %r34, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r8, %r34, 2;
cvt.u64.u32 %rd9, %r1;
shr.u32 %r9, %r8, 7;
mul.wide.u32 %rd10, %r1, 4;
sub.u32 %r10, %r9, 1;
ld.shared.u32 %r35, [__cuda_local_var_41359_34_non_const_startSrcA];
add.u32 %r36, %r35, %r1;
cvt.u64.u32 %rd11, %r36;
mul.wide.u32 %rd12, %r36, 4;
cvt.u32.u16 %r11, %ctaid.x;
and.b32 %r12, %r10, %r11;
sub.u32 %r13, %r11, %r12;
mul.lo.u32 %r37, %r13, 128;
cvt.u64.u32 %rd13, %r37;
mul.wide.u32 %rd14, %r37, 4;
ld.param.u64 %rd15, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcKey];
add.u64 %rd16, %rd15, %rd14;
add.u64 %rd17, %rd12, %rd16;
ld.global.u32 %r38, [%rd17+0];
add.u64 %rd18, %rd10, %rd7;
st.shared.u32 [%rd18+0], %r38;
.loc	15	379	0
ld.param.u64 %rd19, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcVal];
add.u64 %rd20, %rd19, %rd14;
add.u64 %rd21, %rd12, %rd20;
ld.global.u32 %r39, [%rd21+0];
add.u64 %rd22, %rd10, %rd8;
st.shared.u32 [%rd22+0], %r39;
$Lt_6_18946:
mov.u64 %rd7, __cuda___cuda_local_var_41348_34_non_const_s_key18736;
mov.u64 %rd8, __cuda___cuda_local_var_41349_34_non_const_s_val19760;
ld.shared.u32 %r40, [__cuda_local_var_41359_65_non_const_lenSrcB];
setp.le.u32 %p6, %r40, %r1;
@%p6 bra $Lt_6_19458;
.loc	15	382	0
ld.param.u32 %r41, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r8, %r41, 2;
cvt.u64.u32 %rd23, %r1;
ld.shared.u32 %r42, [__cuda_local_var_41359_45_non_const_startSrcB];
add.u32 %r43, %r42, %r41;
shr.u32 %r9, %r8, 7;
mul.wide.u32 %rd10, %r1, 4;
sub.u32 %r10, %r9, 1;
cvt.u32.u16 %r11, %ctaid.x;
and.b32 %r12, %r10, %r11;
add.u32 %r44, %r43, %r1;
cvt.u64.u32 %rd24, %r44;
mul.wide.u32 %rd25, %r44, 4;
sub.u32 %r13, %r11, %r12;
mul.lo.u32 %r45, %r13, 128;
cvt.u64.u32 %rd26, %r45;
mul.wide.u32 %rd14, %r45, 4;
ld.param.u64 %rd27, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcKey];
add.u64 %rd28, %rd27, %rd14;
add.u64 %rd29, %rd25, %rd28;
ld.global.u32 %r46, [%rd29+0];
add.u64 %rd30, %rd10, %rd7;
st.shared.u32 [%rd30+512], %r46;
.loc	15	383	0
ld.param.u64 %rd31, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_SrcVal];
add.u64 %rd32, %rd31, %rd14;
add.u64 %rd33, %rd25, %rd32;
ld.global.u32 %r47, [%rd33+0];
add.u64 %rd34, %rd10, %rd8;
st.shared.u32 [%rd34+512], %r47;
$Lt_6_19458:
.loc	15	387	0
bar.sync 0;
ld.shared.u32 %r48, [__cuda_local_var_41359_65_non_const_lenSrcB];
ld.shared.u32 %r49, [__cuda_local_var_41359_56_non_const_lenSrcA];
setp.le.u32 %p7, %r49, %r1;
@%p7 bra $Lt_6_19970;
.loc	15	313	0
cvt.u64.u32 %rd35, %r1;
mul.wide.u32 %rd10, %r1, 4;
add.u64 %rd36, %rd10, %rd7;
ld.shared.u32 %r50, [%rd36+0];
mov.s32 %r51, %r50;
.loc	15	314	0
add.u64 %rd37, %rd10, %rd8;
ld.shared.u32 %r52, [%rd37+0];
mov.s32 %r53, %r52;
.loc	15	315	0
mov.u32 %r54, 0;
.loc	15	387	0
ld.shared.u32 %r48, [__cuda_local_var_41359_65_non_const_lenSrcB];
.loc	15	315	0
setp.ne.u32 %p8, %r48, %r54;
@%p8 bra $Lt_6_21250;
.loc	15	72	0
mov.u32 %r55, 0;
bra.uni $LDWendi__Z21binarySearchExclusiveILj0EEjjPjjj_337_3;
$Lt_6_21250:
mov.u32 %r56, 0;
mov.u32 %r57, 128;
$Lt_6_21506:

	.loc	15	76	0
add.u32 %r58, %r56, %r57;
.loc	15	387	0
ld.shared.u32 %r48, [__cuda_local_var_41359_65_non_const_lenSrcB];
.loc	15	76	0
min.u32 %r59, %r58, %r48;
cvt.u64.u32 %rd38, %r59;
mul.wide.u32 %rd39, %r59, 4;
add.u64 %rd40, %rd7, %rd39;
ld.shared.u32 %r60, [%rd40+508];
.loc	15	313	0
ld.shared.u32 %r50, [%rd36+0];
.loc	15	76	0
setp.gt.u32 %p9, %r60, %r50;
selp.u32 %r56, %r59, %r56, %p9;
.loc	15	75	0
shr.u32 %r57, %r57, 1;
mov.u32 %r61, 0;
setp.ne.u32 %p10, %r57, %r61;
@%p10 bra $Lt_6_21506;
.loc	15	81	0
mov.s32 %r55, %r56;
$LDWendi__Z21binarySearchExclusiveILj0EEjjPjjj_337_3:
.loc	15	315	0
add.u32 %r62, %r55, %r1;
mov.s32 %r63, %r62;
$Lt_6_19970:
.loc	15	387	0
ld.shared.u32 %r48, [__cuda_local_var_41359_65_non_const_lenSrcB];
.loc	15	315	0
setp.le.u32 %p11, %r48, %r1;
@%p11 bra $Lt_6_22018;
.loc	15	319	0
cvt.u64.u32 %rd41, %r1;
mul.wide.u32 %rd10, %r1, 4;
add.u64 %rd42, %rd10, %rd7;
ld.shared.u32 %r64, [%rd42+512];
mov.s32 %r65, %r64;
.loc	15	320	0
add.u64 %rd43, %rd10, %rd8;
ld.shared.u32 %r66, [%rd43+512];
mov.s32 %r67, %r66;
.loc	15	321	0
mov.u32 %r68, 0;
.loc	15	387	0
ld.shared.u32 %r49, [__cuda_local_var_41359_56_non_const_lenSrcA];
.loc	15	321	0
setp.ne.u32 %p12, %r49, %r68;
@%p12 bra $Lt_6_23298;
.loc	15	58	0
mov.u32 %r69, 0;
bra.uni $LDWendi__Z21binarySearchInclusiveILj0EEjjPjjj_337_1;
$Lt_6_23298:
mov.u32 %r70, 0;
mov.u32 %r71, 128;
$Lt_6_23554:

	.loc	15	62	0
add.u32 %r72, %r70, %r71;
.loc	15	387	0
ld.shared.u32 %r49, [__cuda_local_var_41359_56_non_const_lenSrcA];
.loc	15	62	0
min.u32 %r73, %r72, %r49;
cvt.u64.u32 %rd44, %r73;
mul.wide.u32 %rd45, %r73, 4;
add.u64 %rd46, %rd7, %rd45;
ld.shared.u32 %r74, [%rd46+-4];
.loc	15	319	0
ld.shared.u32 %r64, [%rd42+512];
.loc	15	62	0
setp.ge.u32 %p13, %r74, %r64;
selp.u32 %r70, %r73, %r70, %p13;
.loc	15	61	0
shr.u32 %r71, %r71, 1;
mov.u32 %r75, 0;
setp.ne.u32 %p14, %r71, %r75;
@%p14 bra $Lt_6_23554;
.loc	15	67	0
mov.s32 %r69, %r70;
$LDWendi__Z21binarySearchInclusiveILj0EEjjPjjj_337_1:
.loc	15	321	0
add.u32 %r76, %r69, %r1;
mov.s32 %r77, %r76;
$Lt_6_22018:
.loc	15	324	0
bar.sync 0;
ld.shared.u32 %r78, [__cuda_local_var_41359_56_non_const_lenSrcA];
setp.le.u32 %p15, %r78, %r1;
@%p15 bra $Lt_6_24066;
.loc	15	326	0
mov.s32 %r79, %r63;
cvt.u64.u32 %rd47, %r79;
mul.wide.u32 %rd48, %r79, 4;
mov.s32 %r80, %r51;
add.u64 %rd49, %rd48, %rd7;
st.shared.u32 [%rd49+0], %r80;
.loc	15	327	0
mov.s32 %r81, %r53;
add.u64 %rd50, %rd48, %rd8;
st.shared.u32 [%rd50+0], %r81;
$Lt_6_24066:
ld.shared.u32 %r82, [__cuda_local_var_41359_65_non_const_lenSrcB];
setp.le.u32 %p16, %r82, %r1;
@%p16 bra $Lt_6_24578;
.loc	15	331	0
mov.s32 %r83, %r77;
cvt.u64.u32 %rd51, %r83;
mul.wide.u32 %rd52, %r83, 4;
mov.s32 %r84, %r65;
add.u64 %rd53, %rd52, %rd7;
st.shared.u32 [%rd53+0], %r84;
.loc	15	332	0
mov.s32 %r85, %r67;
add.u64 %rd54, %rd52, %rd8;
st.shared.u32 [%rd54+0], %r85;
$Lt_6_24578:
.loc	15	400	0
bar.sync 0;
ld.shared.u32 %r86, [__cuda_local_var_41359_56_non_const_lenSrcA];
setp.le.u32 %p17, %r86, %r1;
@%p17 bra $Lt_6_25090;
.loc	15	402	0
ld.param.u32 %r87, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r8, %r87, 2;
cvt.u64.u32 %rd55, %r1;
shr.u32 %r9, %r8, 7;
mul.wide.u32 %rd10, %r1, 4;
sub.u32 %r10, %r9, 1;
ld.shared.u32 %r88, [__cuda_local_var_41359_74_non_const_startDstA];
add.u32 %r89, %r88, %r1;
cvt.u64.u32 %rd56, %r89;
mul.wide.u32 %rd57, %r89, 4;
cvt.u32.u16 %r11, %ctaid.x;
and.b32 %r12, %r10, %r11;
sub.u32 %r13, %r11, %r12;
mul.lo.u32 %r90, %r13, 128;
cvt.u64.u32 %rd58, %r90;
mul.wide.u32 %rd14, %r90, 4;
add.u64 %rd59, %rd10, %rd7;
ld.shared.u32 %r91, [%rd59+0];
ld.param.u64 %rd60, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstKey];
add.u64 %rd61, %rd60, %rd14;
add.u64 %rd62, %rd57, %rd61;
st.global.u32 [%rd62+0], %r91;
.loc	15	403	0
add.u64 %rd63, %rd10, %rd8;
ld.shared.u32 %r92, [%rd63+0];
ld.param.u64 %rd64, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstVal];
add.u64 %rd65, %rd64, %rd14;
add.u64 %rd66, %rd57, %rd65;
st.global.u32 [%rd66+0], %r92;
$Lt_6_25090:
ld.shared.u32 %r93, [__cuda_local_var_41359_65_non_const_lenSrcB];
setp.le.u32 %p18, %r93, %r1;
@%p18 bra $Lt_6_25602;
.loc	15	406	0
ld.param.u32 %r94, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_stride];
mul.lo.u32 %r8, %r94, 2;
shr.u32 %r9, %r8, 7;
.loc	15	400	0
ld.shared.u32 %r86, [__cuda_local_var_41359_56_non_const_lenSrcA];
.loc	15	406	0
add.u32 %r95, %r86, %r1;
cvt.u64.u32 %rd67, %r95;
mul.wide.u32 %rd68, %r95, 4;
sub.u32 %r10, %r9, 1;
ld.shared.u32 %r96, [__cuda_local_var_41359_85_non_const_startDstB];
add.u32 %r97, %r96, %r1;
cvt.u64.u32 %rd69, %r97;
mul.wide.u32 %rd70, %r97, 4;
cvt.u32.u16 %r11, %ctaid.x;
and.b32 %r12, %r10, %r11;
sub.u32 %r13, %r11, %r12;
mul.lo.u32 %r98, %r13, 128;
cvt.u64.u32 %rd71, %r98;
mul.wide.u32 %rd14, %r98, 4;
add.u64 %rd72, %rd68, %rd7;
ld.shared.u32 %r99, [%rd72+0];
ld.param.u64 %rd73, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstKey];
add.u64 %rd74, %rd73, %rd14;
add.u64 %rd75, %rd70, %rd74;
st.global.u32 [%rd75+0], %r99;
.loc	15	407	0
add.u64 %rd76, %rd68, %rd8;
ld.shared.u32 %r100, [%rd76+0];
ld.param.u64 %rd77, [__cudaparm__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj___val_paramd_DstVal];
add.u64 %rd78, %rd77, %rd14;
add.u64 %rd79, %rd70, %rd78;
st.global.u32 [%rd79+0], %r100;
$Lt_6_25602:
.loc	15	409	0
exit;
$LDWend__Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj:
} 


Fatbin elf code:
================
arch = sm_20
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit
identifier = mergeSort.cu

Fatbin ptx code:
================
arch = sm_20
code version = [4,0]
producer = cuda
host = linux
compile_size = 64bit
compressed
identifier = mergeSort.cu






.version 4.0
.target sm_20
.address_size 64






















.visible .entry _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j(
.param .u64 _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_0,
.param .u64 _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_1,
.param .u64 _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_2,
.param .u64 _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_3,
.param .u32 _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_4
)
{
.reg .pred %p<9>;
.reg .s32 %r<61>;
.reg .s64 %rd<64>;

	.shared .align 4 .b8 _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j$__cuda_local_var_59185_34_non_const_s_key[4096];

	.shared .align 4 .b8 _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j$__cuda_local_var_59186_34_non_const_s_val[4096];

ld.param.u64 %rd5, [_Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_0];
ld.param.u64 %rd6, [_Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_1];
ld.param.u64 %rd7, [_Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_2];
ld.param.u64 %rd8, [_Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_3];
ld.param.u32 %r20, [_Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_4];
mov.u32 %r21, %ctaid.x;
shl.b32 %r22, %r21, 10;
mov.u32 %r1, %tid.x;
add.s32 %r23, %r22, %r1;
cvt.u64.u32	%rd1, %r23;
cvta.to.global.u64 %rd9, %rd7;
mul.wide.u32 %rd10, %r23, 4;
add.s64 %rd11, %rd9, %rd10;
cvta.to.global.u64 %rd12, %rd8;
add.s64 %rd13, %rd12, %rd10;
mul.wide.u32 %rd14, %r1, 4;
mov.u64 %rd15, _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j$__cuda_local_var_59185_34_non_const_s_key;
add.s64 %rd16, %rd15, %rd14;
ld.global.u32 %r24, [%rd11];
st.shared.u32 [%rd16], %r24;
mov.u64 %rd17, _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j$__cuda_local_var_59186_34_non_const_s_val;
add.s64 %rd18, %rd17, %rd14;
ld.global.u32 %r25, [%rd13];
st.shared.u32 [%rd18], %r25;
ld.global.u32 %r26, [%rd11+2048];
st.shared.u32 [%rd16+2048], %r26;
ld.global.u32 %r27, [%rd13+2048];
st.shared.u32 [%rd18+2048], %r27;
setp.lt.u32	%p1, %r20, 2;
@%p1 bra BB0_11;

mov.u32 %r59, 1;

BB0_2:
mov.u32 %r55, %r59;
mov.u32 %r2, %r55;
add.s32 %r29, %r2, -1;
and.b32 %r3, %r29, %r1;
sub.s32 %r30, %r1, %r3;
shl.b32 %r31, %r30, 1;
cvt.u64.u32	%rd2, %r31;
bar.sync 0;
cvt.u64.u32	%rd19, %r3;
add.s64 %rd20, %rd2, %rd19;
shl.b64 %rd21, %rd20, 2;
add.s64 %rd23, %rd15, %rd21;
ld.shared.u32 %r4, [%rd23];
add.s64 %rd25, %rd17, %rd21;
ld.shared.u32 %r5, [%rd25];
add.s32 %r32, %r3, %r2;
cvt.u64.u32	%rd26, %r32;
add.s64 %rd27, %rd2, %rd26;
shl.b64 %rd28, %rd27, 2;
add.s64 %rd29, %rd15, %rd28;
ld.shared.u32 %r6, [%rd29];
add.s64 %rd30, %rd17, %rd28;
ld.shared.u32 %r7, [%rd30];
setp.ne.s32	%p2, %r2, 0;
@%p2 bra BB0_4;

mov.u32 %r54, 0;
bra.uni BB0_6;

BB0_4:
cvt.u64.u32	%rd31, %r2;
add.s64 %rd3, %rd2, %rd31;
mov.u32 %r54, 0;
mov.u32 %r58, %r2;

BB0_5:
add.s32 %r34, %r54, %r58;
min.u32 %r35, %r34, %r2;
add.s32 %r36, %r35, -1;
cvt.u64.u32	%rd32, %r36;
add.s64 %rd33, %rd3, %rd32;
shl.b64 %rd34, %rd33, 2;
add.s64 %rd36, %rd15, %rd34;
ld.shared.u32 %r37, [%rd36];
setp.lt.u32	%p3, %r37, %r4;
selp.b32	%r54, %r35, %r54, %p3;
shr.u32 %r58, %r58, 1;
setp.ne.s32	%p4, %r58, 0;
@%p4 bra BB0_5;

BB0_6:
@%p2 bra BB0_8;

mov.u32 %r60, 0;
bra.uni BB0_10;

BB0_8:
mov.u32 %r60, 0;
mov.u32 %r57, %r2;

BB0_9:
mov.u32 %r13, %r57;
add.s32 %r40, %r13, %r60;
min.u32 %r41, %r40, %r2;
add.s32 %r42, %r41, -1;
cvt.u64.u32	%rd37, %r42;
add.s64 %rd38, %rd37, %rd2;
shl.b64 %rd39, %rd38, 2;
add.s64 %rd41, %rd15, %rd39;
ld.shared.u32 %r43, [%rd41];
setp.le.u32	%p6, %r43, %r6;
selp.b32	%r60, %r41, %r60, %p6;
shr.u32 %r16, %r13, 1;
setp.ne.s32	%p7, %r16, 0;
mov.u32 %r57, %r16;
@%p7 bra BB0_9;

BB0_10:
add.s32 %r18, %r54, %r3;
bar.sync 0;
cvt.u64.u32	%rd42, %r18;
add.s64 %rd43, %rd42, %rd2;
shl.b64 %rd44, %rd43, 2;
add.s64 %rd46, %rd15, %rd44;
st.shared.u32 [%rd46], %r4;
add.s64 %rd48, %rd17, %rd44;
st.shared.u32 [%rd48], %r5;
add.s32 %r45, %r60, %r3;
cvt.u64.u32	%rd49, %r45;
add.s64 %rd50, %rd49, %rd2;
shl.b64 %rd51, %rd50, 2;
add.s64 %rd52, %rd15, %rd51;
st.shared.u32 [%rd52], %r6;
add.s64 %rd53, %rd17, %rd51;
st.shared.u32 [%rd53], %r7;
shl.b32 %r59, %r2, 1;
setp.lt.u32	%p8, %r59, %r20;
@%p8 bra BB0_2;

BB0_11:
cvta.to.global.u64 %rd54, %rd6;
shl.b64 %rd55, %rd1, 2;
add.s64 %rd4, %rd54, %rd55;
bar.sync 0;
mul.wide.u32 %rd56, %r1, 4;
add.s64 %rd58, %rd15, %rd56;
cvta.to.global.u64 %rd59, %rd5;
mul.wide.u32 %rd60, %r23, 4;
add.s64 %rd61, %rd59, %rd60;
ld.shared.u32 %r50, [%rd58];
st.global.u32 [%rd61], %r50;
add.s64 %rd63, %rd17, %rd56;
ld.shared.u32 %r51, [%rd63];
st.global.u32 [%rd4], %r51;
ld.shared.u32 %r52, [%rd58+2048];
st.global.u32 [%rd61+2048], %r52;
ld.shared.u32 %r53, [%rd63+2048];
st.global.u32 [%rd4+2048], %r53;
ret;
}

.visible .entry _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j(
.param .u64 _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_0,
.param .u64 _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_1,
.param .u64 _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_2,
.param .u64 _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_3,
.param .u32 _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_4
)
{
.reg .pred %p<9>;
.reg .s32 %r<61>;
.reg .s64 %rd<64>;

	.shared .align 4 .b8 _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j$__cuda_local_var_59185_34_non_const_s_key[4096];

	.shared .align 4 .b8 _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j$__cuda_local_var_59186_34_non_const_s_val[4096];

ld.param.u64 %rd5, [_Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_0];
ld.param.u64 %rd6, [_Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_1];
ld.param.u64 %rd7, [_Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_2];
ld.param.u64 %rd8, [_Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_3];
ld.param.u32 %r20, [_Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_4];
mov.u32 %r21, %ctaid.x;
shl.b32 %r22, %r21, 10;
mov.u32 %r1, %tid.x;
add.s32 %r23, %r22, %r1;
cvt.u64.u32	%rd1, %r23;
cvta.to.global.u64 %rd9, %rd7;
mul.wide.u32 %rd10, %r23, 4;
add.s64 %rd11, %rd9, %rd10;
cvta.to.global.u64 %rd12, %rd8;
add.s64 %rd13, %rd12, %rd10;
mul.wide.u32 %rd14, %r1, 4;
mov.u64 %rd15, _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j$__cuda_local_var_59185_34_non_const_s_key;
add.s64 %rd16, %rd15, %rd14;
ld.global.u32 %r24, [%rd11];
st.shared.u32 [%rd16], %r24;
mov.u64 %rd17, _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j$__cuda_local_var_59186_34_non_const_s_val;
add.s64 %rd18, %rd17, %rd14;
ld.global.u32 %r25, [%rd13];
st.shared.u32 [%rd18], %r25;
ld.global.u32 %r26, [%rd11+2048];
st.shared.u32 [%rd16+2048], %r26;
ld.global.u32 %r27, [%rd13+2048];
st.shared.u32 [%rd18+2048], %r27;
setp.lt.u32	%p1, %r20, 2;
@%p1 bra BB1_11;

mov.u32 %r59, 1;

BB1_2:
mov.u32 %r55, %r59;
mov.u32 %r2, %r55;
add.s32 %r29, %r2, -1;
and.b32 %r3, %r29, %r1;
sub.s32 %r30, %r1, %r3;
shl.b32 %r31, %r30, 1;
cvt.u64.u32	%rd2, %r31;
bar.sync 0;
cvt.u64.u32	%rd19, %r3;
add.s64 %rd20, %rd2, %rd19;
shl.b64 %rd21, %rd20, 2;
add.s64 %rd23, %rd15, %rd21;
ld.shared.u32 %r4, [%rd23];
add.s64 %rd25, %rd17, %rd21;
ld.shared.u32 %r5, [%rd25];
add.s32 %r32, %r3, %r2;
cvt.u64.u32	%rd26, %r32;
add.s64 %rd27, %rd2, %rd26;
shl.b64 %rd28, %rd27, 2;
add.s64 %rd29, %rd15, %rd28;
ld.shared.u32 %r6, [%rd29];
add.s64 %rd30, %rd17, %rd28;
ld.shared.u32 %r7, [%rd30];
setp.ne.s32	%p2, %r2, 0;
@%p2 bra BB1_4;

mov.u32 %r54, 0;
bra.uni BB1_6;

BB1_4:
cvt.u64.u32	%rd31, %r2;
add.s64 %rd3, %rd2, %rd31;
mov.u32 %r54, 0;
mov.u32 %r58, %r2;

BB1_5:
add.s32 %r34, %r54, %r58;
min.u32 %r35, %r34, %r2;
add.s32 %r36, %r35, -1;
cvt.u64.u32	%rd32, %r36;
add.s64 %rd33, %rd3, %rd32;
shl.b64 %rd34, %rd33, 2;
add.s64 %rd36, %rd15, %rd34;
ld.shared.u32 %r37, [%rd36];
setp.gt.u32	%p3, %r37, %r4;
selp.b32	%r54, %r35, %r54, %p3;
shr.u32 %r58, %r58, 1;
setp.ne.s32	%p4, %r58, 0;
@%p4 bra BB1_5;

BB1_6:
@%p2 bra BB1_8;

mov.u32 %r60, 0;
bra.uni BB1_10;

BB1_8:
mov.u32 %r60, 0;
mov.u32 %r57, %r2;

BB1_9:
mov.u32 %r13, %r57;
add.s32 %r40, %r13, %r60;
min.u32 %r41, %r40, %r2;
add.s32 %r42, %r41, -1;
cvt.u64.u32	%rd37, %r42;
add.s64 %rd38, %rd37, %rd2;
shl.b64 %rd39, %rd38, 2;
add.s64 %rd41, %rd15, %rd39;
ld.shared.u32 %r43, [%rd41];
setp.lt.u32	%p6, %r43, %r6;
selp.b32	%r60, %r60, %r41, %p6;
shr.u32 %r16, %r13, 1;
setp.ne.s32	%p7, %r16, 0;
mov.u32 %r57, %r16;
@%p7 bra BB1_9;

BB1_10:
add.s32 %r18, %r54, %r3;
bar.sync 0;
cvt.u64.u32	%rd42, %r18;
add.s64 %rd43, %rd42, %rd2;
shl.b64 %rd44, %rd43, 2;
add.s64 %rd46, %rd15, %rd44;
st.shared.u32 [%rd46], %r4;
add.s64 %rd48, %rd17, %rd44;
st.shared.u32 [%rd48], %r5;
add.s32 %r45, %r60, %r3;
cvt.u64.u32	%rd49, %r45;
add.s64 %rd50, %rd49, %rd2;
shl.b64 %rd51, %rd50, 2;
add.s64 %rd52, %rd15, %rd51;
st.shared.u32 [%rd52], %r6;
add.s64 %rd53, %rd17, %rd51;
st.shared.u32 [%rd53], %r7;
shl.b32 %r59, %r2, 1;
setp.lt.u32	%p8, %r59, %r20;
@%p8 bra BB1_2;

BB1_11:
cvta.to.global.u64 %rd54, %rd6;
shl.b64 %rd55, %rd1, 2;
add.s64 %rd4, %rd54, %rd55;
bar.sync 0;
mul.wide.u32 %rd56, %r1, 4;
add.s64 %rd58, %rd15, %rd56;
cvta.to.global.u64 %rd59, %rd5;
mul.wide.u32 %rd60, %r23, 4;
add.s64 %rd61, %rd59, %rd60;
ld.shared.u32 %r50, [%rd58];
st.global.u32 [%rd61], %r50;
add.s64 %rd63, %rd17, %rd56;
ld.shared.u32 %r51, [%rd63];
st.global.u32 [%rd4], %r51;
ld.shared.u32 %r52, [%rd58+2048];
st.global.u32 [%rd61+2048], %r52;
ld.shared.u32 %r53, [%rd63+2048];
st.global.u32 [%rd4+2048], %r53;
ret;
}

.visible .entry _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj(
.param .u64 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_0,
.param .u64 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_1,
.param .u64 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_2,
.param .u32 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_3,
.param .u32 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_4,
.param .u32 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_5
)
{
.reg .pred %p<12>;
.reg .s32 %r<70>;
.reg .s64 %rd<40>;


ld.param.u64 %rd8, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_0];
ld.param.u64 %rd9, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_1];
ld.param.u64 %rd10, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_2];
ld.param.u32 %r19, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_3];
ld.param.u32 %r20, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_4];
ld.param.u32 %r21, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_5];
cvta.to.global.u64 %rd1, %rd9;
cvta.to.global.u64 %rd2, %rd10;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32	%p1, %r1, %r21;
@%p1 bra BB2_11;

shr.u32 %r25, %r19, 7;
add.s32 %r26, %r25, -1;
and.b32 %r2, %r1, %r26;
sub.s32 %r27, %r1, %r2;
shl.b32 %r28, %r27, 8;
cvt.u64.u32	%rd3, %r28;
shl.b32 %r29, %r27, 1;
and.b32 %r30, %r29, 33554430;
cvt.u64.u32	%rd4, %r30;
sub.s32 %r31, %r20, %r19;
sub.s32 %r32, %r31, %r28;
min.u32 %r3, %r19, %r32;
and.b32 %r33, %r19, 127;
setp.ne.s32	%p2, %r33, 0;
selp.u32	%r34, 1, 0, %p2;
add.s32 %r35, %r34, %r25;
setp.ge.u32	%p3, %r2, %r35;
@%p3 bra BB2_7;

cvta.to.global.u64 %rd11, %rd8;
shl.b32 %r4, %r2, 7;
cvt.u64.u32	%rd12, %r2;
add.s64 %rd5, %rd4, %rd12;
shl.b64 %rd13, %rd5, 2;
add.s64 %rd14, %rd11, %rd13;
st.global.u32 [%rd14], %r4;
setp.ne.s32	%p4, %r3, 0;
@%p4 bra BB2_4;

mov.u32 %r67, 0;
bra.uni BB2_6;

BB2_4:
cvt.u64.u32	%rd15, %r4;
add.s64 %rd16, %rd3, %rd15;
shl.b64 %rd17, %rd16, 2;
add.s64 %rd18, %rd2, %rd17;
ld.global.u32 %r5, [%rd18];
add.s32 %r37, %r3, -1;
clz.b32 %r38, %r37;
mov.u32 %r39, 32;
sub.s32 %r40, %r39, %r38;
mov.u32 %r41, 1;
shl.b32 %r66, %r41, %r40;
cvt.u64.u32	%rd19, %r19;
add.s64 %rd6, %rd3, %rd19;
mov.u32 %r67, 0;

BB2_5:
add.s32 %r42, %r67, %r66;
min.u32 %r43, %r42, %r3;
add.s32 %r44, %r43, -1;
cvt.u64.u32	%rd20, %r44;
add.s64 %rd21, %rd6, %rd20;
shl.b64 %rd22, %rd21, 2;
add.s64 %rd23, %rd2, %rd22;
ld.global.u32 %r45, [%rd23];
setp.lt.u32	%p5, %r45, %r5;
selp.b32	%r67, %r43, %r67, %p5;
shr.u32 %r66, %r66, 1;
setp.ne.s32	%p6, %r66, 0;
@%p6 bra BB2_5;

BB2_6:
add.s64 %rd25, %rd1, %rd13;
st.global.u32 [%rd25], %r67;

BB2_7:
and.b32 %r47, %r3, 127;
shr.u32 %r48, %r3, 7;
setp.ne.s32	%p7, %r47, 0;
selp.u32	%r49, 1, 0, %p7;
add.s32 %r50, %r49, %r48;
setp.ge.u32	%p8, %r2, %r50;
@%p8 bra BB2_11;

shl.b32 %r51, %r2, 7;
add.s32 %r53, %r2, %r25;
cvt.u64.u32	%rd26, %r53;
add.s64 %rd7, %rd4, %rd26;
shl.b64 %rd27, %rd7, 2;
add.s64 %rd28, %rd1, %rd27;
st.global.u32 [%rd28], %r51;
add.s32 %r54, %r51, %r19;
cvt.u64.u32	%rd29, %r54;
add.s64 %rd30, %rd3, %rd29;
shl.b64 %rd31, %rd30, 2;
add.s64 %rd32, %rd2, %rd31;
ld.global.u32 %r12, [%rd32];
add.s32 %r55, %r19, -1;
clz.b32 %r56, %r55;
mov.u32 %r57, 32;
sub.s32 %r58, %r57, %r56;
mov.u32 %r59, 1;
shl.b32 %r68, %r59, %r58;
mov.u32 %r69, 0;
setp.ne.s32	%p9, %r19, 0;
@%p9 bra BB2_9;
bra.uni BB2_10;

BB2_9:
add.s32 %r61, %r68, %r69;
min.u32 %r62, %r61, %r19;
add.s32 %r63, %r62, -1;
cvt.u64.u32	%rd33, %r63;
add.s64 %rd34, %rd33, %rd3;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd2, %rd35;
ld.global.u32 %r64, [%rd36];
setp.le.u32	%p10, %r64, %r12;
selp.b32	%r69, %r62, %r69, %p10;
shr.u32 %r68, %r68, 1;
setp.ne.s32	%p11, %r68, 0;
@%p11 bra BB2_9;

BB2_10:
cvta.to.global.u64 %rd37, %rd8;
add.s64 %rd39, %rd37, %rd27;
st.global.u32 [%rd39], %r69;

BB2_11:
ret;
}

.visible .entry _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj(
.param .u64 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_0,
.param .u64 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_1,
.param .u64 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_2,
.param .u32 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_3,
.param .u32 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_4,
.param .u32 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_5
)
{
.reg .pred %p<12>;
.reg .s32 %r<70>;
.reg .s64 %rd<40>;


ld.param.u64 %rd8, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_0];
ld.param.u64 %rd9, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_1];
ld.param.u64 %rd10, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_2];
ld.param.u32 %r19, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_3];
ld.param.u32 %r20, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_4];
ld.param.u32 %r21, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_5];
cvta.to.global.u64 %rd1, %rd9;
cvta.to.global.u64 %rd2, %rd10;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32	%p1, %r1, %r21;
@%p1 bra BB3_11;

shr.u32 %r25, %r19, 7;
add.s32 %r26, %r25, -1;
and.b32 %r2, %r1, %r26;
sub.s32 %r27, %r1, %r2;
shl.b32 %r28, %r27, 8;
cvt.u64.u32	%rd3, %r28;
shl.b32 %r29, %r27, 1;
and.b32 %r30, %r29, 33554430;
cvt.u64.u32	%rd4, %r30;
sub.s32 %r31, %r20, %r19;
sub.s32 %r32, %r31, %r28;
min.u32 %r3, %r19, %r32;
and.b32 %r33, %r19, 127;
setp.ne.s32	%p2, %r33, 0;
selp.u32	%r34, 1, 0, %p2;
add.s32 %r35, %r34, %r25;
setp.ge.u32	%p3, %r2, %r35;
@%p3 bra BB3_7;

cvta.to.global.u64 %rd11, %rd8;
shl.b32 %r4, %r2, 7;
cvt.u64.u32	%rd12, %r2;
add.s64 %rd5, %rd4, %rd12;
shl.b64 %rd13, %rd5, 2;
add.s64 %rd14, %rd11, %rd13;
st.global.u32 [%rd14], %r4;
setp.ne.s32	%p4, %r3, 0;
@%p4 bra BB3_4;

mov.u32 %r67, 0;
bra.uni BB3_6;

BB3_4:
cvt.u64.u32	%rd15, %r4;
add.s64 %rd16, %rd3, %rd15;
shl.b64 %rd17, %rd16, 2;
add.s64 %rd18, %rd2, %rd17;
ld.global.u32 %r5, [%rd18];
add.s32 %r37, %r3, -1;
clz.b32 %r38, %r37;
mov.u32 %r39, 32;
sub.s32 %r40, %r39, %r38;
mov.u32 %r41, 1;
shl.b32 %r66, %r41, %r40;
cvt.u64.u32	%rd19, %r19;
add.s64 %rd6, %rd3, %rd19;
mov.u32 %r67, 0;

BB3_5:
add.s32 %r42, %r67, %r66;
min.u32 %r43, %r42, %r3;
add.s32 %r44, %r43, -1;
cvt.u64.u32	%rd20, %r44;
add.s64 %rd21, %rd6, %rd20;
shl.b64 %rd22, %rd21, 2;
add.s64 %rd23, %rd2, %rd22;
ld.global.u32 %r45, [%rd23];
setp.gt.u32	%p5, %r45, %r5;
selp.b32	%r67, %r43, %r67, %p5;
shr.u32 %r66, %r66, 1;
setp.ne.s32	%p6, %r66, 0;
@%p6 bra BB3_5;

BB3_6:
add.s64 %rd25, %rd1, %rd13;
st.global.u32 [%rd25], %r67;

BB3_7:
and.b32 %r47, %r3, 127;
shr.u32 %r48, %r3, 7;
setp.ne.s32	%p7, %r47, 0;
selp.u32	%r49, 1, 0, %p7;
add.s32 %r50, %r49, %r48;
setp.ge.u32	%p8, %r2, %r50;
@%p8 bra BB3_11;

shl.b32 %r51, %r2, 7;
add.s32 %r53, %r2, %r25;
cvt.u64.u32	%rd26, %r53;
add.s64 %rd7, %rd4, %rd26;
shl.b64 %rd27, %rd7, 2;
add.s64 %rd28, %rd1, %rd27;
st.global.u32 [%rd28], %r51;
add.s32 %r54, %r51, %r19;
cvt.u64.u32	%rd29, %r54;
add.s64 %rd30, %rd3, %rd29;
shl.b64 %rd31, %rd30, 2;
add.s64 %rd32, %rd2, %rd31;
ld.global.u32 %r12, [%rd32];
add.s32 %r55, %r19, -1;
clz.b32 %r56, %r55;
mov.u32 %r57, 32;
sub.s32 %r58, %r57, %r56;
mov.u32 %r59, 1;
shl.b32 %r68, %r59, %r58;
mov.u32 %r69, 0;
setp.ne.s32	%p9, %r19, 0;
@%p9 bra BB3_9;
bra.uni BB3_10;

BB3_9:
add.s32 %r61, %r68, %r69;
min.u32 %r62, %r61, %r19;
add.s32 %r63, %r62, -1;
cvt.u64.u32	%rd33, %r63;
add.s64 %rd34, %rd33, %rd3;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd2, %rd35;
ld.global.u32 %r64, [%rd36];
setp.lt.u32	%p10, %r64, %r12;
selp.b32	%r69, %r69, %r62, %p10;
shr.u32 %r68, %r68, 1;
setp.ne.s32	%p11, %r68, 0;
@%p11 bra BB3_9;

BB3_10:
cvta.to.global.u64 %rd37, %rd8;
add.s64 %rd39, %rd37, %rd27;
st.global.u32 [%rd39], %r69;

BB3_11:
ret;
}

.visible .entry _Z26mergeRanksAndIndicesKernelPjS_jjj(
.param .u64 _Z26mergeRanksAndIndicesKernelPjS_jjj_param_0,
.param .u64 _Z26mergeRanksAndIndicesKernelPjS_jjj_param_1,
.param .u32 _Z26mergeRanksAndIndicesKernelPjS_jjj_param_2,
.param .u32 _Z26mergeRanksAndIndicesKernelPjS_jjj_param_3,
.param .u32 _Z26mergeRanksAndIndicesKernelPjS_jjj_param_4
)
{
.reg .pred %p<12>;
.reg .s32 %r<67>;
.reg .s64 %rd<32>;


ld.param.u64 %rd5, [_Z26mergeRanksAndIndicesKernelPjS_jjj_param_0];
ld.param.u64 %rd6, [_Z26mergeRanksAndIndicesKernelPjS_jjj_param_1];
ld.param.u32 %r19, [_Z26mergeRanksAndIndicesKernelPjS_jjj_param_2];
ld.param.u32 %r20, [_Z26mergeRanksAndIndicesKernelPjS_jjj_param_3];
ld.param.u32 %r21, [_Z26mergeRanksAndIndicesKernelPjS_jjj_param_4];
cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32	%p1, %r1, %r21;
@%p1 bra BB4_11;

shr.u32 %r25, %r19, 7;
add.s32 %r26, %r25, -1;
and.b32 %r2, %r1, %r26;
sub.s32 %r27, %r1, %r2;
shl.b32 %r28, %r27, 8;
shl.b32 %r29, %r27, 1;
cvt.u64.u32	%rd3, %r29;
sub.s32 %r30, %r20, %r19;
sub.s32 %r31, %r30, %r28;
min.u32 %r32, %r19, %r31;
and.b32 %r33, %r19, 127;
setp.ne.s32	%p2, %r33, 0;
selp.u32	%r34, 1, 0, %p2;
add.s32 %r3, %r34, %r25;
and.b32 %r35, %r32, 127;
shr.u32 %r36, %r32, 7;
setp.ne.s32	%p3, %r35, 0;
selp.u32	%r37, 1, 0, %p3;
add.s32 %r4, %r37, %r36;
setp.ge.u32	%p4, %r2, %r3;
@%p4 bra BB4_7;

cvt.u64.u32	%rd7, %r2;
add.s64 %rd8, %rd3, %rd7;
shl.b64 %rd9, %rd8, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u32 %r5, [%rd10];
setp.ne.s32	%p5, %r4, 0;
@%p5 bra BB4_4;

mov.u32 %r64, 0;
bra.uni BB4_6;

BB4_4:
cvt.u64.u32	%rd11, %r3;
add.s32 %r39, %r4, -1;
clz.b32 %r40, %r39;
mov.u32 %r41, 32;
sub.s32 %r42, %r41, %r40;
mov.u32 %r43, 1;
shl.b32 %r63, %r43, %r42;
add.s64 %rd4, %rd3, %rd11;
mov.u32 %r64, 0;

BB4_5:
add.s32 %r44, %r64, %r63;
min.u32 %r45, %r44, %r4;
add.s32 %r46, %r45, -1;
cvt.u64.u32	%rd12, %r46;
add.s64 %rd13, %rd4, %rd12;
shl.b64 %rd14, %rd13, 2;
add.s64 %rd15, %rd2, %rd14;
ld.global.u32 %r47, [%rd15];
setp.lt.u32	%p6, %r47, %r5;
selp.b32	%r64, %r45, %r64, %p6;
shr.u32 %r63, %r63, 1;
setp.ne.s32	%p7, %r63, 0;
@%p7 bra BB4_5;

BB4_6:
add.s32 %r49, %r64, %r2;
cvt.u64.u32	%rd16, %r49;
add.s64 %rd17, %rd16, %rd3;
shl.b64 %rd18, %rd17, 2;
add.s64 %rd19, %rd1, %rd18;
st.global.u32 [%rd19], %r5;

BB4_7:
setp.ge.u32	%p8, %r2, %r4;
@%p8 bra BB4_11;

add.s32 %r50, %r2, %r3;
cvt.u64.u32	%rd20, %r50;
add.s64 %rd21, %rd3, %rd20;
shl.b64 %rd22, %rd21, 2;
add.s64 %rd23, %rd2, %rd22;
ld.global.u32 %r12, [%rd23];
add.s32 %r51, %r3, -1;
clz.b32 %r52, %r51;
mov.u32 %r53, 32;
sub.s32 %r54, %r53, %r52;
mov.u32 %r55, 1;
shl.b32 %r65, %r55, %r54;
mov.u32 %r66, 0;
setp.ne.s32	%p9, %r3, 0;
@%p9 bra BB4_9;
bra.uni BB4_10;

BB4_9:
add.s32 %r57, %r65, %r66;
min.u32 %r58, %r57, %r3;
add.s32 %r59, %r58, -1;
cvt.u64.u32	%rd24, %r59;
add.s64 %rd25, %rd24, %rd3;
shl.b64 %rd26, %rd25, 2;
add.s64 %rd27, %rd2, %rd26;
ld.global.u32 %r60, [%rd27];
setp.le.u32	%p10, %r60, %r12;
selp.b32	%r66, %r58, %r66, %p10;
shr.u32 %r65, %r65, 1;
setp.ne.s32	%p11, %r65, 0;
@%p11 bra BB4_9;

BB4_10:
add.s32 %r62, %r66, %r2;
cvt.u64.u32	%rd28, %r62;
add.s64 %rd29, %rd28, %rd3;
shl.b64 %rd30, %rd29, 2;
add.s64 %rd31, %rd1, %rd30;
st.global.u32 [%rd31], %r12;

BB4_11:
ret;
}

.visible .entry _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj(
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_0,
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_1,
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_2,
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_3,
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_4,
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_5,
.param .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_6,
.param .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_7
)
{
.reg .pred %p<32>;
.reg .s32 %r<167>;
.reg .s64 %rd<116>;

	.shared .align 4 .b8 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59435_34_non_const_s_key[1024];

	.shared .align 4 .b8 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59436_34_non_const_s_val[1024];

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_34_non_const_startSrcA;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_45_non_const_startSrcB;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_56_non_const_lenSrcA;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_65_non_const_lenSrcB;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_74_non_const_startDstA;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_85_non_const_startDstB;

ld.param.u64 %rd10, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_0];
ld.param.u64 %rd11, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_1];
ld.param.u64 %rd12, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_2];
ld.param.u64 %rd13, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_3];
ld.param.u64 %rd14, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_4];
ld.param.u64 %rd15, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_5];
ld.param.u32 %r31, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_6];
ld.param.u32 %r32, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_7];
shr.u32 %r33, %r31, 6;
and.b32 %r34, %r33, 33554431;
add.s32 %r35, %r34, -1;
mov.u32 %r1, %ctaid.x;
and.b32 %r2, %r1, %r35;
sub.s32 %r36, %r1, %r2;
shl.b32 %r3, %r36, 7;
cvt.u64.u32	%rd1, %r3;
mov.u32 %r4, %tid.x;
setp.ne.s32	%p1, %r4, 0;
@%p1 bra BB5_6;

cvta.to.global.u64 %rd16, %rd15;
cvta.to.global.u64 %rd17, %rd14;
sub.s32 %r37, %r32, %r31;
sub.s32 %r38, %r37, %r3;
min.u32 %r159, %r31, %r38;
and.b32 %r39, %r31, 127;
setp.ne.s32	%p2, %r39, 0;
selp.u32	%r40, 1, 0, %p2;
and.b32 %r41, %r159, 127;
shr.u32 %r42, %r159, 7;
setp.ne.s32	%p3, %r41, 0;
selp.u32	%r43, 1, 0, %p3;
shr.u32 %r44, %r31, 7;
add.s32 %r45, %r40, %r44;
add.s32 %r46, %r45, %r42;
add.s32 %r6, %r46, %r43;
mul.wide.u32 %rd18, %r1, 4;
add.s64 %rd2, %rd17, %rd18;
ld.global.u32 %r7, [%rd2];
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_34_non_const_startSrcA], %r7;
add.s64 %rd3, %rd16, %rd18;
ld.global.u32 %r8, [%rd3];
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_45_non_const_startSrcB], %r8;
add.s32 %r9, %r2, 1;
setp.ge.u32	%p4, %r9, %r6;
mov.u32 %r158, %r31;
@%p4 bra BB5_3;

ld.global.u32 %r10, [%rd2+4];
mov.u32 %r158, %r10;

BB5_3:
mov.u32 %r11, %r158;
@%p4 bra BB5_5;

ld.global.u32 %r159, [%rd3+4];

BB5_5:
sub.s32 %r47, %r11, %r7;
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_56_non_const_lenSrcA], %r47;
sub.s32 %r48, %r159, %r8;
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_65_non_const_lenSrcB], %r48;
add.s32 %r49, %r8, %r7;
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_74_non_const_startDstA], %r49;
add.s32 %r50, %r11, %r8;
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_85_non_const_startDstB], %r50;

BB5_6:
bar.sync 0;
ld.shared.u32 %r51, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_56_non_const_lenSrcA];
mul.wide.u32 %rd19, %r4, 4;
mov.u64 %rd20, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59435_34_non_const_s_key;
add.s64 %rd4, %rd20, %rd19;
mov.u64 %rd21, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59436_34_non_const_s_val;
add.s64 %rd5, %rd21, %rd19;
setp.ge.u32	%p6, %r4, %r51;
@%p6 bra BB5_8;

ld.shared.u32 %r52, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_34_non_const_startSrcA];
add.s32 %r53, %r52, %r4;
cvt.u64.u32	%rd22, %r53;
add.s64 %rd23, %rd22, %rd1;
cvta.to.global.u64 %rd24, %rd12;
shl.b64 %rd25, %rd23, 2;
add.s64 %rd26, %rd24, %rd25;
ld.global.u32 %r54, [%rd26];
st.shared.u32 [%rd4], %r54;
cvta.to.global.u64 %rd27, %rd13;
add.s64 %rd28, %rd27, %rd25;
ld.global.u32 %r55, [%rd28];
st.shared.u32 [%rd5], %r55;

BB5_8:
ld.shared.u32 %r56, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_65_non_const_lenSrcB];
setp.ge.u32	%p7, %r4, %r56;
@%p7 bra BB5_10;

ld.shared.u32 %r57, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_45_non_const_startSrcB];
add.s32 %r58, %r4, %r31;
add.s32 %r59, %r58, %r57;
cvt.u64.u32	%rd29, %r59;
add.s64 %rd30, %rd29, %rd1;
cvta.to.global.u64 %rd31, %rd12;
shl.b64 %rd32, %rd30, 2;
add.s64 %rd33, %rd31, %rd32;
ld.global.u32 %r60, [%rd33];
st.shared.u32 [%rd4+512], %r60;
cvta.to.global.u64 %rd34, %rd13;
add.s64 %rd35, %rd34, %rd32;
ld.global.u32 %r61, [%rd35];
st.shared.u32 [%rd5+512], %r61;

BB5_10:
bar.sync 0;
ld.shared.u32 %r14, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_56_non_const_lenSrcA];
setp.lt.u32	%p8, %r4, %r14;
@%p8 bra BB5_12;

ld.shared.u32 %r161, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_65_non_const_lenSrcB];
mov.u64 %rd114, 0;
bra.uni BB5_16;

BB5_12:
ld.shared.u32 %r162, [%rd4];
ld.shared.u32 %r163, [%rd5];
ld.shared.u32 %r161, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_65_non_const_lenSrcB];
setp.ne.s32	%p9, %r161, 0;
@%p9 bra BB5_14;

mov.u32 %r160, 0;
bra.uni BB5_15;

BB5_14:
mov.u32 %r63, 128;
min.u32 %r64, %r63, %r161;
add.s32 %r65, %r64, -1;
mul.wide.u32 %rd37, %r65, 4;
add.s64 %rd39, %rd20, %rd37;
ld.shared.u32 %r66, [%rd39+512];
setp.lt.u32	%p10, %r66, %r162;
selp.b32	%r67, %r64, 0, %p10;
add.s32 %r68, %r67, 64;
min.u32 %r69, %r68, %r161;
add.s32 %r70, %r69, -1;
mul.wide.u32 %rd40, %r70, 4;
add.s64 %rd41, %rd20, %rd40;
ld.shared.u32 %r71, [%rd41+512];
setp.lt.u32	%p11, %r71, %r162;
selp.b32	%r72, %r69, %r67, %p11;
add.s32 %r73, %r72, 32;
min.u32 %r74, %r73, %r161;
add.s32 %r75, %r74, -1;
mul.wide.u32 %rd42, %r75, 4;
add.s64 %rd43, %rd20, %rd42;
ld.shared.u32 %r76, [%rd43+512];
setp.lt.u32	%p12, %r76, %r162;
selp.b32	%r77, %r74, %r72, %p12;
add.s32 %r78, %r77, 16;
min.u32 %r79, %r78, %r161;
add.s32 %r80, %r79, -1;
mul.wide.u32 %rd44, %r80, 4;
add.s64 %rd45, %rd20, %rd44;
ld.shared.u32 %r81, [%rd45+512];
setp.lt.u32	%p13, %r81, %r162;
selp.b32	%r82, %r79, %r77, %p13;
add.s32 %r83, %r82, 8;
min.u32 %r84, %r83, %r161;
add.s32 %r85, %r84, -1;
mul.wide.u32 %rd46, %r85, 4;
add.s64 %rd47, %rd20, %rd46;
ld.shared.u32 %r86, [%rd47+512];
setp.lt.u32	%p14, %r86, %r162;
selp.b32	%r87, %r84, %r82, %p14;
add.s32 %r88, %r87, 4;
min.u32 %r89, %r88, %r161;
add.s32 %r90, %r89, -1;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd49, %rd20, %rd48;
ld.shared.u32 %r91, [%rd49+512];
setp.lt.u32	%p15, %r91, %r162;
selp.b32	%r92, %r89, %r87, %p15;
add.s32 %r93, %r92, 2;
min.u32 %r94, %r93, %r161;
add.s32 %r95, %r94, -1;
mul.wide.u32 %rd50, %r95, 4;
add.s64 %rd51, %rd20, %rd50;
ld.shared.u32 %r96, [%rd51+512];
setp.lt.u32	%p16, %r96, %r162;
selp.b32	%r97, %r94, %r92, %p16;
add.s32 %r98, %r97, 1;
min.u32 %r99, %r98, %r161;
add.s32 %r100, %r99, -1;
mul.wide.u32 %rd52, %r100, 4;
add.s64 %rd53, %rd20, %rd52;
ld.shared.u32 %r101, [%rd53+512];
setp.lt.u32	%p17, %r101, %r162;
selp.b32	%r160, %r99, %r97, %p17;

BB5_15:
add.s32 %r103, %r160, %r4;
cvt.u64.u32	%rd114, %r103;

BB5_16:
setp.lt.u32	%p18, %r4, %r161;
@%p18 bra BB5_18;

mov.u64 %rd115, 0;
bra.uni BB5_22;

BB5_18:
mul.wide.u32 %rd113, %r4, 4;
mov.u64 %rd112, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59436_34_non_const_s_val;
add.s64 %rd111, %rd112, %rd113;
mov.u64 %rd110, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59435_34_non_const_s_key;
add.s64 %rd109, %rd110, %rd113;
ld.shared.u32 %r165, [%rd109+512];
ld.shared.u32 %r166, [%rd111+512];
setp.ne.s32	%p19, %r14, 0;
@%p19 bra BB5_20;

mov.u32 %r164, 0;
bra.uni BB5_21;

BB5_20:
mov.u32 %r105, 128;
min.u32 %r106, %r105, %r14;
add.s32 %r107, %r106, -1;
mul.wide.u32 %rd55, %r107, 4;
add.s64 %rd57, %rd20, %rd55;
ld.shared.u32 %r108, [%rd57];
setp.le.u32	%p20, %r108, %r165;
selp.b32	%r109, %r106, 0, %p20;
add.s32 %r110, %r109, 64;
min.u32 %r111, %r110, %r14;
add.s32 %r112, %r111, -1;
mul.wide.u32 %rd58, %r112, 4;
add.s64 %rd59, %rd20, %rd58;
ld.shared.u32 %r113, [%rd59];
setp.le.u32	%p21, %r113, %r165;
selp.b32	%r114, %r111, %r109, %p21;
add.s32 %r115, %r114, 32;
min.u32 %r116, %r115, %r14;
add.s32 %r117, %r116, -1;
mul.wide.u32 %rd60, %r117, 4;
add.s64 %rd61, %rd20, %rd60;
ld.shared.u32 %r118, [%rd61];
setp.le.u32	%p22, %r118, %r165;
selp.b32	%r119, %r116, %r114, %p22;
add.s32 %r120, %r119, 16;
min.u32 %r121, %r120, %r14;
add.s32 %r122, %r121, -1;
mul.wide.u32 %rd62, %r122, 4;
add.s64 %rd63, %rd20, %rd62;
ld.shared.u32 %r123, [%rd63];
setp.le.u32	%p23, %r123, %r165;
selp.b32	%r124, %r121, %r119, %p23;
add.s32 %r125, %r124, 8;
min.u32 %r126, %r125, %r14;
add.s32 %r127, %r126, -1;
mul.wide.u32 %rd64, %r127, 4;
add.s64 %rd65, %rd20, %rd64;
ld.shared.u32 %r128, [%rd65];
setp.le.u32	%p24, %r128, %r165;
selp.b32	%r129, %r126, %r124, %p24;
add.s32 %r130, %r129, 4;
min.u32 %r131, %r130, %r14;
add.s32 %r132, %r131, -1;
mul.wide.u32 %rd66, %r132, 4;
add.s64 %rd67, %rd20, %rd66;
ld.shared.u32 %r133, [%rd67];
setp.le.u32	%p25, %r133, %r165;
selp.b32	%r134, %r131, %r129, %p25;
add.s32 %r135, %r134, 2;
min.u32 %r136, %r135, %r14;
add.s32 %r137, %r136, -1;
mul.wide.u32 %rd68, %r137, 4;
add.s64 %rd69, %rd20, %rd68;
ld.shared.u32 %r138, [%rd69];
setp.le.u32	%p26, %r138, %r165;
selp.b32	%r139, %r136, %r134, %p26;
add.s32 %r140, %r139, 1;
min.u32 %r141, %r140, %r14;
add.s32 %r142, %r141, -1;
mul.wide.u32 %rd70, %r142, 4;
add.s64 %rd71, %rd20, %rd70;
ld.shared.u32 %r143, [%rd71];
setp.le.u32	%p27, %r143, %r165;
selp.b32	%r164, %r141, %r139, %p27;

BB5_21:
add.s32 %r145, %r164, %r4;
cvt.u64.u32	%rd115, %r145;

BB5_22:
bar.sync 0;
ld.shared.u32 %r146, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_56_non_const_lenSrcA];
setp.ge.u32	%p28, %r4, %r146;
@%p28 bra BB5_24;

mov.u64 %rd108, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59436_34_non_const_s_val;
shl.b64 %rd72, %rd114, 2;
add.s64 %rd74, %rd20, %rd72;
st.shared.u32 [%rd74], %r162;
add.s64 %rd76, %rd108, %rd72;
st.shared.u32 [%rd76], %r163;

BB5_24:
ld.shared.u32 %r147, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_65_non_const_lenSrcB];
setp.ge.u32	%p29, %r4, %r147;
@%p29 bra BB5_26;

mov.u64 %rd107, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59436_34_non_const_s_val;
shl.b64 %rd77, %rd115, 2;
add.s64 %rd79, %rd20, %rd77;
st.shared.u32 [%rd79], %r165;
add.s64 %rd81, %rd107, %rd77;
st.shared.u32 [%rd81], %r166;

BB5_26:
bar.sync 0;
ld.shared.u32 %r30, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_56_non_const_lenSrcA];
setp.ge.u32	%p30, %r4, %r30;
@%p30 bra BB5_28;

mul.wide.u32 %rd106, %r4, 4;
mov.u64 %rd105, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59436_34_non_const_s_val;
add.s64 %rd104, %rd105, %rd106;
mov.u64 %rd103, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59435_34_non_const_s_key;
add.s64 %rd102, %rd103, %rd106;
ld.shared.u32 %r148, [%rd102];
ld.shared.u32 %r149, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_74_non_const_startDstA];
add.s32 %r150, %r149, %r4;
cvt.u64.u32	%rd82, %r150;
add.s64 %rd83, %rd82, %rd1;
cvta.to.global.u64 %rd84, %rd10;
shl.b64 %rd85, %rd83, 2;
add.s64 %rd86, %rd84, %rd85;
st.global.u32 [%rd86], %r148;
cvta.to.global.u64 %rd87, %rd11;
add.s64 %rd88, %rd87, %rd85;
ld.shared.u32 %r151, [%rd104];
st.global.u32 [%rd88], %r151;

BB5_28:
ld.shared.u32 %r152, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_65_non_const_lenSrcB];
setp.ge.u32	%p31, %r4, %r152;
@%p31 bra BB5_30;

mov.u64 %rd101, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59436_34_non_const_s_val;
add.s32 %r153, %r30, %r4;
mul.wide.u32 %rd89, %r153, 4;
add.s64 %rd91, %rd20, %rd89;
ld.shared.u32 %r154, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_85_non_const_startDstB];
add.s32 %r155, %r154, %r4;
cvt.u64.u32	%rd92, %r155;
add.s64 %rd93, %rd92, %rd1;
cvta.to.global.u64 %rd94, %rd10;
shl.b64 %rd95, %rd93, 2;
add.s64 %rd96, %rd94, %rd95;
ld.shared.u32 %r156, [%rd91];
st.global.u32 [%rd96], %r156;
add.s64 %rd98, %rd101, %rd89;
cvta.to.global.u64 %rd99, %rd11;
add.s64 %rd100, %rd99, %rd95;
ld.shared.u32 %r157, [%rd98];
st.global.u32 [%rd100], %r157;

BB5_30:
ret;
}

.visible .entry _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj(
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_0,
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_1,
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_2,
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_3,
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_4,
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_5,
.param .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_6,
.param .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_7
)
{
.reg .pred %p<32>;
.reg .s32 %r<167>;
.reg .s64 %rd<116>;

	.shared .align 4 .b8 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59435_34_non_const_s_key[1024];

	.shared .align 4 .b8 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59436_34_non_const_s_val[1024];

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_34_non_const_startSrcA;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_45_non_const_startSrcB;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_56_non_const_lenSrcA;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_65_non_const_lenSrcB;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_74_non_const_startDstA;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_85_non_const_startDstB;

ld.param.u64 %rd10, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_0];
ld.param.u64 %rd11, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_1];
ld.param.u64 %rd12, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_2];
ld.param.u64 %rd13, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_3];
ld.param.u64 %rd14, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_4];
ld.param.u64 %rd15, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_5];
ld.param.u32 %r31, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_6];
ld.param.u32 %r32, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_7];
shr.u32 %r33, %r31, 6;
and.b32 %r34, %r33, 33554431;
add.s32 %r35, %r34, -1;
mov.u32 %r1, %ctaid.x;
and.b32 %r2, %r1, %r35;
sub.s32 %r36, %r1, %r2;
shl.b32 %r3, %r36, 7;
cvt.u64.u32	%rd1, %r3;
mov.u32 %r4, %tid.x;
setp.ne.s32	%p1, %r4, 0;
@%p1 bra BB6_6;

cvta.to.global.u64 %rd16, %rd15;
cvta.to.global.u64 %rd17, %rd14;
sub.s32 %r37, %r32, %r31;
sub.s32 %r38, %r37, %r3;
min.u32 %r159, %r31, %r38;
and.b32 %r39, %r31, 127;
setp.ne.s32	%p2, %r39, 0;
selp.u32	%r40, 1, 0, %p2;
and.b32 %r41, %r159, 127;
shr.u32 %r42, %r159, 7;
setp.ne.s32	%p3, %r41, 0;
selp.u32	%r43, 1, 0, %p3;
shr.u32 %r44, %r31, 7;
add.s32 %r45, %r40, %r44;
add.s32 %r46, %r45, %r42;
add.s32 %r6, %r46, %r43;
mul.wide.u32 %rd18, %r1, 4;
add.s64 %rd2, %rd17, %rd18;
ld.global.u32 %r7, [%rd2];
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_34_non_const_startSrcA], %r7;
add.s64 %rd3, %rd16, %rd18;
ld.global.u32 %r8, [%rd3];
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_45_non_const_startSrcB], %r8;
add.s32 %r9, %r2, 1;
setp.ge.u32	%p4, %r9, %r6;
mov.u32 %r158, %r31;
@%p4 bra BB6_3;

ld.global.u32 %r10, [%rd2+4];
mov.u32 %r158, %r10;

BB6_3:
mov.u32 %r11, %r158;
@%p4 bra BB6_5;

ld.global.u32 %r159, [%rd3+4];

BB6_5:
sub.s32 %r47, %r11, %r7;
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_56_non_const_lenSrcA], %r47;
sub.s32 %r48, %r159, %r8;
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_65_non_const_lenSrcB], %r48;
add.s32 %r49, %r8, %r7;
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_74_non_const_startDstA], %r49;
add.s32 %r50, %r11, %r8;
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_85_non_const_startDstB], %r50;

BB6_6:
bar.sync 0;
ld.shared.u32 %r51, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_56_non_const_lenSrcA];
mul.wide.u32 %rd19, %r4, 4;
mov.u64 %rd20, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59435_34_non_const_s_key;
add.s64 %rd4, %rd20, %rd19;
mov.u64 %rd21, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59436_34_non_const_s_val;
add.s64 %rd5, %rd21, %rd19;
setp.ge.u32	%p6, %r4, %r51;
@%p6 bra BB6_8;

ld.shared.u32 %r52, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_34_non_const_startSrcA];
add.s32 %r53, %r52, %r4;
cvt.u64.u32	%rd22, %r53;
add.s64 %rd23, %rd22, %rd1;
cvta.to.global.u64 %rd24, %rd12;
shl.b64 %rd25, %rd23, 2;
add.s64 %rd26, %rd24, %rd25;
ld.global.u32 %r54, [%rd26];
st.shared.u32 [%rd4], %r54;
cvta.to.global.u64 %rd27, %rd13;
add.s64 %rd28, %rd27, %rd25;
ld.global.u32 %r55, [%rd28];
st.shared.u32 [%rd5], %r55;

BB6_8:
ld.shared.u32 %r56, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_65_non_const_lenSrcB];
setp.ge.u32	%p7, %r4, %r56;
@%p7 bra BB6_10;

ld.shared.u32 %r57, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_45_non_const_startSrcB];
add.s32 %r58, %r4, %r31;
add.s32 %r59, %r58, %r57;
cvt.u64.u32	%rd29, %r59;
add.s64 %rd30, %rd29, %rd1;
cvta.to.global.u64 %rd31, %rd12;
shl.b64 %rd32, %rd30, 2;
add.s64 %rd33, %rd31, %rd32;
ld.global.u32 %r60, [%rd33];
st.shared.u32 [%rd4+512], %r60;
cvta.to.global.u64 %rd34, %rd13;
add.s64 %rd35, %rd34, %rd32;
ld.global.u32 %r61, [%rd35];
st.shared.u32 [%rd5+512], %r61;

BB6_10:
bar.sync 0;
ld.shared.u32 %r14, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_56_non_const_lenSrcA];
setp.lt.u32	%p8, %r4, %r14;
@%p8 bra BB6_12;

ld.shared.u32 %r161, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_65_non_const_lenSrcB];
mov.u64 %rd114, 0;
bra.uni BB6_16;

BB6_12:
ld.shared.u32 %r162, [%rd4];
ld.shared.u32 %r163, [%rd5];
ld.shared.u32 %r161, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_65_non_const_lenSrcB];
setp.ne.s32	%p9, %r161, 0;
@%p9 bra BB6_14;

mov.u32 %r160, 0;
bra.uni BB6_15;

BB6_14:
mov.u32 %r63, 128;
min.u32 %r64, %r63, %r161;
add.s32 %r65, %r64, -1;
mul.wide.u32 %rd37, %r65, 4;
add.s64 %rd39, %rd20, %rd37;
ld.shared.u32 %r66, [%rd39+512];
setp.gt.u32	%p10, %r66, %r162;
selp.b32	%r67, %r64, 0, %p10;
add.s32 %r68, %r67, 64;
min.u32 %r69, %r68, %r161;
add.s32 %r70, %r69, -1;
mul.wide.u32 %rd40, %r70, 4;
add.s64 %rd41, %rd20, %rd40;
ld.shared.u32 %r71, [%rd41+512];
setp.gt.u32	%p11, %r71, %r162;
selp.b32	%r72, %r69, %r67, %p11;
add.s32 %r73, %r72, 32;
min.u32 %r74, %r73, %r161;
add.s32 %r75, %r74, -1;
mul.wide.u32 %rd42, %r75, 4;
add.s64 %rd43, %rd20, %rd42;
ld.shared.u32 %r76, [%rd43+512];
setp.gt.u32	%p12, %r76, %r162;
selp.b32	%r77, %r74, %r72, %p12;
add.s32 %r78, %r77, 16;
min.u32 %r79, %r78, %r161;
add.s32 %r80, %r79, -1;
mul.wide.u32 %rd44, %r80, 4;
add.s64 %rd45, %rd20, %rd44;
ld.shared.u32 %r81, [%rd45+512];
setp.gt.u32	%p13, %r81, %r162;
selp.b32	%r82, %r79, %r77, %p13;
add.s32 %r83, %r82, 8;
min.u32 %r84, %r83, %r161;
add.s32 %r85, %r84, -1;
mul.wide.u32 %rd46, %r85, 4;
add.s64 %rd47, %rd20, %rd46;
ld.shared.u32 %r86, [%rd47+512];
setp.gt.u32	%p14, %r86, %r162;
selp.b32	%r87, %r84, %r82, %p14;
add.s32 %r88, %r87, 4;
min.u32 %r89, %r88, %r161;
add.s32 %r90, %r89, -1;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd49, %rd20, %rd48;
ld.shared.u32 %r91, [%rd49+512];
setp.gt.u32	%p15, %r91, %r162;
selp.b32	%r92, %r89, %r87, %p15;
add.s32 %r93, %r92, 2;
min.u32 %r94, %r93, %r161;
add.s32 %r95, %r94, -1;
mul.wide.u32 %rd50, %r95, 4;
add.s64 %rd51, %rd20, %rd50;
ld.shared.u32 %r96, [%rd51+512];
setp.gt.u32	%p16, %r96, %r162;
selp.b32	%r97, %r94, %r92, %p16;
add.s32 %r98, %r97, 1;
min.u32 %r99, %r98, %r161;
add.s32 %r100, %r99, -1;
mul.wide.u32 %rd52, %r100, 4;
add.s64 %rd53, %rd20, %rd52;
ld.shared.u32 %r101, [%rd53+512];
setp.gt.u32	%p17, %r101, %r162;
selp.b32	%r160, %r99, %r97, %p17;

BB6_15:
add.s32 %r103, %r160, %r4;
cvt.u64.u32	%rd114, %r103;

BB6_16:
setp.lt.u32	%p18, %r4, %r161;
@%p18 bra BB6_18;

mov.u64 %rd115, 0;
bra.uni BB6_22;

BB6_18:
mul.wide.u32 %rd113, %r4, 4;
mov.u64 %rd112, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59436_34_non_const_s_val;
add.s64 %rd111, %rd112, %rd113;
mov.u64 %rd110, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59435_34_non_const_s_key;
add.s64 %rd109, %rd110, %rd113;
ld.shared.u32 %r165, [%rd109+512];
ld.shared.u32 %r166, [%rd111+512];
setp.ne.s32	%p19, %r14, 0;
@%p19 bra BB6_20;

mov.u32 %r164, 0;
bra.uni BB6_21;

BB6_20:
mov.u32 %r105, 128;
min.u32 %r106, %r105, %r14;
add.s32 %r107, %r106, -1;
mul.wide.u32 %rd55, %r107, 4;
add.s64 %rd57, %rd20, %rd55;
ld.shared.u32 %r108, [%rd57];
setp.lt.u32	%p20, %r108, %r165;
selp.b32	%r109, 0, %r106, %p20;
add.s32 %r110, %r109, 64;
min.u32 %r111, %r110, %r14;
add.s32 %r112, %r111, -1;
mul.wide.u32 %rd58, %r112, 4;
add.s64 %rd59, %rd20, %rd58;
ld.shared.u32 %r113, [%rd59];
setp.lt.u32	%p21, %r113, %r165;
selp.b32	%r114, %r109, %r111, %p21;
add.s32 %r115, %r114, 32;
min.u32 %r116, %r115, %r14;
add.s32 %r117, %r116, -1;
mul.wide.u32 %rd60, %r117, 4;
add.s64 %rd61, %rd20, %rd60;
ld.shared.u32 %r118, [%rd61];
setp.lt.u32	%p22, %r118, %r165;
selp.b32	%r119, %r114, %r116, %p22;
add.s32 %r120, %r119, 16;
min.u32 %r121, %r120, %r14;
add.s32 %r122, %r121, -1;
mul.wide.u32 %rd62, %r122, 4;
add.s64 %rd63, %rd20, %rd62;
ld.shared.u32 %r123, [%rd63];
setp.lt.u32	%p23, %r123, %r165;
selp.b32	%r124, %r119, %r121, %p23;
add.s32 %r125, %r124, 8;
min.u32 %r126, %r125, %r14;
add.s32 %r127, %r126, -1;
mul.wide.u32 %rd64, %r127, 4;
add.s64 %rd65, %rd20, %rd64;
ld.shared.u32 %r128, [%rd65];
setp.lt.u32	%p24, %r128, %r165;
selp.b32	%r129, %r124, %r126, %p24;
add.s32 %r130, %r129, 4;
min.u32 %r131, %r130, %r14;
add.s32 %r132, %r131, -1;
mul.wide.u32 %rd66, %r132, 4;
add.s64 %rd67, %rd20, %rd66;
ld.shared.u32 %r133, [%rd67];
setp.lt.u32	%p25, %r133, %r165;
selp.b32	%r134, %r129, %r131, %p25;
add.s32 %r135, %r134, 2;
min.u32 %r136, %r135, %r14;
add.s32 %r137, %r136, -1;
mul.wide.u32 %rd68, %r137, 4;
add.s64 %rd69, %rd20, %rd68;
ld.shared.u32 %r138, [%rd69];
setp.lt.u32	%p26, %r138, %r165;
selp.b32	%r139, %r134, %r136, %p26;
add.s32 %r140, %r139, 1;
min.u32 %r141, %r140, %r14;
add.s32 %r142, %r141, -1;
mul.wide.u32 %rd70, %r142, 4;
add.s64 %rd71, %rd20, %rd70;
ld.shared.u32 %r143, [%rd71];
setp.lt.u32	%p27, %r143, %r165;
selp.b32	%r164, %r139, %r141, %p27;

BB6_21:
add.s32 %r145, %r164, %r4;
cvt.u64.u32	%rd115, %r145;

BB6_22:
bar.sync 0;
ld.shared.u32 %r146, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_56_non_const_lenSrcA];
setp.ge.u32	%p28, %r4, %r146;
@%p28 bra BB6_24;

mov.u64 %rd108, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59436_34_non_const_s_val;
shl.b64 %rd72, %rd114, 2;
add.s64 %rd74, %rd20, %rd72;
st.shared.u32 [%rd74], %r162;
add.s64 %rd76, %rd108, %rd72;
st.shared.u32 [%rd76], %r163;

BB6_24:
ld.shared.u32 %r147, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_65_non_const_lenSrcB];
setp.ge.u32	%p29, %r4, %r147;
@%p29 bra BB6_26;

mov.u64 %rd107, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59436_34_non_const_s_val;
shl.b64 %rd77, %rd115, 2;
add.s64 %rd79, %rd20, %rd77;
st.shared.u32 [%rd79], %r165;
add.s64 %rd81, %rd107, %rd77;
st.shared.u32 [%rd81], %r166;

BB6_26:
bar.sync 0;
ld.shared.u32 %r30, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_56_non_const_lenSrcA];
setp.ge.u32	%p30, %r4, %r30;
@%p30 bra BB6_28;

mul.wide.u32 %rd106, %r4, 4;
mov.u64 %rd105, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59436_34_non_const_s_val;
add.s64 %rd104, %rd105, %rd106;
mov.u64 %rd103, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59435_34_non_const_s_key;
add.s64 %rd102, %rd103, %rd106;
ld.shared.u32 %r148, [%rd102];
ld.shared.u32 %r149, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_74_non_const_startDstA];
add.s32 %r150, %r149, %r4;
cvt.u64.u32	%rd82, %r150;
add.s64 %rd83, %rd82, %rd1;
cvta.to.global.u64 %rd84, %rd10;
shl.b64 %rd85, %rd83, 2;
add.s64 %rd86, %rd84, %rd85;
st.global.u32 [%rd86], %r148;
cvta.to.global.u64 %rd87, %rd11;
add.s64 %rd88, %rd87, %rd85;
ld.shared.u32 %r151, [%rd104];
st.global.u32 [%rd88], %r151;

BB6_28:
ld.shared.u32 %r152, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_65_non_const_lenSrcB];
setp.ge.u32	%p31, %r4, %r152;
@%p31 bra BB6_30;

mov.u64 %rd101, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59436_34_non_const_s_val;
add.s32 %r153, %r30, %r4;
mul.wide.u32 %rd89, %r153, 4;
add.s64 %rd91, %rd20, %rd89;
ld.shared.u32 %r154, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59446_85_non_const_startDstB];
add.s32 %r155, %r154, %r4;
cvt.u64.u32	%rd92, %r155;
add.s64 %rd93, %rd92, %rd1;
cvta.to.global.u64 %rd94, %rd10;
shl.b64 %rd95, %rd93, 2;
add.s64 %rd96, %rd94, %rd95;
ld.shared.u32 %r156, [%rd91];
st.global.u32 [%rd96], %r156;
add.s64 %rd98, %rd101, %rd89;
cvta.to.global.u64 %rd99, %rd11;
add.s64 %rd100, %rd99, %rd95;
ld.shared.u32 %r157, [%rd98];
st.global.u32 [%rd100], %r157;

BB6_30:
ret;
}



Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit
identifier = mergeSort.cu

Fatbin ptx code:
================
arch = sm_30
code version = [4,0]
producer = cuda
host = linux
compile_size = 64bit
compressed
identifier = mergeSort.cu






.version 4.0
.target sm_30
.address_size 64






















.visible .entry _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j(
.param .u64 _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_0,
.param .u64 _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_1,
.param .u64 _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_2,
.param .u64 _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_3,
.param .u32 _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_4
)
{
.reg .pred %p<9>;
.reg .s32 %r<61>;
.reg .s64 %rd<64>;

	.shared .align 4 .b8 _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j$__cuda_local_var_59258_34_non_const_s_key[4096];

	.shared .align 4 .b8 _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j$__cuda_local_var_59259_34_non_const_s_val[4096];

ld.param.u64 %rd5, [_Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_0];
ld.param.u64 %rd6, [_Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_1];
ld.param.u64 %rd7, [_Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_2];
ld.param.u64 %rd8, [_Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_3];
ld.param.u32 %r20, [_Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j_param_4];
mov.u32 %r21, %ctaid.x;
shl.b32 %r22, %r21, 10;
mov.u32 %r1, %tid.x;
add.s32 %r23, %r22, %r1;
cvt.u64.u32	%rd1, %r23;
cvta.to.global.u64 %rd9, %rd7;
mul.wide.u32 %rd10, %r23, 4;
add.s64 %rd11, %rd9, %rd10;
cvta.to.global.u64 %rd12, %rd8;
add.s64 %rd13, %rd12, %rd10;
mul.wide.u32 %rd14, %r1, 4;
mov.u64 %rd15, _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j$__cuda_local_var_59258_34_non_const_s_key;
add.s64 %rd16, %rd15, %rd14;
ld.global.u32 %r24, [%rd11];
st.shared.u32 [%rd16], %r24;
mov.u64 %rd17, _Z21mergeSortSharedKernelILj1EEvPjS0_S0_S0_j$__cuda_local_var_59259_34_non_const_s_val;
add.s64 %rd18, %rd17, %rd14;
ld.global.u32 %r25, [%rd13];
st.shared.u32 [%rd18], %r25;
ld.global.u32 %r26, [%rd11+2048];
st.shared.u32 [%rd16+2048], %r26;
ld.global.u32 %r27, [%rd13+2048];
st.shared.u32 [%rd18+2048], %r27;
setp.lt.u32	%p1, %r20, 2;
@%p1 bra BB0_11;

mov.u32 %r59, 1;

BB0_2:
mov.u32 %r55, %r59;
mov.u32 %r2, %r55;
add.s32 %r29, %r2, -1;
and.b32 %r3, %r29, %r1;
sub.s32 %r30, %r1, %r3;
shl.b32 %r31, %r30, 1;
cvt.u64.u32	%rd2, %r31;
bar.sync 0;
cvt.u64.u32	%rd19, %r3;
add.s64 %rd20, %rd2, %rd19;
shl.b64 %rd21, %rd20, 2;
add.s64 %rd23, %rd15, %rd21;
ld.shared.u32 %r4, [%rd23];
add.s64 %rd25, %rd17, %rd21;
ld.shared.u32 %r5, [%rd25];
add.s32 %r32, %r3, %r2;
cvt.u64.u32	%rd26, %r32;
add.s64 %rd27, %rd2, %rd26;
shl.b64 %rd28, %rd27, 2;
add.s64 %rd29, %rd15, %rd28;
ld.shared.u32 %r6, [%rd29];
add.s64 %rd30, %rd17, %rd28;
ld.shared.u32 %r7, [%rd30];
setp.ne.s32	%p2, %r2, 0;
@%p2 bra BB0_4;

mov.u32 %r54, 0;
bra.uni BB0_6;

BB0_4:
cvt.u64.u32	%rd31, %r2;
add.s64 %rd3, %rd2, %rd31;
mov.u32 %r54, 0;
mov.u32 %r58, %r2;

BB0_5:
add.s32 %r34, %r54, %r58;
min.u32 %r35, %r34, %r2;
add.s32 %r36, %r35, -1;
cvt.u64.u32	%rd32, %r36;
add.s64 %rd33, %rd3, %rd32;
shl.b64 %rd34, %rd33, 2;
add.s64 %rd36, %rd15, %rd34;
ld.shared.u32 %r37, [%rd36];
setp.lt.u32	%p3, %r37, %r4;
selp.b32	%r54, %r35, %r54, %p3;
shr.u32 %r58, %r58, 1;
setp.ne.s32	%p4, %r58, 0;
@%p4 bra BB0_5;

BB0_6:
@%p2 bra BB0_8;

mov.u32 %r60, 0;
bra.uni BB0_10;

BB0_8:
mov.u32 %r60, 0;
mov.u32 %r57, %r2;

BB0_9:
mov.u32 %r13, %r57;
add.s32 %r40, %r13, %r60;
min.u32 %r41, %r40, %r2;
add.s32 %r42, %r41, -1;
cvt.u64.u32	%rd37, %r42;
add.s64 %rd38, %rd37, %rd2;
shl.b64 %rd39, %rd38, 2;
add.s64 %rd41, %rd15, %rd39;
ld.shared.u32 %r43, [%rd41];
setp.le.u32	%p6, %r43, %r6;
selp.b32	%r60, %r41, %r60, %p6;
shr.u32 %r16, %r13, 1;
setp.ne.s32	%p7, %r16, 0;
mov.u32 %r57, %r16;
@%p7 bra BB0_9;

BB0_10:
add.s32 %r18, %r54, %r3;
bar.sync 0;
cvt.u64.u32	%rd42, %r18;
add.s64 %rd43, %rd42, %rd2;
shl.b64 %rd44, %rd43, 2;
add.s64 %rd46, %rd15, %rd44;
st.shared.u32 [%rd46], %r4;
add.s64 %rd48, %rd17, %rd44;
st.shared.u32 [%rd48], %r5;
add.s32 %r45, %r60, %r3;
cvt.u64.u32	%rd49, %r45;
add.s64 %rd50, %rd49, %rd2;
shl.b64 %rd51, %rd50, 2;
add.s64 %rd52, %rd15, %rd51;
st.shared.u32 [%rd52], %r6;
add.s64 %rd53, %rd17, %rd51;
st.shared.u32 [%rd53], %r7;
shl.b32 %r59, %r2, 1;
setp.lt.u32	%p8, %r59, %r20;
@%p8 bra BB0_2;

BB0_11:
cvta.to.global.u64 %rd54, %rd6;
shl.b64 %rd55, %rd1, 2;
add.s64 %rd4, %rd54, %rd55;
bar.sync 0;
mul.wide.u32 %rd56, %r1, 4;
add.s64 %rd58, %rd15, %rd56;
cvta.to.global.u64 %rd59, %rd5;
mul.wide.u32 %rd60, %r23, 4;
add.s64 %rd61, %rd59, %rd60;
ld.shared.u32 %r50, [%rd58];
st.global.u32 [%rd61], %r50;
add.s64 %rd63, %rd17, %rd56;
ld.shared.u32 %r51, [%rd63];
st.global.u32 [%rd4], %r51;
ld.shared.u32 %r52, [%rd58+2048];
st.global.u32 [%rd61+2048], %r52;
ld.shared.u32 %r53, [%rd63+2048];
st.global.u32 [%rd4+2048], %r53;
ret;
}

.visible .entry _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j(
.param .u64 _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_0,
.param .u64 _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_1,
.param .u64 _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_2,
.param .u64 _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_3,
.param .u32 _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_4
)
{
.reg .pred %p<9>;
.reg .s32 %r<61>;
.reg .s64 %rd<64>;

	.shared .align 4 .b8 _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j$__cuda_local_var_59258_34_non_const_s_key[4096];

	.shared .align 4 .b8 _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j$__cuda_local_var_59259_34_non_const_s_val[4096];

ld.param.u64 %rd5, [_Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_0];
ld.param.u64 %rd6, [_Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_1];
ld.param.u64 %rd7, [_Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_2];
ld.param.u64 %rd8, [_Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_3];
ld.param.u32 %r20, [_Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j_param_4];
mov.u32 %r21, %ctaid.x;
shl.b32 %r22, %r21, 10;
mov.u32 %r1, %tid.x;
add.s32 %r23, %r22, %r1;
cvt.u64.u32	%rd1, %r23;
cvta.to.global.u64 %rd9, %rd7;
mul.wide.u32 %rd10, %r23, 4;
add.s64 %rd11, %rd9, %rd10;
cvta.to.global.u64 %rd12, %rd8;
add.s64 %rd13, %rd12, %rd10;
mul.wide.u32 %rd14, %r1, 4;
mov.u64 %rd15, _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j$__cuda_local_var_59258_34_non_const_s_key;
add.s64 %rd16, %rd15, %rd14;
ld.global.u32 %r24, [%rd11];
st.shared.u32 [%rd16], %r24;
mov.u64 %rd17, _Z21mergeSortSharedKernelILj0EEvPjS0_S0_S0_j$__cuda_local_var_59259_34_non_const_s_val;
add.s64 %rd18, %rd17, %rd14;
ld.global.u32 %r25, [%rd13];
st.shared.u32 [%rd18], %r25;
ld.global.u32 %r26, [%rd11+2048];
st.shared.u32 [%rd16+2048], %r26;
ld.global.u32 %r27, [%rd13+2048];
st.shared.u32 [%rd18+2048], %r27;
setp.lt.u32	%p1, %r20, 2;
@%p1 bra BB1_11;

mov.u32 %r59, 1;

BB1_2:
mov.u32 %r55, %r59;
mov.u32 %r2, %r55;
add.s32 %r29, %r2, -1;
and.b32 %r3, %r29, %r1;
sub.s32 %r30, %r1, %r3;
shl.b32 %r31, %r30, 1;
cvt.u64.u32	%rd2, %r31;
bar.sync 0;
cvt.u64.u32	%rd19, %r3;
add.s64 %rd20, %rd2, %rd19;
shl.b64 %rd21, %rd20, 2;
add.s64 %rd23, %rd15, %rd21;
ld.shared.u32 %r4, [%rd23];
add.s64 %rd25, %rd17, %rd21;
ld.shared.u32 %r5, [%rd25];
add.s32 %r32, %r3, %r2;
cvt.u64.u32	%rd26, %r32;
add.s64 %rd27, %rd2, %rd26;
shl.b64 %rd28, %rd27, 2;
add.s64 %rd29, %rd15, %rd28;
ld.shared.u32 %r6, [%rd29];
add.s64 %rd30, %rd17, %rd28;
ld.shared.u32 %r7, [%rd30];
setp.ne.s32	%p2, %r2, 0;
@%p2 bra BB1_4;

mov.u32 %r54, 0;
bra.uni BB1_6;

BB1_4:
cvt.u64.u32	%rd31, %r2;
add.s64 %rd3, %rd2, %rd31;
mov.u32 %r54, 0;
mov.u32 %r58, %r2;

BB1_5:
add.s32 %r34, %r54, %r58;
min.u32 %r35, %r34, %r2;
add.s32 %r36, %r35, -1;
cvt.u64.u32	%rd32, %r36;
add.s64 %rd33, %rd3, %rd32;
shl.b64 %rd34, %rd33, 2;
add.s64 %rd36, %rd15, %rd34;
ld.shared.u32 %r37, [%rd36];
setp.gt.u32	%p3, %r37, %r4;
selp.b32	%r54, %r35, %r54, %p3;
shr.u32 %r58, %r58, 1;
setp.ne.s32	%p4, %r58, 0;
@%p4 bra BB1_5;

BB1_6:
@%p2 bra BB1_8;

mov.u32 %r60, 0;
bra.uni BB1_10;

BB1_8:
mov.u32 %r60, 0;
mov.u32 %r57, %r2;

BB1_9:
mov.u32 %r13, %r57;
add.s32 %r40, %r13, %r60;
min.u32 %r41, %r40, %r2;
add.s32 %r42, %r41, -1;
cvt.u64.u32	%rd37, %r42;
add.s64 %rd38, %rd37, %rd2;
shl.b64 %rd39, %rd38, 2;
add.s64 %rd41, %rd15, %rd39;
ld.shared.u32 %r43, [%rd41];
setp.lt.u32	%p6, %r43, %r6;
selp.b32	%r60, %r60, %r41, %p6;
shr.u32 %r16, %r13, 1;
setp.ne.s32	%p7, %r16, 0;
mov.u32 %r57, %r16;
@%p7 bra BB1_9;

BB1_10:
add.s32 %r18, %r54, %r3;
bar.sync 0;
cvt.u64.u32	%rd42, %r18;
add.s64 %rd43, %rd42, %rd2;
shl.b64 %rd44, %rd43, 2;
add.s64 %rd46, %rd15, %rd44;
st.shared.u32 [%rd46], %r4;
add.s64 %rd48, %rd17, %rd44;
st.shared.u32 [%rd48], %r5;
add.s32 %r45, %r60, %r3;
cvt.u64.u32	%rd49, %r45;
add.s64 %rd50, %rd49, %rd2;
shl.b64 %rd51, %rd50, 2;
add.s64 %rd52, %rd15, %rd51;
st.shared.u32 [%rd52], %r6;
add.s64 %rd53, %rd17, %rd51;
st.shared.u32 [%rd53], %r7;
shl.b32 %r59, %r2, 1;
setp.lt.u32	%p8, %r59, %r20;
@%p8 bra BB1_2;

BB1_11:
cvta.to.global.u64 %rd54, %rd6;
shl.b64 %rd55, %rd1, 2;
add.s64 %rd4, %rd54, %rd55;
bar.sync 0;
mul.wide.u32 %rd56, %r1, 4;
add.s64 %rd58, %rd15, %rd56;
cvta.to.global.u64 %rd59, %rd5;
mul.wide.u32 %rd60, %r23, 4;
add.s64 %rd61, %rd59, %rd60;
ld.shared.u32 %r50, [%rd58];
st.global.u32 [%rd61], %r50;
add.s64 %rd63, %rd17, %rd56;
ld.shared.u32 %r51, [%rd63];
st.global.u32 [%rd4], %r51;
ld.shared.u32 %r52, [%rd58+2048];
st.global.u32 [%rd61+2048], %r52;
ld.shared.u32 %r53, [%rd63+2048];
st.global.u32 [%rd4+2048], %r53;
ret;
}

.visible .entry _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj(
.param .u64 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_0,
.param .u64 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_1,
.param .u64 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_2,
.param .u32 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_3,
.param .u32 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_4,
.param .u32 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_5
)
{
.reg .pred %p<12>;
.reg .s32 %r<70>;
.reg .s64 %rd<40>;


ld.param.u64 %rd8, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_0];
ld.param.u64 %rd9, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_1];
ld.param.u64 %rd10, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_2];
ld.param.u32 %r19, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_3];
ld.param.u32 %r20, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_4];
ld.param.u32 %r21, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_5];
cvta.to.global.u64 %rd1, %rd9;
cvta.to.global.u64 %rd2, %rd10;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32	%p1, %r1, %r21;
@%p1 bra BB2_11;

shr.u32 %r25, %r19, 7;
add.s32 %r26, %r25, -1;
and.b32 %r2, %r1, %r26;
sub.s32 %r27, %r1, %r2;
shl.b32 %r28, %r27, 8;
cvt.u64.u32	%rd3, %r28;
shl.b32 %r29, %r27, 1;
and.b32 %r30, %r29, 33554430;
cvt.u64.u32	%rd4, %r30;
sub.s32 %r31, %r20, %r19;
sub.s32 %r32, %r31, %r28;
min.u32 %r3, %r19, %r32;
and.b32 %r33, %r19, 127;
setp.ne.s32	%p2, %r33, 0;
selp.u32	%r34, 1, 0, %p2;
add.s32 %r35, %r34, %r25;
setp.ge.u32	%p3, %r2, %r35;
@%p3 bra BB2_7;

cvta.to.global.u64 %rd11, %rd8;
shl.b32 %r4, %r2, 7;
cvt.u64.u32	%rd12, %r2;
add.s64 %rd5, %rd4, %rd12;
shl.b64 %rd13, %rd5, 2;
add.s64 %rd14, %rd11, %rd13;
st.global.u32 [%rd14], %r4;
setp.ne.s32	%p4, %r3, 0;
@%p4 bra BB2_4;

mov.u32 %r67, 0;
bra.uni BB2_6;

BB2_4:
cvt.u64.u32	%rd15, %r4;
add.s64 %rd16, %rd3, %rd15;
shl.b64 %rd17, %rd16, 2;
add.s64 %rd18, %rd2, %rd17;
ld.global.u32 %r5, [%rd18];
add.s32 %r37, %r3, -1;
clz.b32 %r38, %r37;
mov.u32 %r39, 32;
sub.s32 %r40, %r39, %r38;
mov.u32 %r41, 1;
shl.b32 %r66, %r41, %r40;
cvt.u64.u32	%rd19, %r19;
add.s64 %rd6, %rd3, %rd19;
mov.u32 %r67, 0;

BB2_5:
add.s32 %r42, %r67, %r66;
min.u32 %r43, %r42, %r3;
add.s32 %r44, %r43, -1;
cvt.u64.u32	%rd20, %r44;
add.s64 %rd21, %rd6, %rd20;
shl.b64 %rd22, %rd21, 2;
add.s64 %rd23, %rd2, %rd22;
ld.global.u32 %r45, [%rd23];
setp.lt.u32	%p5, %r45, %r5;
selp.b32	%r67, %r43, %r67, %p5;
shr.u32 %r66, %r66, 1;
setp.ne.s32	%p6, %r66, 0;
@%p6 bra BB2_5;

BB2_6:
add.s64 %rd25, %rd1, %rd13;
st.global.u32 [%rd25], %r67;

BB2_7:
and.b32 %r47, %r3, 127;
shr.u32 %r48, %r3, 7;
setp.ne.s32	%p7, %r47, 0;
selp.u32	%r49, 1, 0, %p7;
add.s32 %r50, %r49, %r48;
setp.ge.u32	%p8, %r2, %r50;
@%p8 bra BB2_11;

shl.b32 %r51, %r2, 7;
add.s32 %r53, %r2, %r25;
cvt.u64.u32	%rd26, %r53;
add.s64 %rd7, %rd4, %rd26;
shl.b64 %rd27, %rd7, 2;
add.s64 %rd28, %rd1, %rd27;
st.global.u32 [%rd28], %r51;
add.s32 %r54, %r51, %r19;
cvt.u64.u32	%rd29, %r54;
add.s64 %rd30, %rd3, %rd29;
shl.b64 %rd31, %rd30, 2;
add.s64 %rd32, %rd2, %rd31;
ld.global.u32 %r12, [%rd32];
add.s32 %r55, %r19, -1;
clz.b32 %r56, %r55;
mov.u32 %r57, 32;
sub.s32 %r58, %r57, %r56;
mov.u32 %r59, 1;
shl.b32 %r68, %r59, %r58;
mov.u32 %r69, 0;
setp.ne.s32	%p9, %r19, 0;
@%p9 bra BB2_9;
bra.uni BB2_10;

BB2_9:
add.s32 %r61, %r68, %r69;
min.u32 %r62, %r61, %r19;
add.s32 %r63, %r62, -1;
cvt.u64.u32	%rd33, %r63;
add.s64 %rd34, %rd33, %rd3;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd2, %rd35;
ld.global.u32 %r64, [%rd36];
setp.le.u32	%p10, %r64, %r12;
selp.b32	%r69, %r62, %r69, %p10;
shr.u32 %r68, %r68, 1;
setp.ne.s32	%p11, %r68, 0;
@%p11 bra BB2_9;

BB2_10:
cvta.to.global.u64 %rd37, %rd8;
add.s64 %rd39, %rd37, %rd27;
st.global.u32 [%rd39], %r69;

BB2_11:
ret;
}

.visible .entry _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj(
.param .u64 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_0,
.param .u64 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_1,
.param .u64 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_2,
.param .u32 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_3,
.param .u32 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_4,
.param .u32 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_5
)
{
.reg .pred %p<12>;
.reg .s32 %r<70>;
.reg .s64 %rd<40>;


ld.param.u64 %rd8, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_0];
ld.param.u64 %rd9, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_1];
ld.param.u64 %rd10, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_2];
ld.param.u32 %r19, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_3];
ld.param.u32 %r20, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_4];
ld.param.u32 %r21, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_5];
cvta.to.global.u64 %rd1, %rd9;
cvta.to.global.u64 %rd2, %rd10;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32	%p1, %r1, %r21;
@%p1 bra BB3_11;

shr.u32 %r25, %r19, 7;
add.s32 %r26, %r25, -1;
and.b32 %r2, %r1, %r26;
sub.s32 %r27, %r1, %r2;
shl.b32 %r28, %r27, 8;
cvt.u64.u32	%rd3, %r28;
shl.b32 %r29, %r27, 1;
and.b32 %r30, %r29, 33554430;
cvt.u64.u32	%rd4, %r30;
sub.s32 %r31, %r20, %r19;
sub.s32 %r32, %r31, %r28;
min.u32 %r3, %r19, %r32;
and.b32 %r33, %r19, 127;
setp.ne.s32	%p2, %r33, 0;
selp.u32	%r34, 1, 0, %p2;
add.s32 %r35, %r34, %r25;
setp.ge.u32	%p3, %r2, %r35;
@%p3 bra BB3_7;

cvta.to.global.u64 %rd11, %rd8;
shl.b32 %r4, %r2, 7;
cvt.u64.u32	%rd12, %r2;
add.s64 %rd5, %rd4, %rd12;
shl.b64 %rd13, %rd5, 2;
add.s64 %rd14, %rd11, %rd13;
st.global.u32 [%rd14], %r4;
setp.ne.s32	%p4, %r3, 0;
@%p4 bra BB3_4;

mov.u32 %r67, 0;
bra.uni BB3_6;

BB3_4:
cvt.u64.u32	%rd15, %r4;
add.s64 %rd16, %rd3, %rd15;
shl.b64 %rd17, %rd16, 2;
add.s64 %rd18, %rd2, %rd17;
ld.global.u32 %r5, [%rd18];
add.s32 %r37, %r3, -1;
clz.b32 %r38, %r37;
mov.u32 %r39, 32;
sub.s32 %r40, %r39, %r38;
mov.u32 %r41, 1;
shl.b32 %r66, %r41, %r40;
cvt.u64.u32	%rd19, %r19;
add.s64 %rd6, %rd3, %rd19;
mov.u32 %r67, 0;

BB3_5:
add.s32 %r42, %r67, %r66;
min.u32 %r43, %r42, %r3;
add.s32 %r44, %r43, -1;
cvt.u64.u32	%rd20, %r44;
add.s64 %rd21, %rd6, %rd20;
shl.b64 %rd22, %rd21, 2;
add.s64 %rd23, %rd2, %rd22;
ld.global.u32 %r45, [%rd23];
setp.gt.u32	%p5, %r45, %r5;
selp.b32	%r67, %r43, %r67, %p5;
shr.u32 %r66, %r66, 1;
setp.ne.s32	%p6, %r66, 0;
@%p6 bra BB3_5;

BB3_6:
add.s64 %rd25, %rd1, %rd13;
st.global.u32 [%rd25], %r67;

BB3_7:
and.b32 %r47, %r3, 127;
shr.u32 %r48, %r3, 7;
setp.ne.s32	%p7, %r47, 0;
selp.u32	%r49, 1, 0, %p7;
add.s32 %r50, %r49, %r48;
setp.ge.u32	%p8, %r2, %r50;
@%p8 bra BB3_11;

shl.b32 %r51, %r2, 7;
add.s32 %r53, %r2, %r25;
cvt.u64.u32	%rd26, %r53;
add.s64 %rd7, %rd4, %rd26;
shl.b64 %rd27, %rd7, 2;
add.s64 %rd28, %rd1, %rd27;
st.global.u32 [%rd28], %r51;
add.s32 %r54, %r51, %r19;
cvt.u64.u32	%rd29, %r54;
add.s64 %rd30, %rd3, %rd29;
shl.b64 %rd31, %rd30, 2;
add.s64 %rd32, %rd2, %rd31;
ld.global.u32 %r12, [%rd32];
add.s32 %r55, %r19, -1;
clz.b32 %r56, %r55;
mov.u32 %r57, 32;
sub.s32 %r58, %r57, %r56;
mov.u32 %r59, 1;
shl.b32 %r68, %r59, %r58;
mov.u32 %r69, 0;
setp.ne.s32	%p9, %r19, 0;
@%p9 bra BB3_9;
bra.uni BB3_10;

BB3_9:
add.s32 %r61, %r68, %r69;
min.u32 %r62, %r61, %r19;
add.s32 %r63, %r62, -1;
cvt.u64.u32	%rd33, %r63;
add.s64 %rd34, %rd33, %rd3;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd2, %rd35;
ld.global.u32 %r64, [%rd36];
setp.lt.u32	%p10, %r64, %r12;
selp.b32	%r69, %r69, %r62, %p10;
shr.u32 %r68, %r68, 1;
setp.ne.s32	%p11, %r68, 0;
@%p11 bra BB3_9;

BB3_10:
cvta.to.global.u64 %rd37, %rd8;
add.s64 %rd39, %rd37, %rd27;
st.global.u32 [%rd39], %r69;

BB3_11:
ret;
}

.visible .entry _Z26mergeRanksAndIndicesKernelPjS_jjj(
.param .u64 _Z26mergeRanksAndIndicesKernelPjS_jjj_param_0,
.param .u64 _Z26mergeRanksAndIndicesKernelPjS_jjj_param_1,
.param .u32 _Z26mergeRanksAndIndicesKernelPjS_jjj_param_2,
.param .u32 _Z26mergeRanksAndIndicesKernelPjS_jjj_param_3,
.param .u32 _Z26mergeRanksAndIndicesKernelPjS_jjj_param_4
)
{
.reg .pred %p<12>;
.reg .s32 %r<67>;
.reg .s64 %rd<32>;


ld.param.u64 %rd5, [_Z26mergeRanksAndIndicesKernelPjS_jjj_param_0];
ld.param.u64 %rd6, [_Z26mergeRanksAndIndicesKernelPjS_jjj_param_1];
ld.param.u32 %r19, [_Z26mergeRanksAndIndicesKernelPjS_jjj_param_2];
ld.param.u32 %r20, [_Z26mergeRanksAndIndicesKernelPjS_jjj_param_3];
ld.param.u32 %r21, [_Z26mergeRanksAndIndicesKernelPjS_jjj_param_4];
cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32	%p1, %r1, %r21;
@%p1 bra BB4_11;

shr.u32 %r25, %r19, 7;
add.s32 %r26, %r25, -1;
and.b32 %r2, %r1, %r26;
sub.s32 %r27, %r1, %r2;
shl.b32 %r28, %r27, 8;
shl.b32 %r29, %r27, 1;
cvt.u64.u32	%rd3, %r29;
sub.s32 %r30, %r20, %r19;
sub.s32 %r31, %r30, %r28;
min.u32 %r32, %r19, %r31;
and.b32 %r33, %r19, 127;
setp.ne.s32	%p2, %r33, 0;
selp.u32	%r34, 1, 0, %p2;
add.s32 %r3, %r34, %r25;
and.b32 %r35, %r32, 127;
shr.u32 %r36, %r32, 7;
setp.ne.s32	%p3, %r35, 0;
selp.u32	%r37, 1, 0, %p3;
add.s32 %r4, %r37, %r36;
setp.ge.u32	%p4, %r2, %r3;
@%p4 bra BB4_7;

cvt.u64.u32	%rd7, %r2;
add.s64 %rd8, %rd3, %rd7;
shl.b64 %rd9, %rd8, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u32 %r5, [%rd10];
setp.ne.s32	%p5, %r4, 0;
@%p5 bra BB4_4;

mov.u32 %r64, 0;
bra.uni BB4_6;

BB4_4:
cvt.u64.u32	%rd11, %r3;
add.s32 %r39, %r4, -1;
clz.b32 %r40, %r39;
mov.u32 %r41, 32;
sub.s32 %r42, %r41, %r40;
mov.u32 %r43, 1;
shl.b32 %r63, %r43, %r42;
add.s64 %rd4, %rd3, %rd11;
mov.u32 %r64, 0;

BB4_5:
add.s32 %r44, %r64, %r63;
min.u32 %r45, %r44, %r4;
add.s32 %r46, %r45, -1;
cvt.u64.u32	%rd12, %r46;
add.s64 %rd13, %rd4, %rd12;
shl.b64 %rd14, %rd13, 2;
add.s64 %rd15, %rd2, %rd14;
ld.global.u32 %r47, [%rd15];
setp.lt.u32	%p6, %r47, %r5;
selp.b32	%r64, %r45, %r64, %p6;
shr.u32 %r63, %r63, 1;
setp.ne.s32	%p7, %r63, 0;
@%p7 bra BB4_5;

BB4_6:
add.s32 %r49, %r64, %r2;
cvt.u64.u32	%rd16, %r49;
add.s64 %rd17, %rd16, %rd3;
shl.b64 %rd18, %rd17, 2;
add.s64 %rd19, %rd1, %rd18;
st.global.u32 [%rd19], %r5;

BB4_7:
setp.ge.u32	%p8, %r2, %r4;
@%p8 bra BB4_11;

add.s32 %r50, %r2, %r3;
cvt.u64.u32	%rd20, %r50;
add.s64 %rd21, %rd3, %rd20;
shl.b64 %rd22, %rd21, 2;
add.s64 %rd23, %rd2, %rd22;
ld.global.u32 %r12, [%rd23];
add.s32 %r51, %r3, -1;
clz.b32 %r52, %r51;
mov.u32 %r53, 32;
sub.s32 %r54, %r53, %r52;
mov.u32 %r55, 1;
shl.b32 %r65, %r55, %r54;
mov.u32 %r66, 0;
setp.ne.s32	%p9, %r3, 0;
@%p9 bra BB4_9;
bra.uni BB4_10;

BB4_9:
add.s32 %r57, %r65, %r66;
min.u32 %r58, %r57, %r3;
add.s32 %r59, %r58, -1;
cvt.u64.u32	%rd24, %r59;
add.s64 %rd25, %rd24, %rd3;
shl.b64 %rd26, %rd25, 2;
add.s64 %rd27, %rd2, %rd26;
ld.global.u32 %r60, [%rd27];
setp.le.u32	%p10, %r60, %r12;
selp.b32	%r66, %r58, %r66, %p10;
shr.u32 %r65, %r65, 1;
setp.ne.s32	%p11, %r65, 0;
@%p11 bra BB4_9;

BB4_10:
add.s32 %r62, %r66, %r2;
cvt.u64.u32	%rd28, %r62;
add.s64 %rd29, %rd28, %rd3;
shl.b64 %rd30, %rd29, 2;
add.s64 %rd31, %rd1, %rd30;
st.global.u32 [%rd31], %r12;

BB4_11:
ret;
}

.visible .entry _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj(
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_0,
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_1,
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_2,
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_3,
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_4,
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_5,
.param .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_6,
.param .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_7
)
{
.reg .pred %p<32>;
.reg .s32 %r<167>;
.reg .s64 %rd<116>;

	.shared .align 4 .b8 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59508_34_non_const_s_key[1024];

	.shared .align 4 .b8 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59509_34_non_const_s_val[1024];

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_34_non_const_startSrcA;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_45_non_const_startSrcB;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_56_non_const_lenSrcA;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_65_non_const_lenSrcB;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_74_non_const_startDstA;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_85_non_const_startDstB;

ld.param.u64 %rd10, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_0];
ld.param.u64 %rd11, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_1];
ld.param.u64 %rd12, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_2];
ld.param.u64 %rd13, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_3];
ld.param.u64 %rd14, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_4];
ld.param.u64 %rd15, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_5];
ld.param.u32 %r31, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_6];
ld.param.u32 %r32, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_7];
shr.u32 %r33, %r31, 6;
and.b32 %r34, %r33, 33554431;
add.s32 %r35, %r34, -1;
mov.u32 %r1, %ctaid.x;
and.b32 %r2, %r1, %r35;
sub.s32 %r36, %r1, %r2;
shl.b32 %r3, %r36, 7;
cvt.u64.u32	%rd1, %r3;
mov.u32 %r4, %tid.x;
setp.ne.s32	%p1, %r4, 0;
@%p1 bra BB5_6;

cvta.to.global.u64 %rd16, %rd15;
cvta.to.global.u64 %rd17, %rd14;
sub.s32 %r37, %r32, %r31;
sub.s32 %r38, %r37, %r3;
min.u32 %r159, %r31, %r38;
and.b32 %r39, %r31, 127;
setp.ne.s32	%p2, %r39, 0;
selp.u32	%r40, 1, 0, %p2;
and.b32 %r41, %r159, 127;
shr.u32 %r42, %r159, 7;
setp.ne.s32	%p3, %r41, 0;
selp.u32	%r43, 1, 0, %p3;
shr.u32 %r44, %r31, 7;
add.s32 %r45, %r40, %r44;
add.s32 %r46, %r45, %r42;
add.s32 %r6, %r46, %r43;
mul.wide.u32 %rd18, %r1, 4;
add.s64 %rd2, %rd17, %rd18;
ld.global.u32 %r7, [%rd2];
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_34_non_const_startSrcA], %r7;
add.s64 %rd3, %rd16, %rd18;
ld.global.u32 %r8, [%rd3];
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_45_non_const_startSrcB], %r8;
add.s32 %r9, %r2, 1;
setp.ge.u32	%p4, %r9, %r6;
mov.u32 %r158, %r31;
@%p4 bra BB5_3;

ld.global.u32 %r10, [%rd2+4];
mov.u32 %r158, %r10;

BB5_3:
mov.u32 %r11, %r158;
@%p4 bra BB5_5;

ld.global.u32 %r159, [%rd3+4];

BB5_5:
sub.s32 %r47, %r11, %r7;
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_56_non_const_lenSrcA], %r47;
sub.s32 %r48, %r159, %r8;
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_65_non_const_lenSrcB], %r48;
add.s32 %r49, %r8, %r7;
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_74_non_const_startDstA], %r49;
add.s32 %r50, %r11, %r8;
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_85_non_const_startDstB], %r50;

BB5_6:
bar.sync 0;
ld.shared.u32 %r51, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_56_non_const_lenSrcA];
mul.wide.u32 %rd19, %r4, 4;
mov.u64 %rd20, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59508_34_non_const_s_key;
add.s64 %rd4, %rd20, %rd19;
mov.u64 %rd21, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59509_34_non_const_s_val;
add.s64 %rd5, %rd21, %rd19;
setp.ge.u32	%p6, %r4, %r51;
@%p6 bra BB5_8;

ld.shared.u32 %r52, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_34_non_const_startSrcA];
add.s32 %r53, %r52, %r4;
cvt.u64.u32	%rd22, %r53;
add.s64 %rd23, %rd22, %rd1;
cvta.to.global.u64 %rd24, %rd12;
shl.b64 %rd25, %rd23, 2;
add.s64 %rd26, %rd24, %rd25;
ld.global.u32 %r54, [%rd26];
st.shared.u32 [%rd4], %r54;
cvta.to.global.u64 %rd27, %rd13;
add.s64 %rd28, %rd27, %rd25;
ld.global.u32 %r55, [%rd28];
st.shared.u32 [%rd5], %r55;

BB5_8:
ld.shared.u32 %r56, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_65_non_const_lenSrcB];
setp.ge.u32	%p7, %r4, %r56;
@%p7 bra BB5_10;

ld.shared.u32 %r57, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_45_non_const_startSrcB];
add.s32 %r58, %r4, %r31;
add.s32 %r59, %r58, %r57;
cvt.u64.u32	%rd29, %r59;
add.s64 %rd30, %rd29, %rd1;
cvta.to.global.u64 %rd31, %rd12;
shl.b64 %rd32, %rd30, 2;
add.s64 %rd33, %rd31, %rd32;
ld.global.u32 %r60, [%rd33];
st.shared.u32 [%rd4+512], %r60;
cvta.to.global.u64 %rd34, %rd13;
add.s64 %rd35, %rd34, %rd32;
ld.global.u32 %r61, [%rd35];
st.shared.u32 [%rd5+512], %r61;

BB5_10:
bar.sync 0;
ld.shared.u32 %r14, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_56_non_const_lenSrcA];
setp.lt.u32	%p8, %r4, %r14;
@%p8 bra BB5_12;

ld.shared.u32 %r161, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_65_non_const_lenSrcB];
mov.u64 %rd114, 0;
bra.uni BB5_16;

BB5_12:
ld.shared.u32 %r162, [%rd4];
ld.shared.u32 %r163, [%rd5];
ld.shared.u32 %r161, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_65_non_const_lenSrcB];
setp.ne.s32	%p9, %r161, 0;
@%p9 bra BB5_14;

mov.u32 %r160, 0;
bra.uni BB5_15;

BB5_14:
mov.u32 %r63, 128;
min.u32 %r64, %r63, %r161;
add.s32 %r65, %r64, -1;
mul.wide.u32 %rd37, %r65, 4;
add.s64 %rd39, %rd20, %rd37;
ld.shared.u32 %r66, [%rd39+512];
setp.lt.u32	%p10, %r66, %r162;
selp.b32	%r67, %r64, 0, %p10;
add.s32 %r68, %r67, 64;
min.u32 %r69, %r68, %r161;
add.s32 %r70, %r69, -1;
mul.wide.u32 %rd40, %r70, 4;
add.s64 %rd41, %rd20, %rd40;
ld.shared.u32 %r71, [%rd41+512];
setp.lt.u32	%p11, %r71, %r162;
selp.b32	%r72, %r69, %r67, %p11;
add.s32 %r73, %r72, 32;
min.u32 %r74, %r73, %r161;
add.s32 %r75, %r74, -1;
mul.wide.u32 %rd42, %r75, 4;
add.s64 %rd43, %rd20, %rd42;
ld.shared.u32 %r76, [%rd43+512];
setp.lt.u32	%p12, %r76, %r162;
selp.b32	%r77, %r74, %r72, %p12;
add.s32 %r78, %r77, 16;
min.u32 %r79, %r78, %r161;
add.s32 %r80, %r79, -1;
mul.wide.u32 %rd44, %r80, 4;
add.s64 %rd45, %rd20, %rd44;
ld.shared.u32 %r81, [%rd45+512];
setp.lt.u32	%p13, %r81, %r162;
selp.b32	%r82, %r79, %r77, %p13;
add.s32 %r83, %r82, 8;
min.u32 %r84, %r83, %r161;
add.s32 %r85, %r84, -1;
mul.wide.u32 %rd46, %r85, 4;
add.s64 %rd47, %rd20, %rd46;
ld.shared.u32 %r86, [%rd47+512];
setp.lt.u32	%p14, %r86, %r162;
selp.b32	%r87, %r84, %r82, %p14;
add.s32 %r88, %r87, 4;
min.u32 %r89, %r88, %r161;
add.s32 %r90, %r89, -1;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd49, %rd20, %rd48;
ld.shared.u32 %r91, [%rd49+512];
setp.lt.u32	%p15, %r91, %r162;
selp.b32	%r92, %r89, %r87, %p15;
add.s32 %r93, %r92, 2;
min.u32 %r94, %r93, %r161;
add.s32 %r95, %r94, -1;
mul.wide.u32 %rd50, %r95, 4;
add.s64 %rd51, %rd20, %rd50;
ld.shared.u32 %r96, [%rd51+512];
setp.lt.u32	%p16, %r96, %r162;
selp.b32	%r97, %r94, %r92, %p16;
add.s32 %r98, %r97, 1;
min.u32 %r99, %r98, %r161;
add.s32 %r100, %r99, -1;
mul.wide.u32 %rd52, %r100, 4;
add.s64 %rd53, %rd20, %rd52;
ld.shared.u32 %r101, [%rd53+512];
setp.lt.u32	%p17, %r101, %r162;
selp.b32	%r160, %r99, %r97, %p17;

BB5_15:
add.s32 %r103, %r160, %r4;
cvt.u64.u32	%rd114, %r103;

BB5_16:
setp.lt.u32	%p18, %r4, %r161;
@%p18 bra BB5_18;

mov.u64 %rd115, 0;
bra.uni BB5_22;

BB5_18:
mul.wide.u32 %rd113, %r4, 4;
mov.u64 %rd112, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59509_34_non_const_s_val;
add.s64 %rd111, %rd112, %rd113;
mov.u64 %rd110, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59508_34_non_const_s_key;
add.s64 %rd109, %rd110, %rd113;
ld.shared.u32 %r165, [%rd109+512];
ld.shared.u32 %r166, [%rd111+512];
setp.ne.s32	%p19, %r14, 0;
@%p19 bra BB5_20;

mov.u32 %r164, 0;
bra.uni BB5_21;

BB5_20:
mov.u32 %r105, 128;
min.u32 %r106, %r105, %r14;
add.s32 %r107, %r106, -1;
mul.wide.u32 %rd55, %r107, 4;
add.s64 %rd57, %rd20, %rd55;
ld.shared.u32 %r108, [%rd57];
setp.le.u32	%p20, %r108, %r165;
selp.b32	%r109, %r106, 0, %p20;
add.s32 %r110, %r109, 64;
min.u32 %r111, %r110, %r14;
add.s32 %r112, %r111, -1;
mul.wide.u32 %rd58, %r112, 4;
add.s64 %rd59, %rd20, %rd58;
ld.shared.u32 %r113, [%rd59];
setp.le.u32	%p21, %r113, %r165;
selp.b32	%r114, %r111, %r109, %p21;
add.s32 %r115, %r114, 32;
min.u32 %r116, %r115, %r14;
add.s32 %r117, %r116, -1;
mul.wide.u32 %rd60, %r117, 4;
add.s64 %rd61, %rd20, %rd60;
ld.shared.u32 %r118, [%rd61];
setp.le.u32	%p22, %r118, %r165;
selp.b32	%r119, %r116, %r114, %p22;
add.s32 %r120, %r119, 16;
min.u32 %r121, %r120, %r14;
add.s32 %r122, %r121, -1;
mul.wide.u32 %rd62, %r122, 4;
add.s64 %rd63, %rd20, %rd62;
ld.shared.u32 %r123, [%rd63];
setp.le.u32	%p23, %r123, %r165;
selp.b32	%r124, %r121, %r119, %p23;
add.s32 %r125, %r124, 8;
min.u32 %r126, %r125, %r14;
add.s32 %r127, %r126, -1;
mul.wide.u32 %rd64, %r127, 4;
add.s64 %rd65, %rd20, %rd64;
ld.shared.u32 %r128, [%rd65];
setp.le.u32	%p24, %r128, %r165;
selp.b32	%r129, %r126, %r124, %p24;
add.s32 %r130, %r129, 4;
min.u32 %r131, %r130, %r14;
add.s32 %r132, %r131, -1;
mul.wide.u32 %rd66, %r132, 4;
add.s64 %rd67, %rd20, %rd66;
ld.shared.u32 %r133, [%rd67];
setp.le.u32	%p25, %r133, %r165;
selp.b32	%r134, %r131, %r129, %p25;
add.s32 %r135, %r134, 2;
min.u32 %r136, %r135, %r14;
add.s32 %r137, %r136, -1;
mul.wide.u32 %rd68, %r137, 4;
add.s64 %rd69, %rd20, %rd68;
ld.shared.u32 %r138, [%rd69];
setp.le.u32	%p26, %r138, %r165;
selp.b32	%r139, %r136, %r134, %p26;
add.s32 %r140, %r139, 1;
min.u32 %r141, %r140, %r14;
add.s32 %r142, %r141, -1;
mul.wide.u32 %rd70, %r142, 4;
add.s64 %rd71, %rd20, %rd70;
ld.shared.u32 %r143, [%rd71];
setp.le.u32	%p27, %r143, %r165;
selp.b32	%r164, %r141, %r139, %p27;

BB5_21:
add.s32 %r145, %r164, %r4;
cvt.u64.u32	%rd115, %r145;

BB5_22:
bar.sync 0;
ld.shared.u32 %r146, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_56_non_const_lenSrcA];
setp.ge.u32	%p28, %r4, %r146;
@%p28 bra BB5_24;

mov.u64 %rd108, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59509_34_non_const_s_val;
shl.b64 %rd72, %rd114, 2;
add.s64 %rd74, %rd20, %rd72;
st.shared.u32 [%rd74], %r162;
add.s64 %rd76, %rd108, %rd72;
st.shared.u32 [%rd76], %r163;

BB5_24:
ld.shared.u32 %r147, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_65_non_const_lenSrcB];
setp.ge.u32	%p29, %r4, %r147;
@%p29 bra BB5_26;

mov.u64 %rd107, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59509_34_non_const_s_val;
shl.b64 %rd77, %rd115, 2;
add.s64 %rd79, %rd20, %rd77;
st.shared.u32 [%rd79], %r165;
add.s64 %rd81, %rd107, %rd77;
st.shared.u32 [%rd81], %r166;

BB5_26:
bar.sync 0;
ld.shared.u32 %r30, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_56_non_const_lenSrcA];
setp.ge.u32	%p30, %r4, %r30;
@%p30 bra BB5_28;

mul.wide.u32 %rd106, %r4, 4;
mov.u64 %rd105, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59509_34_non_const_s_val;
add.s64 %rd104, %rd105, %rd106;
mov.u64 %rd103, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59508_34_non_const_s_key;
add.s64 %rd102, %rd103, %rd106;
ld.shared.u32 %r148, [%rd102];
ld.shared.u32 %r149, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_74_non_const_startDstA];
add.s32 %r150, %r149, %r4;
cvt.u64.u32	%rd82, %r150;
add.s64 %rd83, %rd82, %rd1;
cvta.to.global.u64 %rd84, %rd10;
shl.b64 %rd85, %rd83, 2;
add.s64 %rd86, %rd84, %rd85;
st.global.u32 [%rd86], %r148;
cvta.to.global.u64 %rd87, %rd11;
add.s64 %rd88, %rd87, %rd85;
ld.shared.u32 %r151, [%rd104];
st.global.u32 [%rd88], %r151;

BB5_28:
ld.shared.u32 %r152, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_65_non_const_lenSrcB];
setp.ge.u32	%p31, %r4, %r152;
@%p31 bra BB5_30;

mov.u64 %rd101, _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59509_34_non_const_s_val;
add.s32 %r153, %r30, %r4;
mul.wide.u32 %rd89, %r153, 4;
add.s64 %rd91, %rd20, %rd89;
ld.shared.u32 %r154, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_85_non_const_startDstB];
add.s32 %r155, %r154, %r4;
cvt.u64.u32	%rd92, %r155;
add.s64 %rd93, %rd92, %rd1;
cvta.to.global.u64 %rd94, %rd10;
shl.b64 %rd95, %rd93, 2;
add.s64 %rd96, %rd94, %rd95;
ld.shared.u32 %r156, [%rd91];
st.global.u32 [%rd96], %r156;
add.s64 %rd98, %rd101, %rd89;
cvta.to.global.u64 %rd99, %rd11;
add.s64 %rd100, %rd99, %rd95;
ld.shared.u32 %r157, [%rd98];
st.global.u32 [%rd100], %r157;

BB5_30:
ret;
}

.visible .entry _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj(
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_0,
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_1,
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_2,
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_3,
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_4,
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_5,
.param .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_6,
.param .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_7
)
{
.reg .pred %p<32>;
.reg .s32 %r<167>;
.reg .s64 %rd<116>;

	.shared .align 4 .b8 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59508_34_non_const_s_key[1024];

	.shared .align 4 .b8 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59509_34_non_const_s_val[1024];

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_34_non_const_startSrcA;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_45_non_const_startSrcB;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_56_non_const_lenSrcA;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_65_non_const_lenSrcB;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_74_non_const_startDstA;

	.shared .align 4 .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_85_non_const_startDstB;

ld.param.u64 %rd10, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_0];
ld.param.u64 %rd11, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_1];
ld.param.u64 %rd12, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_2];
ld.param.u64 %rd13, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_3];
ld.param.u64 %rd14, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_4];
ld.param.u64 %rd15, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_5];
ld.param.u32 %r31, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_6];
ld.param.u32 %r32, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_7];
shr.u32 %r33, %r31, 6;
and.b32 %r34, %r33, 33554431;
add.s32 %r35, %r34, -1;
mov.u32 %r1, %ctaid.x;
and.b32 %r2, %r1, %r35;
sub.s32 %r36, %r1, %r2;
shl.b32 %r3, %r36, 7;
cvt.u64.u32	%rd1, %r3;
mov.u32 %r4, %tid.x;
setp.ne.s32	%p1, %r4, 0;
@%p1 bra BB6_6;

cvta.to.global.u64 %rd16, %rd15;
cvta.to.global.u64 %rd17, %rd14;
sub.s32 %r37, %r32, %r31;
sub.s32 %r38, %r37, %r3;
min.u32 %r159, %r31, %r38;
and.b32 %r39, %r31, 127;
setp.ne.s32	%p2, %r39, 0;
selp.u32	%r40, 1, 0, %p2;
and.b32 %r41, %r159, 127;
shr.u32 %r42, %r159, 7;
setp.ne.s32	%p3, %r41, 0;
selp.u32	%r43, 1, 0, %p3;
shr.u32 %r44, %r31, 7;
add.s32 %r45, %r40, %r44;
add.s32 %r46, %r45, %r42;
add.s32 %r6, %r46, %r43;
mul.wide.u32 %rd18, %r1, 4;
add.s64 %rd2, %rd17, %rd18;
ld.global.u32 %r7, [%rd2];
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_34_non_const_startSrcA], %r7;
add.s64 %rd3, %rd16, %rd18;
ld.global.u32 %r8, [%rd3];
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_45_non_const_startSrcB], %r8;
add.s32 %r9, %r2, 1;
setp.ge.u32	%p4, %r9, %r6;
mov.u32 %r158, %r31;
@%p4 bra BB6_3;

ld.global.u32 %r10, [%rd2+4];
mov.u32 %r158, %r10;

BB6_3:
mov.u32 %r11, %r158;
@%p4 bra BB6_5;

ld.global.u32 %r159, [%rd3+4];

BB6_5:
sub.s32 %r47, %r11, %r7;
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_56_non_const_lenSrcA], %r47;
sub.s32 %r48, %r159, %r8;
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_65_non_const_lenSrcB], %r48;
add.s32 %r49, %r8, %r7;
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_74_non_const_startDstA], %r49;
add.s32 %r50, %r11, %r8;
st.shared.u32 [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_85_non_const_startDstB], %r50;

BB6_6:
bar.sync 0;
ld.shared.u32 %r51, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_56_non_const_lenSrcA];
mul.wide.u32 %rd19, %r4, 4;
mov.u64 %rd20, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59508_34_non_const_s_key;
add.s64 %rd4, %rd20, %rd19;
mov.u64 %rd21, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59509_34_non_const_s_val;
add.s64 %rd5, %rd21, %rd19;
setp.ge.u32	%p6, %r4, %r51;
@%p6 bra BB6_8;

ld.shared.u32 %r52, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_34_non_const_startSrcA];
add.s32 %r53, %r52, %r4;
cvt.u64.u32	%rd22, %r53;
add.s64 %rd23, %rd22, %rd1;
cvta.to.global.u64 %rd24, %rd12;
shl.b64 %rd25, %rd23, 2;
add.s64 %rd26, %rd24, %rd25;
ld.global.u32 %r54, [%rd26];
st.shared.u32 [%rd4], %r54;
cvta.to.global.u64 %rd27, %rd13;
add.s64 %rd28, %rd27, %rd25;
ld.global.u32 %r55, [%rd28];
st.shared.u32 [%rd5], %r55;

BB6_8:
ld.shared.u32 %r56, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_65_non_const_lenSrcB];
setp.ge.u32	%p7, %r4, %r56;
@%p7 bra BB6_10;

ld.shared.u32 %r57, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_45_non_const_startSrcB];
add.s32 %r58, %r4, %r31;
add.s32 %r59, %r58, %r57;
cvt.u64.u32	%rd29, %r59;
add.s64 %rd30, %rd29, %rd1;
cvta.to.global.u64 %rd31, %rd12;
shl.b64 %rd32, %rd30, 2;
add.s64 %rd33, %rd31, %rd32;
ld.global.u32 %r60, [%rd33];
st.shared.u32 [%rd4+512], %r60;
cvta.to.global.u64 %rd34, %rd13;
add.s64 %rd35, %rd34, %rd32;
ld.global.u32 %r61, [%rd35];
st.shared.u32 [%rd5+512], %r61;

BB6_10:
bar.sync 0;
ld.shared.u32 %r14, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_56_non_const_lenSrcA];
setp.lt.u32	%p8, %r4, %r14;
@%p8 bra BB6_12;

ld.shared.u32 %r161, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_65_non_const_lenSrcB];
mov.u64 %rd114, 0;
bra.uni BB6_16;

BB6_12:
ld.shared.u32 %r162, [%rd4];
ld.shared.u32 %r163, [%rd5];
ld.shared.u32 %r161, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_65_non_const_lenSrcB];
setp.ne.s32	%p9, %r161, 0;
@%p9 bra BB6_14;

mov.u32 %r160, 0;
bra.uni BB6_15;

BB6_14:
mov.u32 %r63, 128;
min.u32 %r64, %r63, %r161;
add.s32 %r65, %r64, -1;
mul.wide.u32 %rd37, %r65, 4;
add.s64 %rd39, %rd20, %rd37;
ld.shared.u32 %r66, [%rd39+512];
setp.gt.u32	%p10, %r66, %r162;
selp.b32	%r67, %r64, 0, %p10;
add.s32 %r68, %r67, 64;
min.u32 %r69, %r68, %r161;
add.s32 %r70, %r69, -1;
mul.wide.u32 %rd40, %r70, 4;
add.s64 %rd41, %rd20, %rd40;
ld.shared.u32 %r71, [%rd41+512];
setp.gt.u32	%p11, %r71, %r162;
selp.b32	%r72, %r69, %r67, %p11;
add.s32 %r73, %r72, 32;
min.u32 %r74, %r73, %r161;
add.s32 %r75, %r74, -1;
mul.wide.u32 %rd42, %r75, 4;
add.s64 %rd43, %rd20, %rd42;
ld.shared.u32 %r76, [%rd43+512];
setp.gt.u32	%p12, %r76, %r162;
selp.b32	%r77, %r74, %r72, %p12;
add.s32 %r78, %r77, 16;
min.u32 %r79, %r78, %r161;
add.s32 %r80, %r79, -1;
mul.wide.u32 %rd44, %r80, 4;
add.s64 %rd45, %rd20, %rd44;
ld.shared.u32 %r81, [%rd45+512];
setp.gt.u32	%p13, %r81, %r162;
selp.b32	%r82, %r79, %r77, %p13;
add.s32 %r83, %r82, 8;
min.u32 %r84, %r83, %r161;
add.s32 %r85, %r84, -1;
mul.wide.u32 %rd46, %r85, 4;
add.s64 %rd47, %rd20, %rd46;
ld.shared.u32 %r86, [%rd47+512];
setp.gt.u32	%p14, %r86, %r162;
selp.b32	%r87, %r84, %r82, %p14;
add.s32 %r88, %r87, 4;
min.u32 %r89, %r88, %r161;
add.s32 %r90, %r89, -1;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd49, %rd20, %rd48;
ld.shared.u32 %r91, [%rd49+512];
setp.gt.u32	%p15, %r91, %r162;
selp.b32	%r92, %r89, %r87, %p15;
add.s32 %r93, %r92, 2;
min.u32 %r94, %r93, %r161;
add.s32 %r95, %r94, -1;
mul.wide.u32 %rd50, %r95, 4;
add.s64 %rd51, %rd20, %rd50;
ld.shared.u32 %r96, [%rd51+512];
setp.gt.u32	%p16, %r96, %r162;
selp.b32	%r97, %r94, %r92, %p16;
add.s32 %r98, %r97, 1;
min.u32 %r99, %r98, %r161;
add.s32 %r100, %r99, -1;
mul.wide.u32 %rd52, %r100, 4;
add.s64 %rd53, %rd20, %rd52;
ld.shared.u32 %r101, [%rd53+512];
setp.gt.u32	%p17, %r101, %r162;
selp.b32	%r160, %r99, %r97, %p17;

BB6_15:
add.s32 %r103, %r160, %r4;
cvt.u64.u32	%rd114, %r103;

BB6_16:
setp.lt.u32	%p18, %r4, %r161;
@%p18 bra BB6_18;

mov.u64 %rd115, 0;
bra.uni BB6_22;

BB6_18:
mul.wide.u32 %rd113, %r4, 4;
mov.u64 %rd112, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59509_34_non_const_s_val;
add.s64 %rd111, %rd112, %rd113;
mov.u64 %rd110, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59508_34_non_const_s_key;
add.s64 %rd109, %rd110, %rd113;
ld.shared.u32 %r165, [%rd109+512];
ld.shared.u32 %r166, [%rd111+512];
setp.ne.s32	%p19, %r14, 0;
@%p19 bra BB6_20;

mov.u32 %r164, 0;
bra.uni BB6_21;

BB6_20:
mov.u32 %r105, 128;
min.u32 %r106, %r105, %r14;
add.s32 %r107, %r106, -1;
mul.wide.u32 %rd55, %r107, 4;
add.s64 %rd57, %rd20, %rd55;
ld.shared.u32 %r108, [%rd57];
setp.lt.u32	%p20, %r108, %r165;
selp.b32	%r109, 0, %r106, %p20;
add.s32 %r110, %r109, 64;
min.u32 %r111, %r110, %r14;
add.s32 %r112, %r111, -1;
mul.wide.u32 %rd58, %r112, 4;
add.s64 %rd59, %rd20, %rd58;
ld.shared.u32 %r113, [%rd59];
setp.lt.u32	%p21, %r113, %r165;
selp.b32	%r114, %r109, %r111, %p21;
add.s32 %r115, %r114, 32;
min.u32 %r116, %r115, %r14;
add.s32 %r117, %r116, -1;
mul.wide.u32 %rd60, %r117, 4;
add.s64 %rd61, %rd20, %rd60;
ld.shared.u32 %r118, [%rd61];
setp.lt.u32	%p22, %r118, %r165;
selp.b32	%r119, %r114, %r116, %p22;
add.s32 %r120, %r119, 16;
min.u32 %r121, %r120, %r14;
add.s32 %r122, %r121, -1;
mul.wide.u32 %rd62, %r122, 4;
add.s64 %rd63, %rd20, %rd62;
ld.shared.u32 %r123, [%rd63];
setp.lt.u32	%p23, %r123, %r165;
selp.b32	%r124, %r119, %r121, %p23;
add.s32 %r125, %r124, 8;
min.u32 %r126, %r125, %r14;
add.s32 %r127, %r126, -1;
mul.wide.u32 %rd64, %r127, 4;
add.s64 %rd65, %rd20, %rd64;
ld.shared.u32 %r128, [%rd65];
setp.lt.u32	%p24, %r128, %r165;
selp.b32	%r129, %r124, %r126, %p24;
add.s32 %r130, %r129, 4;
min.u32 %r131, %r130, %r14;
add.s32 %r132, %r131, -1;
mul.wide.u32 %rd66, %r132, 4;
add.s64 %rd67, %rd20, %rd66;
ld.shared.u32 %r133, [%rd67];
setp.lt.u32	%p25, %r133, %r165;
selp.b32	%r134, %r129, %r131, %p25;
add.s32 %r135, %r134, 2;
min.u32 %r136, %r135, %r14;
add.s32 %r137, %r136, -1;
mul.wide.u32 %rd68, %r137, 4;
add.s64 %rd69, %rd20, %rd68;
ld.shared.u32 %r138, [%rd69];
setp.lt.u32	%p26, %r138, %r165;
selp.b32	%r139, %r134, %r136, %p26;
add.s32 %r140, %r139, 1;
min.u32 %r141, %r140, %r14;
add.s32 %r142, %r141, -1;
mul.wide.u32 %rd70, %r142, 4;
add.s64 %rd71, %rd20, %rd70;
ld.shared.u32 %r143, [%rd71];
setp.lt.u32	%p27, %r143, %r165;
selp.b32	%r164, %r139, %r141, %p27;

BB6_21:
add.s32 %r145, %r164, %r4;
cvt.u64.u32	%rd115, %r145;

BB6_22:
bar.sync 0;
ld.shared.u32 %r146, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_56_non_const_lenSrcA];
setp.ge.u32	%p28, %r4, %r146;
@%p28 bra BB6_24;

mov.u64 %rd108, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59509_34_non_const_s_val;
shl.b64 %rd72, %rd114, 2;
add.s64 %rd74, %rd20, %rd72;
st.shared.u32 [%rd74], %r162;
add.s64 %rd76, %rd108, %rd72;
st.shared.u32 [%rd76], %r163;

BB6_24:
ld.shared.u32 %r147, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_65_non_const_lenSrcB];
setp.ge.u32	%p29, %r4, %r147;
@%p29 bra BB6_26;

mov.u64 %rd107, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59509_34_non_const_s_val;
shl.b64 %rd77, %rd115, 2;
add.s64 %rd79, %rd20, %rd77;
st.shared.u32 [%rd79], %r165;
add.s64 %rd81, %rd107, %rd77;
st.shared.u32 [%rd81], %r166;

BB6_26:
bar.sync 0;
ld.shared.u32 %r30, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_56_non_const_lenSrcA];
setp.ge.u32	%p30, %r4, %r30;
@%p30 bra BB6_28;

mul.wide.u32 %rd106, %r4, 4;
mov.u64 %rd105, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59509_34_non_const_s_val;
add.s64 %rd104, %rd105, %rd106;
mov.u64 %rd103, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59508_34_non_const_s_key;
add.s64 %rd102, %rd103, %rd106;
ld.shared.u32 %r148, [%rd102];
ld.shared.u32 %r149, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_74_non_const_startDstA];
add.s32 %r150, %r149, %r4;
cvt.u64.u32	%rd82, %r150;
add.s64 %rd83, %rd82, %rd1;
cvta.to.global.u64 %rd84, %rd10;
shl.b64 %rd85, %rd83, 2;
add.s64 %rd86, %rd84, %rd85;
st.global.u32 [%rd86], %r148;
cvta.to.global.u64 %rd87, %rd11;
add.s64 %rd88, %rd87, %rd85;
ld.shared.u32 %r151, [%rd104];
st.global.u32 [%rd88], %r151;

BB6_28:
ld.shared.u32 %r152, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_65_non_const_lenSrcB];
setp.ge.u32	%p31, %r4, %r152;
@%p31 bra BB6_30;

mov.u64 %rd101, _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59509_34_non_const_s_val;
add.s32 %r153, %r30, %r4;
mul.wide.u32 %rd89, %r153, 4;
add.s64 %rd91, %rd20, %rd89;
ld.shared.u32 %r154, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj$__cuda_local_var_59519_85_non_const_startDstB];
add.s32 %r155, %r154, %r4;
cvt.u64.u32	%rd92, %r155;
add.s64 %rd93, %rd92, %rd1;
cvta.to.global.u64 %rd94, %rd10;
shl.b64 %rd95, %rd93, 2;
add.s64 %rd96, %rd94, %rd95;
ld.shared.u32 %r156, [%rd91];
st.global.u32 [%rd96], %r156;
add.s64 %rd98, %rd101, %rd89;
cvta.to.global.u64 %rd99, %rd11;
add.s64 %rd100, %rd99, %rd95;
ld.shared.u32 %r157, [%rd98];
st.global.u32 [%rd100], %r157;

BB6_30:
ret;
}


