# MIPS-Architecture-CPU-Analyzer
The design of an analyzer for a simplified MIPS CPU using Python. The considered MIPS CPU adopts a multi-cycle pipeline processor to dynamically schedule instruction execution and employs caches in order to expedite memory access.
