

================================================================
== Vivado HLS Report for 'get_centroid_fh_entr'
================================================================
* Date:           Wed Mar 18 11:36:10 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 3.634 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     72|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       3|     74|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done             |   9|          2|    1|          2|
    |h_limit_out2_blk_n  |   9|          2|    1|          2|
    |h_limit_out_blk_n   |   9|          2|    1|          2|
    |h_offset_out_blk_n  |   9|          2|    1|          2|
    |real_start          |   9|          2|    1|          2|
    |v_limit_out1_blk_n  |   9|          2|    1|          2|
    |v_limit_out_blk_n   |   9|          2|    1|          2|
    |v_offset_out_blk_n  |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  72|         16|    8|         16|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | get_centroid_fh.entr | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | get_centroid_fh.entr | return value |
|ap_start             |  in |    1| ap_ctrl_hs | get_centroid_fh.entr | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | get_centroid_fh.entr | return value |
|ap_done              | out |    1| ap_ctrl_hs | get_centroid_fh.entr | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | get_centroid_fh.entr | return value |
|ap_idle              | out |    1| ap_ctrl_hs | get_centroid_fh.entr | return value |
|ap_ready             | out |    1| ap_ctrl_hs | get_centroid_fh.entr | return value |
|start_out            | out |    1| ap_ctrl_hs | get_centroid_fh.entr | return value |
|start_write          | out |    1| ap_ctrl_hs | get_centroid_fh.entr | return value |
|h_offset             |  in |   16|   ap_none  |       h_offset       |    scalar    |
|v_offset             |  in |    8|   ap_none  |       v_offset       |    scalar    |
|v_limit              |  in |    8|   ap_none  |        v_limit       |    scalar    |
|h_limit              |  in |   16|   ap_none  |        h_limit       |    scalar    |
|h_offset_out_din     | out |   16|   ap_fifo  |     h_offset_out     |    pointer   |
|h_offset_out_full_n  |  in |    1|   ap_fifo  |     h_offset_out     |    pointer   |
|h_offset_out_write   | out |    1|   ap_fifo  |     h_offset_out     |    pointer   |
|v_offset_out_din     | out |    8|   ap_fifo  |     v_offset_out     |    pointer   |
|v_offset_out_full_n  |  in |    1|   ap_fifo  |     v_offset_out     |    pointer   |
|v_offset_out_write   | out |    1|   ap_fifo  |     v_offset_out     |    pointer   |
|v_limit_out_din      | out |    8|   ap_fifo  |      v_limit_out     |    pointer   |
|v_limit_out_full_n   |  in |    1|   ap_fifo  |      v_limit_out     |    pointer   |
|v_limit_out_write    | out |    1|   ap_fifo  |      v_limit_out     |    pointer   |
|v_limit_out1_din     | out |    8|   ap_fifo  |     v_limit_out1     |    pointer   |
|v_limit_out1_full_n  |  in |    1|   ap_fifo  |     v_limit_out1     |    pointer   |
|v_limit_out1_write   | out |    1|   ap_fifo  |     v_limit_out1     |    pointer   |
|h_limit_out_din      | out |   16|   ap_fifo  |      h_limit_out     |    pointer   |
|h_limit_out_full_n   |  in |    1|   ap_fifo  |      h_limit_out     |    pointer   |
|h_limit_out_write    | out |    1|   ap_fifo  |      h_limit_out     |    pointer   |
|h_limit_out2_din     | out |   16|   ap_fifo  |     h_limit_out2     |    pointer   |
|h_limit_out2_full_n  |  in |    1|   ap_fifo  |     h_limit_out2     |    pointer   |
|h_limit_out2_write   | out |    1|   ap_fifo  |     h_limit_out2     |    pointer   |
+---------------------+-----+-----+------------+----------------------+--------------+

