
---------- Begin Simulation Statistics ----------
final_tick                                40554942500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    730                       # Simulator instruction rate (inst/s)
host_mem_usage                               12526704                       # Number of bytes of host memory used
host_op_rate                                      746                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34142.74                       # Real time elapsed on the host
host_tick_rate                                 887187                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24911853                       # Number of instructions simulated
sim_ops                                      25483471                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030291                       # Number of seconds simulated
sim_ticks                                 30290988125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.588606                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1191471                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1220912                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1532                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9366                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1229327                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11818                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           13417                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1599                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1335031                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   38252                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1549                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     8195226                       # Number of instructions committed
system.cpu.committedOps                       8321306                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.148449                       # CPI: cycles per instruction
system.cpu.discardedOps                         20783                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4516505                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            237454                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          2263040                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7940920                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317617                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1475                       # number of quiesce instructions executed
system.cpu.numCycles                         25802248                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1475                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5722785     68.77%     68.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3545      0.04%     68.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::MemRead                 270397      3.25%     72.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2324579     27.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  8321306                       # Class of committed instruction
system.cpu.quiesceCycles                     22663333                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        17861328                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1405                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2157267                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              674243                       # Transaction distribution
system.membus.trans_dist::ReadResp             684386                       # Transaction distribution
system.membus.trans_dist::WriteReq             408360                       # Transaction distribution
system.membus.trans_dist::WriteResp            408360                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1139                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9361                       # Transaction distribution
system.membus.trans_dist::ReadExReq               551                       # Transaction distribution
system.membus.trans_dist::ReadExResp              552                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8886                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1257                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1068032                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1068032                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        26463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        26463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         5900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2141294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        23242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2170632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2136064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2136064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4333159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       568704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       568704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        11800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       184192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        32450                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       232922                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     68354048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     68354048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                69155674                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3229893                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000440                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020963                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3228473     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1420      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3229893                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5547784589                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            29708125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            25716593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             5751875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           26411960                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         4147862325                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           45443250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       790528                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       790528                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1357157                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1357157                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         8640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        14602                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        23242                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      4272128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      4272128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      4295370                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         9504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        22946                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        32450                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     68354048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     68354048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     68386498                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         7271351250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.0                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          743                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   5797367249                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   3728741000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       672768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       672768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       395264                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       395264                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2136064                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2136064                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     68354048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     68354048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1291767                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1291767    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1291767                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3086213125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   3759104000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     48758784                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     25296896                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     74055680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     28311552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     43057152                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     71368704                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     12189696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       790528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     12980224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      7077888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1345536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      8423424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1609679546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    835129442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2444808987                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    934652639                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1421450889                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2356103528                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2544332185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2256580331                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4800912516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       568704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4480                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       573184                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       568704                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       568704                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         8886                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           70                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         8956                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18774693                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       147899                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18922592                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18774693                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18774693                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18774693                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       147899                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18922592                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     43057152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         111296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43168448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        72896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     25296896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25369792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       672768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              674507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1139                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       395264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             396403                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1421450889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3674228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1425125117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2406524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    835129442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            837535966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2406524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2256580331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3674228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2262661083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1067336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000338172250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          390                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1215184                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             419261                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      674506                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     396403                       # Number of write requests accepted
system.mem_ctrls.readBursts                    674506                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   396403                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    714                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             42129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             42107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             42118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            42128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            42114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            42112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            42116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            42103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24771                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21694239660                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3368960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             39381279660                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32197.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58447.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       523                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   628448                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  368982                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                674506                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               396403                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  596111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   23576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   23315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   23415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  69133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.221273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   861.249056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.389000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2089      2.87%      2.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1543      2.12%      4.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1170      1.61%      6.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          981      1.35%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1050      1.44%      9.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1073      1.47%     10.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          995      1.37%     12.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1217      1.67%     13.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        62652     86.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72770                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1727.674359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1528.931408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    618.169105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              4      1.03%      1.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          137     35.13%     36.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            9      2.31%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          221     56.67%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071           15      3.85%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.26%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            3      0.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1016.415385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    984.024160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    101.994288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      1.03%      1.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           25      6.41%      7.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          361     92.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           390                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               43122688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   45696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25369728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                43168384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25369792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1423.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       837.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1425.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    837.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30290768125                       # Total gap between requests
system.mem_ctrls.avgGap                      28285.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     43012608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       110080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        73856                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     25295872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1419980352.654804706573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3634084.155516468454                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2438216.927596514113                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 835095636.220682024956                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       672768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1738                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1139                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       395264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  39311829245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     69450415                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28796255125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 543154093250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58432.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39959.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25282050.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1374155.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15816441720                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1638630000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12839516780                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2950                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1475                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9603495.847458                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2430095.846609                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1475    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5591875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11951000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1475                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     26389786125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14165156375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4102508                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4102508                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4102508                       # number of overall hits
system.cpu.icache.overall_hits::total         4102508                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8886                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8886                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8886                       # number of overall misses
system.cpu.icache.overall_misses::total          8886                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    386995625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    386995625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    386995625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    386995625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4111394                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4111394                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4111394                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4111394                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002161                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002161                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002161                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002161                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43551.161940                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43551.161940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43551.161940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43551.161940                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         8886                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8886                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8886                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8886                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    373251125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    373251125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    373251125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    373251125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002161                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002161                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002161                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002161                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42004.402993                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42004.402993                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42004.402993                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42004.402993                       # average overall mshr miss latency
system.cpu.icache.replacements                   8691                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4102508                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4102508                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8886                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8886                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    386995625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    386995625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4111394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4111394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002161                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002161                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43551.161940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43551.161940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8886                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8886                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    373251125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    373251125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002161                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002161                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42004.402993                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42004.402993                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.514747                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3057729                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8691                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            351.827062                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.514747                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.706083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.706083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          365                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          350                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8231674                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8231674                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       440718                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           440718                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       440718                       # number of overall hits
system.cpu.dcache.overall_hits::total          440718                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2325                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2325                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2325                       # number of overall misses
system.cpu.dcache.overall_misses::total          2325                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    166569375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    166569375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    166569375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    166569375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       443043                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       443043                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       443043                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       443043                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005248                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005248                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005248                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005248                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71642.741935                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71642.741935                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71642.741935                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71642.741935                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1139                       # number of writebacks
system.cpu.dcache.writebacks::total              1139                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          517                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          517                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          517                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          517                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1808                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1808                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1808                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1808                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        14571                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        14571                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    129259500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    129259500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    129259500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    129259500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     32048625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     32048625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004081                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004081                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004081                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004081                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71493.086283                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71493.086283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71493.086283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71493.086283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2199.480132                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2199.480132                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1809                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       267234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          267234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     98301875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     98301875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       268536                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       268536                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004849                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004849                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75500.672043                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75500.672043                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1475                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1475                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     93928000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     93928000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     32048625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     32048625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74723.945903                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74723.945903                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21727.881356                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21727.881356                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       173484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         173484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1023                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1023                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     68267500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68267500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       174507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       174507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66732.649071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66732.649071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        13096                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        13096                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     35331500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35331500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003157                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003157                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64122.504537                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64122.504537                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1068032                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1068032                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  11070694250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  11070694250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10365.508009                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10365.508009                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       335013                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       335013                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       733019                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       733019                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  10803458839                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  10803458839                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14738.306700                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14738.306700                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              169824                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1809                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.877280                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          424                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10318237                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10318237                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  40554942500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                40555087500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    730                       # Simulator instruction rate (inst/s)
host_mem_usage                               12526704                       # Number of bytes of host memory used
host_op_rate                                      746                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34142.82                       # Real time elapsed on the host
host_tick_rate                                 887189                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24911862                       # Number of instructions simulated
sim_ops                                      25483486                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030291                       # Number of seconds simulated
sim_ticks                                 30291133125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.588128                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1191472                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1220919                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1533                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9368                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1229327                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11818                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           13417                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1599                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1335040                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   38254                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1549                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     8195235                       # Number of instructions committed
system.cpu.committedOps                       8321321                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.148473                       # CPI: cycles per instruction
system.cpu.discardedOps                         20790                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4516526                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            237454                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          2263041                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7941104                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317614                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1475                       # number of quiesce instructions executed
system.cpu.numCycles                         25802480                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1475                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5722793     68.77%     68.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3545      0.04%     68.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.82% # Class of committed instruction
system.cpu.op_class_0::MemRead                 270403      3.25%     72.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2324579     27.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  8321321                       # Class of committed instruction
system.cpu.quiesceCycles                     22663333                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        17861376                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1405                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2157271                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              674243                       # Transaction distribution
system.membus.trans_dist::ReadResp             684388                       # Transaction distribution
system.membus.trans_dist::WriteReq             408360                       # Transaction distribution
system.membus.trans_dist::WriteResp            408360                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1140                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9362                       # Transaction distribution
system.membus.trans_dist::ReadExReq               551                       # Transaction distribution
system.membus.trans_dist::ReadExResp              552                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8886                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1259                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1068032                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1068032                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        26463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        26463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         5900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2141300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        23242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2170638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2136064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2136064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4333165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       568704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       568704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        11800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       184384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        32450                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       233114                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     68354048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     68354048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                69155866                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3229895                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000440                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020963                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3228475     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1420      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3229895                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5547794089                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            29708125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            25716593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             5751875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           26423460                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         4147862325                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           45443250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       790528                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       790528                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1357157                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1357157                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         8640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        14602                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        23242                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      4272128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      4272128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      4295370                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         9504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        22946                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        32450                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     68354048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     68354048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     68386498                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         7271351250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.0                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          743                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   5797367249                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   3728741000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       672768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       672768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       395264                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       395264                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2136064                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2136064                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     68354048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     68354048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1291767                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1291767    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1291767                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3086213125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   3759104000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     48758784                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     25296896                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     74055680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     28311552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     43057152                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     71368704                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     12189696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       790528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     12980224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      7077888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1345536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      8423424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1609671840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    835125444                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2444797284                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    934648165                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1421444085                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2356092250                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2544320006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2256569529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4800889534                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       568704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4480                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       573184                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       568704                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       568704                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         8886                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           70                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         8956                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18774603                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       147898                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18922501                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18774603                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18774603                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18774603                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       147898                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18922501                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     43057152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         111424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43168576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        72960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     25296896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25369856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       672768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              674509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1140                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       395264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             396404                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1421444085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3678436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1425122521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2408626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    835125444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            837534070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2408626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2256569529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3678436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2262656591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1067336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000338172250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          390                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1215189                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             419261                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      674508                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     396404                       # Number of write requests accepted
system.mem_ctrls.readBursts                    674508                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   396404                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    714                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             42129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             42107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             42118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            42130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            42114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            42112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            42116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            42103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24771                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21694239660                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3368970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             39381332160                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32197.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58447.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       523                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   628450                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  368982                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                674508                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               396404                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  596111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   23576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   23315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   23415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  69133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.221273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   861.249056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.389000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2089      2.87%      2.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1543      2.12%      4.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1170      1.61%      6.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          981      1.35%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1050      1.44%      9.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1073      1.47%     10.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          995      1.37%     12.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1217      1.67%     13.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        62652     86.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72770                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1727.674359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1528.931408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    618.169105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              4      1.03%      1.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          137     35.13%     36.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            9      2.31%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          221     56.67%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071           15      3.85%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.26%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            3      0.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1016.415385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    984.024160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    101.994288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      1.03%      1.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           25      6.41%      7.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          361     92.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           390                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               43122816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   45696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25369728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                43168512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25369856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1423.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       837.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1425.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    837.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30291162500                       # Total gap between requests
system.mem_ctrls.avgGap                      28285.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     43012608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       110208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        73856                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     25295872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1419973555.380160331726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3638292.418616809417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2438205.256146224216                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 835091638.718615889549                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       672768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1740                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1140                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       395264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  39311829245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     69502915                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28796255125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 543154093250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58432.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39944.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25259872.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1374155.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15816441720                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1638630000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12839661780                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2950                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1475                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9603495.847458                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2430095.846609                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1475    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5591875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11951000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1475                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     26389931125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14165156375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4102519                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4102519                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4102519                       # number of overall hits
system.cpu.icache.overall_hits::total         4102519                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8886                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8886                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8886                       # number of overall misses
system.cpu.icache.overall_misses::total          8886                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    386995625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    386995625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    386995625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    386995625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4111405                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4111405                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4111405                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4111405                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002161                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002161                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002161                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002161                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43551.161940                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43551.161940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43551.161940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43551.161940                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         8886                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8886                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8886                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8886                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    373251125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    373251125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    373251125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    373251125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002161                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002161                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002161                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002161                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42004.402993                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42004.402993                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42004.402993                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42004.402993                       # average overall mshr miss latency
system.cpu.icache.replacements                   8691                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4102519                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4102519                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8886                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8886                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    386995625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    386995625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4111405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4111405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002161                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002161                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43551.161940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43551.161940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8886                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8886                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    373251125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    373251125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002161                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002161                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42004.402993                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42004.402993                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.514763                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8499446                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9056                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            938.543065                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.514763                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.706084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.706084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          365                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          350                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8231696                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8231696                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       440722                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           440722                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       440722                       # number of overall hits
system.cpu.dcache.overall_hits::total          440722                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2327                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2327                       # number of overall misses
system.cpu.dcache.overall_misses::total          2327                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    166689375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    166689375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    166689375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    166689375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       443049                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       443049                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       443049                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       443049                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005252                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005252                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005252                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005252                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71632.735281                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71632.735281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71632.735281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71632.735281                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1140                       # number of writebacks
system.cpu.dcache.writebacks::total              1140                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          517                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          517                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          517                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          517                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1810                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1810                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1810                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1810                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        14571                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        14571                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    129376500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    129376500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    129376500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    129376500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     32048625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     32048625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004085                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004085                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004085                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004085                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71478.729282                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71478.729282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71478.729282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71478.729282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2199.480132                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2199.480132                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1811                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       267238                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          267238                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     98421875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     98421875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       268542                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       268542                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004856                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004856                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75476.898006                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75476.898006                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1475                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1475                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     94045000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     94045000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     32048625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     32048625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74698.173153                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74698.173153                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21727.881356                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21727.881356                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       173484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         173484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1023                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1023                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     68267500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68267500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       174507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       174507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66732.649071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66732.649071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        13096                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        13096                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     35331500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35331500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003157                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003157                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64122.504537                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64122.504537                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1068032                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1068032                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  11070694250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  11070694250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10365.508009                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10365.508009                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       335013                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       335013                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       733019                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       733019                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  10803458839                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  10803458839                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14738.306700                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14738.306700                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              446084                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2323                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            192.029272                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10318263                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10318263                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  40555087500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
