// Seed: 3325702897
module module_0 (
    output wor id_0,
    input tri0 id_1,
    output tri id_2,
    input tri0 id_3,
    input tri id_4,
    input supply1 id_5,
    input uwire id_6,
    output tri0 id_7,
    output wor id_8,
    input tri1 id_9,
    output tri0 id_10
);
  assign id_2 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    output wand id_4,
    output wand id_5,
    output wire id_6,
    input tri id_7,
    input tri1 id_8,
    output tri0 id_9,
    input wire id_10,
    input tri id_11
    , id_15,
    output logic id_12,
    input tri0 id_13
);
  always_latch id_12 <= -1 | -1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_4,
      id_13,
      id_2,
      id_2,
      id_7,
      id_4,
      id_4,
      id_10,
      id_9
  );
  assign modCall_1.id_1 = 0;
  logic id_16;
  ;
  wire [~  -1 : ""] id_17;
endmodule
