# GenBen: A Benchmark for LLM-Aided Design
 GenBen (Generative Hardware Benchmark)is a new benchmark for evaluating large language models (LLMs) in hardware design.We have provided some of the problems in data.zip. We have provided some problems in the data.zip file, along with the corresponding executable code.
## Install
We closely follow guidance from VerilogEval(https://github.com/joshual-xlnx/verilog-eval) and notebook.ipynb 
## Usage  
