#-----------------------------------------------------------
# Vivado v2013.3
# SW Build 329390 on Wed Oct 16 18:28:36 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Wed Feb 11 21:11:01 2015
# Process ID: 14688
# Log file: /home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.runs/impl_1/agileHWBlock.rdi
# Journal file: /home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.runs/impl_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source agileHWBlock.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 's1/my_qpram/blk_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 's1/my_qpram/clk2'
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.runs/impl_1/.Xil/Vivado-14688-agilehw-laptop/dcp_2/blk_mem_gen_0_early.xdc] for cell 's1/my_qpram/blk_mem'
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.runs/impl_1/.Xil/Vivado-14688-agilehw-laptop/dcp_2/blk_mem_gen_0_early.xdc] for cell 's1/my_qpram/blk_mem'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.runs/impl_1/.Xil/Vivado-14688-agilehw-laptop/dcp_3/clk_wiz_0_board.xdc] for cell 's1/my_qpram/clk2'
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.runs/impl_1/.Xil/Vivado-14688-agilehw-laptop/dcp_3/clk_wiz_0_board.xdc] for cell 's1/my_qpram/clk2'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.runs/impl_1/.Xil/Vivado-14688-agilehw-laptop/dcp_3/clk_wiz_0_early.xdc] for cell 's1/my_qpram/clk2'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/agilehw/agile-codev-platform/hw/Vivado/clk_wiz/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/agilehw/agile-codev-platform/hw/Vivado/clk_wiz/clk_wiz_0/clk_wiz_0.xdc:56]
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.runs/impl_1/.Xil/Vivado-14688-agilehw-laptop/dcp_3/clk_wiz_0_early.xdc] for cell 's1/my_qpram/clk2'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.runs/impl_1/.Xil/Vivado-14688-agilehw-laptop/dcp/agileHWBlock.xdc]
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.runs/impl_1/.Xil/Vivado-14688-agilehw-laptop/dcp/agileHWBlock.xdc]
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.runs/impl_1/.Xil/Vivado-14688-agilehw-laptop/dcp_2/blk_mem_gen_0.xdc] for cell 's1/my_qpram/blk_mem'
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.runs/impl_1/.Xil/Vivado-14688-agilehw-laptop/dcp_2/blk_mem_gen_0.xdc] for cell 's1/my_qpram/blk_mem'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.runs/impl_1/.Xil/Vivado-14688-agilehw-laptop/dcp_3/clk_wiz_0.xdc] for cell 's1/my_qpram/clk2'
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.runs/impl_1/.Xil/Vivado-14688-agilehw-laptop/dcp_3/clk_wiz_0.xdc] for cell 's1/my_qpram/clk2'
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 847.859 ; gain = 387.902
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 849.859 ; gain = 2.000

Starting Logic Optimization Task
Logic Optimization | Checksum: 31c28a83
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 31c28a83

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 850.859 ; gain = 1.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 16 cells.
Phase 2 Constant Propagation | Checksum: 6e9ab318

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 850.859 ; gain = 1.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 726 unconnected nets.
INFO: [Opt 31-11] Eliminated 217 unconnected cells.
Phase 3 Sweep | Checksum: bc6995b9

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.83 . Memory (MB): peak = 850.859 ; gain = 1.000
Ending Logic Optimization Task | Checksum: bc6995b9

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.83 . Memory (MB): peak = 850.859 ; gain = 1.000
Implement Debug Cores | Checksum: 31c28a83

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: bc6995b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 850.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 852.863 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 852.863 ; gain = 0.000
Phase 1.1 Mandatory Logic Optimization | Checksum: 6fd3516e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 852.863 ; gain = 0.004

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 6fd3516e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 852.863 ; gain = 0.004

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 6fd3516e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 852.863 ; gain = 0.004

Phase 1.4 Build Macros
Phase 1.4 Build Macros | Checksum: 3ec20ade

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 852.863 ; gain = 0.004

Phase 1.5 Routing Based Site Exclusion
Phase 1.5 Routing Based Site Exclusion | Checksum: 3ec20ade

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 852.863 ; gain = 0.004

Phase 1.6 Implementation Feasibility check
Phase 1.6 Implementation Feasibility check | Checksum: 3ec20ade

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 852.863 ; gain = 0.004

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 3ec20ade

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 852.863 ; gain = 0.004

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3ec20ade

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.51 . Memory (MB): peak = 863.863 ; gain = 11.004

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design
Phase 1.9.1 Place Init Design | Checksum: 9a890d5e

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.54 . Memory (MB): peak = 864.863 ; gain = 12.004
Phase 1.9 Build Placer Netlist Model | Checksum: 9a890d5e

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.54 . Memory (MB): peak = 864.863 ; gain = 12.004

Phase 1.10 Constrain Clocks/Macros
Phase 1.10 Constrain Clocks/Macros | Checksum: 9a890d5e

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.54 . Memory (MB): peak = 864.863 ; gain = 12.004
Phase 1 Placer Initialization | Checksum: 9a890d5e

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.54 . Memory (MB): peak = 864.863 ; gain = 12.004

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 9a890d5e

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.55 . Memory (MB): peak = 864.863 ; gain = 12.004
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 671ed41a

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.55 . Memory (MB): peak = 864.863 ; gain = 12.004
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.33 secs 

report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 869.863 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.15 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 869.867 ; gain = 0.000
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 671ed41a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 988.000 ; gain = 116.137
Phase 1 Build RT Design | Checksum: 16491da99

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 988.000 ; gain = 116.137

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16491da99

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 988.004 ; gain = 116.141

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 16491da99

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 991.000 ; gain = 119.137

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 1452c036b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 994.000 ; gain = 122.137

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 1452c036b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 994.000 ; gain = 122.137

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1452c036b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 994.000 ; gain = 122.137
INFO: [Route 35-57] Estimated Timing Summary | WNS=inf    | TNS=0      | WHS=inf    | THS=0      |

Phase 2 Router Initialization | Checksum: 1452c036b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 995.000 ; gain = 123.137

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 1452c036b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
Phase 4.1.1 Remove Overlaps | Checksum: 1452c036b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137
INFO: [Route 35-57] Estimated Timing Summary | WNS=inf    | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137
Phase 4.1 Global Iteration 0 | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
Phase 4.2.1 Remove Overlaps | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137
INFO: [Route 35-57] Estimated Timing Summary | WNS=inf    | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137
Phase 4.2 Global Iteration 1 | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137

Phase 4.3 Global Iteration 2

Phase 4.3.1 Remove Overlaps
Phase 4.3.1 Remove Overlaps | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137

Phase 4.3.2 Update Timing
Phase 4.3.2 Update Timing | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137
INFO: [Route 35-57] Estimated Timing Summary | WNS=inf    | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.3.3 collectNewHoldAndFix
Phase 4.3.3 collectNewHoldAndFix | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137
Phase 4.3 Global Iteration 2 | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137

Phase 4.4 Global Iteration 3

Phase 4.4.1 Remove Overlaps
Phase 4.4.1 Remove Overlaps | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137

Phase 4.4.2 Update Timing
Phase 4.4.2 Update Timing | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137
INFO: [Route 35-57] Estimated Timing Summary | WNS=inf    | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.4.3 collectNewHoldAndFix
Phase 4.4.3 collectNewHoldAndFix | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137
Phase 4.4 Global Iteration 3 | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137

Phase 4.5 Global Iteration 4

Phase 4.5.1 Remove Overlaps
Phase 4.5.1 Remove Overlaps | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137

Phase 4.5.2 Update Timing
Phase 4.5.2 Update Timing | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137
INFO: [Route 35-57] Estimated Timing Summary | WNS=inf    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137
Phase 4 Rip-up And Reroute | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137
INFO: [Route 35-57] Estimated Timing Summary | WNS=inf    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137
INFO: [Route 35-57] Estimated Timing Summary | WNS=inf    | TNS=0      | WHS=inf    | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137
Phase 6 Post Hold Fix | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 995.000 ; gain = 123.137

Router Utilization Summary
  Global Vertical Wire Utilization    = 0 %
  Global Horizontal Wire Utilization  = 0 %
  Total Num Pips                      = 219
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 996.000 ; gain = 124.137

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 996.000 ; gain = 124.137

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=inf    | TNS=0.000  | WHS=inf    | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 996.000 ; gain = 124.137
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1452c036b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 996.000 ; gain = 124.137

Routing Is Done.

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 996.000 ; gain = 124.137
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 996.000 ; gain = 126.133
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/agilehw/agile-codev-platform/hw/Vivado/hwIPBlock/hwIPBlock.runs/impl_1/agileHWBlock_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1004.004 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 11 21:12:24 2015...
