
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.151673                       # Number of seconds simulated
sim_ticks                                151672603500                       # Number of ticks simulated
final_tick                               151672603500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31933                       # Simulator instruction rate (inst/s)
host_op_rate                                    50506                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19298685                       # Simulator tick rate (ticks/s)
host_mem_usage                                4760252                       # Number of bytes of host memory used
host_seconds                                  7859.22                       # Real time elapsed on the host
sim_insts                                   250968359                       # Number of instructions simulated
sim_ops                                     396935174                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          157248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        14742720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14899968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       157248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        157248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8026496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8026496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           230355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              232812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        125414                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             125414                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1036759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           97200942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              98237702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1036759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1036759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        52919880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             52919880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        52919880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1036759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          97200942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            151157582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      232812                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     125414                       # Number of write requests accepted
system.mem_ctrls.readBursts                    232812                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   125414                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               14895040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8024832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14899968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8026496                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     77                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9184                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  151672575500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                232812                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               125414                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  186124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   38271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       108001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.210183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.658947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.185578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        63079     58.41%     58.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17491     16.20%     74.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9186      8.51%     83.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3743      3.47%     86.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3046      2.82%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2024      1.87%     91.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1655      1.53%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1604      1.49%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6173      5.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       108001                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.475118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.675579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    372.734926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         7635     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7636                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.420639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.398564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.878239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6097     79.85%     79.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              177      2.32%     82.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1076     14.09%     96.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              265      3.47%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.24%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7636                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5711922000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10075703250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1163675000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24542.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43292.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        98.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        52.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     98.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   159448                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   90662                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.29                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     423399.13                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                379640940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                201757380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               750328320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              301126140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6636882720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3604866960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            229285440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     22979979780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7715854080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      17831360580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            60631648620                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            399.753464                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         143168560000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    280280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2811878000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  72680758500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  20093439500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5411833750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  50394413750                       # Time in different power states
system.mem_ctrls_1.actEnergy                391571880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                208106415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               911399580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              353399220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6837870000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3965635920                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            227014080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     23862639600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7769594880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      17120457420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            61648448205                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            406.457375                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         142383168750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    248050500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2896706000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  69819476500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  20234209250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6144459750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  52329701500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                96551525                       # Number of BP lookups
system.cpu.branchPred.condPredicted          96551525                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8091455                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             69536467                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6961712                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             144881                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        69536467                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           46081761                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         23454706                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2714942                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    61982918                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    27261067                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        227851                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        502466                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    75200777                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           626                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    151672603500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        303345208                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           78760081                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      600448468                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    96551525                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           53043473                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     216293077                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                16195334                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  420                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2539                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          122                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  75200318                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               2879794                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          303153918                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.149833                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.475063                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                145289344     47.93%     47.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 10570102      3.49%     51.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8712392      2.87%     54.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 14782657      4.88%     59.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  6199127      2.04%     61.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 14038050      4.63%     65.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 13099436      4.32%     70.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 14744584      4.86%     75.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 75718226     24.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            303153918                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.318289                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.979423                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 56943297                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             105670792                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 115341540                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              17100622                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8097667                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              896584692                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8097667                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 66902583                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                66712656                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8355                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 120804983                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              40627674                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              858113081                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                209489                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               24350521                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 999682                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               13068206                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              332                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          1216423230                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2034809193                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1271280350                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           5286420                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             575032704                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                641390526                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                715                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            728                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  70218855                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             70262192                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            37293859                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          11340786                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         11668567                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  786714458                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2020                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 658311081                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2906912                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       389781303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    502253298                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1669                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     303153918                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.171541                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.298906                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           121779724     40.17%     40.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            28559980      9.42%     49.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            30916832     10.20%     59.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            30444181     10.04%     69.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            32696745     10.79%     80.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            23532790      7.76%     88.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            22265542      7.34%     95.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             9124280      3.01%     98.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3833844      1.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       303153918                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6591242     98.66%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4684      0.07%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16142      0.24%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2863      0.04%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             53615      0.80%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            12187      0.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          12039815      1.83%      1.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             547978194     83.24%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                25440      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                424369      0.06%     85.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1484054      0.23%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  36      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 30      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  12      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             66815192     10.15%     95.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            28463165      4.32%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          748202      0.11%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         332572      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              658311081                       # Type of FU issued
system.cpu.iq.rate                           2.170171                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6680733                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010148                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1622672031                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1172828320                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    624122256                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             6691694                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            3677207                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      3114474                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              649583675                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 3368324                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 661217993                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads         10725228                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads      2988917                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     33722717                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       142789                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         9211                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     19238006                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1405                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         53781                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8097667                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                53498197                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               9849833                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           786716478                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            715293                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              70262192                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             37293859                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1072                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 145675                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               9486950                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           9211                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3580030                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      6474829                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             10054859                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             633038303                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              60173355                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          20483973                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     87426711                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 58971238                       # Number of branches executed
system.cpu.iew.exec_stores                   27253356                       # Number of stores executed
system.cpu.iew.exec_rate                     2.086858                       # Inst execution rate
system.cpu.iew.wb_sent                      630320801                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     627236730                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 480954609                       # num instructions producing a value
system.cpu.iew.wb_consumers                 777466796                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.067732                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.618618                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       389784269                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             351                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8091841                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations               5825                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts      1152133                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    249153822                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.593133                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.130519                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     97965864     39.32%     39.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     68136683     27.35%     66.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     29130080     11.69%     78.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     18736043      7.52%     85.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     10012535      4.02%     89.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6840905      2.75%     92.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2122619      0.85%     93.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2332921      0.94%     94.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     13876172      5.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    249153822                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            250968359                       # Number of instructions committed
system.cpu.commit.committedOps              396935174                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       54595328                       # Number of memory references committed
system.cpu.commit.loads                      36539475                       # Number of loads committed
system.cpu.commit.membars                         128                       # Number of memory barriers committed
system.cpu.commit.branches                   38946312                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    3080713                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 390132676                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3796569                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4618927      1.16%      1.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        335848630     84.61%     85.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           24949      0.01%     85.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           397848      0.10%     85.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1449464      0.37%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            16      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             12      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        35964095      9.06%     95.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17732582      4.47%     99.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       575380      0.14%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       323271      0.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         396935174                       # Class of committed instruction
system.cpu.commit.bw_lim_events              13876172                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1021997093                       # The number of ROB reads
system.cpu.rob.rob_writes                  1627828347                       # The number of ROB writes
system.cpu.timesIdled                            1729                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          191290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   250968359                       # Number of Instructions Simulated
system.cpu.committedOps                     396935174                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.208699                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.208699                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.827336                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.827336                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                854904206                       # number of integer regfile reads
system.cpu.int_regfile_writes               530994661                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   5068840                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2809021                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 296691370                       # number of cc regfile reads
system.cpu.cc_regfile_writes                326650768                       # number of cc regfile writes
system.cpu.misc_regfile_reads               219411456                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    208                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1107276                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1019.921924                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            70117620                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1107276                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.324429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1019.921924                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996018                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996018                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          925                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         145442110                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        145442110                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     52521174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        52521174                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     17636607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17636607                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      70157781                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         70157781                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     70157781                       # number of overall hits
system.cpu.dcache.overall_hits::total        70157781                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1582797                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1582797                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       426327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       426327                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2009124                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2009124                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2009124                       # number of overall misses
system.cpu.dcache.overall_misses::total       2009124                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  64361350000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  64361350000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  14728878391                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14728878391                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  79090228391                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  79090228391                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  79090228391                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  79090228391                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     54103971                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     54103971                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     18062934                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18062934                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     72166905                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     72166905                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     72166905                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     72166905                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.029255                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029255                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023602                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023602                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.027840                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027840                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.027840                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027840                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40663.047757                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40663.047757                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34548.312425                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34548.312425                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 39365.528654                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39365.528654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 39365.528654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39365.528654                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       526552                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        41022                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7348                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             339                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.659227                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   121.008850                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       964807                       # number of writebacks
system.cpu.dcache.writebacks::total            964807                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       900797                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       900797                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       900824                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       900824                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       900824                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       900824                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       682000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       682000                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       426300                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       426300                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1108300                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1108300                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1108300                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1108300                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  18408426000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18408426000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  14300978391                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14300978391                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  32709404391                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32709404391                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  32709404391                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32709404391                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012605                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012605                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023601                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023601                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015357                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015357                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015357                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015357                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26991.826979                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26991.826979                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33546.747340                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33546.747340                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29513.132176                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29513.132176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29513.132176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29513.132176                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3649                       # number of replacements
system.cpu.icache.tags.tagsinuse           503.971292                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            65765038                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3649                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18022.756372                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   503.971292                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.984319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         150404797                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        150404797                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     75195190                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        75195190                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      75195190                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         75195190                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     75195190                       # number of overall hits
system.cpu.icache.overall_hits::total        75195190                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5128                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5128                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5128                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5128                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5128                       # number of overall misses
system.cpu.icache.overall_misses::total          5128                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    334714499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    334714499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    334714499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    334714499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    334714499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    334714499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     75200318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     75200318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     75200318                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     75200318                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     75200318                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     75200318                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65271.938183                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65271.938183                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 65271.938183                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65271.938183                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 65271.938183                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65271.938183                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1801                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                41                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.926829                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3649                       # number of writebacks
system.cpu.icache.writebacks::total              3649                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          966                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          966                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          966                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          966                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          966                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          966                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4162                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4162                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4162                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4162                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4162                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4162                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    276922499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    276922499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    276922499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    276922499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    276922499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    276922499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66535.919990                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66535.919990                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66535.919990                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66535.919990                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66535.919990                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66535.919990                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    201125                       # number of replacements
system.l2.tags.tagsinuse                 23609.596961                       # Cycle average of tags in use
system.l2.tags.total_refs                     1719868                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201125                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.551239                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       50.415910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        835.464626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      22723.716425                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.025496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.693473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.720508                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32502                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18020797                       # Number of tag accesses
system.l2.tags.data_accesses                 18020797                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       964807                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           964807                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3646                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3646                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             319004                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                319004                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1704                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1704                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         558941                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            558941                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1704                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                877945                       # number of demand (read+write) hits
system.l2.demand_hits::total                   879649                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1704                       # number of overall hits
system.l2.overall_hits::cpu.data               877945                       # number of overall hits
system.l2.overall_hits::total                  879649                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           107298                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              107298                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2458                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2458                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       123057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          123057                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2458                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              230355                       # number of demand (read+write) misses
system.l2.demand_misses::total                 232813                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2458                       # number of overall misses
system.l2.overall_misses::cpu.data             230355                       # number of overall misses
system.l2.overall_misses::total                232813                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10258226000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10258226000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    252606500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    252606500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  11473355000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11473355000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     252606500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   21731581000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21984187500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    252606500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  21731581000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21984187500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       964807                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       964807                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3646                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3646                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         426302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            426302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4162                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4162                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       681998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        681998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4162                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1108300                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1112462                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4162                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1108300                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1112462                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.251695                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.251695                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.590581                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.590581                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.180436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.180436                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.590581                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.207845                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.209277                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.590581                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.207845                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.209277                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 95605.006617                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95605.006617                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 102769.121237                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102769.121237                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93236.101969                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93236.101969                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 102769.121237                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 94339.523779                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94428.522033                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 102769.121237                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 94339.523779                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94428.522033                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               125414                       # number of writebacks
system.l2.writebacks::total                    125414                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       107298                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         107298                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2458                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2458                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       123057                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       123057                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         230355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            232813                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        230355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           232813                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9185246000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9185246000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    228036500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    228036500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  10242785000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10242785000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    228036500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  19428031000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19656067500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    228036500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  19428031000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19656067500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.251695                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.251695                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.590581                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.590581                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.180436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.180436                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.590581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.207845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.209277                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.590581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.207845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.209277                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85605.006617                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85605.006617                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 92773.189585                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92773.189585                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83236.101969                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83236.101969                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 92773.189585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 84339.523779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84428.564986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 92773.189585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 84339.523779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84428.564986                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        432691                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       199879                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             125514                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       125414                       # Transaction distribution
system.membus.trans_dist::CleanEvict            74465                       # Transaction distribution
system.membus.trans_dist::ReadExReq            107298                       # Transaction distribution
system.membus.trans_dist::ReadExResp           107298                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        125514                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       665503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       665503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 665503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22926464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22926464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22926464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            232812                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  232812    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              232812                       # Request fanout histogram
system.membus.reqLayer2.occupancy           987506000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1243913250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2223387                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1110925                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1249                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1249                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 151672603500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            686159                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1090221                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3649                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          218180                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           426302                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          426302                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4162                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       681998                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3323876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3335848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       499840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    132678848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              133178688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          201125                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8026496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1313587                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000969                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031115                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1312314     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1273      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1313587                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2080149500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6247488                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1662450000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
