Analysis & Synthesis report for musa
Thu Dec 18 17:40:22 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST
 10. State Machine - |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_tth1:auto_generated
 17. Source assignments for instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated
 18. Parameter Settings for User Entity Instance: Top-level Entity: |musa
 19. Parameter Settings for User Entity Instance: control_unit_microprogramed:cum01
 20. Parameter Settings for User Entity Instance: data_memory:data_memory01|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: instruction_memory:instruction_memory01|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: stack:stack01
 23. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0
 24. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0
 25. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0
 26. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u0
 27. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1
 28. Parameter Settings for Inferred Entity Instance: alu:alu01|lpm_mult:Mult0
 29. Parameter Settings for Inferred Entity Instance: alu:alu01|lpm_divide:Div0
 30. altsyncram Parameter Settings by Entity Instance
 31. lpm_mult Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1"
 33. Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0"
 34. Port Connectivity Checks: "instruction_memory:instruction_memory01"
 35. Port Connectivity Checks: "alu:alu01"
 36. Port Connectivity Checks: "control_unit_microprogramed:cum01"
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 18 17:40:21 2014   ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                      ; musa                                    ;
; Top-level Entity Name              ; musa                                    ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 5,022                                   ;
;     Total combinational functions  ; 5,021                                   ;
;     Dedicated logic registers      ; 63                                      ;
; Total registers                    ; 63                                      ;
; Total pins                         ; 18                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 40,960                                  ;
; Embedded Multiplier 9-bit elements ; 6                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                          ; musa               ; musa               ;
; Family name                                                    ; Cyclone II         ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                  ; Full               ;                    ;
; Resynthesis Optimization Effort                                ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                       ; Normal             ;                    ;
; Use Generated Physical Constraints File                        ; On                 ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; On                 ; On                 ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                       ;
+-------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                      ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                    ;
+-------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+
; instruction_memory.mif                                ; yes             ; User Memory Initialization File  ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/instruction_memory.mif                                ;
; data_memory.mif                                       ; yes             ; User Memory Initialization File  ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/data_memory.mif                                       ;
; data_memory.v                                         ; yes             ; User Wizard-Generated File       ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/data_memory.v                                         ;
; instruction_memory.v                                  ; yes             ; User Wizard-Generated File       ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/instruction_memory.v                                  ;
; ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v    ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v    ;
; ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v  ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v  ;
; ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v ;
; ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v        ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v        ;
; mux32.v                                               ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux32.v                                               ;
; mux6.v                                                ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux6.v                                                ;
; mux18.v                                               ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux18.v                                               ;
; mux3_18.v                                             ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v                                             ;
; somador.v                                             ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/somador.v                                             ;
; control_unit_microprogramed.v                         ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/control_unit_microprogramed.v                         ;
; musa.v                                                ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v                                                ;
; stack.v                                               ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v                                               ;
; alu.v                                                 ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v                                                 ;
; registers_bank.v                                      ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v                                      ;
; mux_5.v                                               ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux_5.v                                               ;
; somador_jpc.v                                         ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/somador_jpc.v                                         ;
; mux_lcd.v                                             ; yes             ; User Verilog HDL File            ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux_lcd.v                                             ;
; altsyncram.tdf                                        ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;
; stratix_ram_block.inc                                 ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;
; lpm_mux.inc                                           ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;
; lpm_decode.inc                                        ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;
; aglobal90.inc                                         ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc                                                      ;
; a_rdenreg.inc                                         ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;
; altrom.inc                                            ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/altrom.inc                                                         ;
; altram.inc                                            ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/altram.inc                                                         ;
; altdpram.inc                                          ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/altdpram.inc                                                       ;
; altqpram.inc                                          ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/altqpram.inc                                                       ;
; db/altsyncram_tth1.tdf                                ; yes             ; Auto-Generated Megafunction      ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_tth1.tdf                                ;
; db/altsyncram_8ha1.tdf                                ; yes             ; Auto-Generated Megafunction      ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf                                ;
; sign_extend.v                                         ; yes             ; Auto-Found Verilog HDL File      ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/sign_extend.v                                         ;
; program_counter.v                                     ; yes             ; Auto-Found Verilog HDL File      ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v                                     ;
; lpm_mult.tdf                                          ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf                                                       ;
; lpm_add_sub.inc                                       ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;
; multcore.inc                                          ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/multcore.inc                                                       ;
; bypassff.inc                                          ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/bypassff.inc                                                       ;
; altshift.inc                                          ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/altshift.inc                                                       ;
; db/mult_6o01.tdf                                      ; yes             ; Auto-Generated Megafunction      ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/mult_6o01.tdf                                      ;
; lpm_divide.tdf                                        ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/lpm_divide.tdf                                                     ;
; abs_divider.inc                                       ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/abs_divider.inc                                                    ;
; sign_div_unsign.inc                                   ; yes             ; Megafunction                     ; c:/altera/90/quartus/libraries/megafunctions/sign_div_unsign.inc                                                ;
; db/lpm_divide_nto.tdf                                 ; yes             ; Auto-Generated Megafunction      ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/lpm_divide_nto.tdf                                 ;
; db/abs_divider_4dg.tdf                                ; yes             ; Auto-Generated Megafunction      ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/abs_divider_4dg.tdf                                ;
; db/alt_u_div_k5f.tdf                                  ; yes             ; Auto-Generated Megafunction      ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/alt_u_div_k5f.tdf                                  ;
; db/add_sub_lkc.tdf                                    ; yes             ; Auto-Generated Megafunction      ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/add_sub_lkc.tdf                                    ;
; db/add_sub_mkc.tdf                                    ; yes             ; Auto-Generated Megafunction      ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/add_sub_mkc.tdf                                    ;
; db/lpm_abs_0s9.tdf                                    ; yes             ; Auto-Generated Megafunction      ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/lpm_abs_0s9.tdf                                    ;
+-------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,022                                                                                                          ;
;                                             ;                                                                                                                ;
; Total combinational functions               ; 5021                                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                                ;
;     -- 4 input functions                    ; 2491                                                                                                           ;
;     -- 3 input functions                    ; 2400                                                                                                           ;
;     -- <=2 input functions                  ; 130                                                                                                            ;
;                                             ;                                                                                                                ;
; Logic elements by mode                      ;                                                                                                                ;
;     -- normal mode                          ; 4271                                                                                                           ;
;     -- arithmetic mode                      ; 750                                                                                                            ;
;                                             ;                                                                                                                ;
; Total registers                             ; 63                                                                                                             ;
;     -- Dedicated logic registers            ; 63                                                                                                             ;
;     -- I/O registers                        ; 0                                                                                                              ;
;                                             ;                                                                                                                ;
; I/O pins                                    ; 18                                                                                                             ;
; Total memory bits                           ; 40960                                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                                              ;
; Maximum fan-out node                        ; instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[16] ;
; Maximum fan-out                             ; 241                                                                                                            ;
; Total fan-out                               ; 18422                                                                                                          ;
; Average fan-out                             ; 3.56                                                                                                           ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                               ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |musa                                        ; 5021 (66)         ; 63 (0)       ; 40960       ; 6            ; 0       ; 3         ; 18   ; 0            ; |musa                                                                                                                             ; work         ;
;    |alu:alu01|                               ; 1556 (339)        ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |musa|alu:alu01                                                                                                                   ; work         ;
;       |lpm_divide:Div0|                      ; 1189 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|alu:alu01|lpm_divide:Div0                                                                                                   ; work         ;
;          |lpm_divide_nto:auto_generated|     ; 1189 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|alu:alu01|lpm_divide:Div0|lpm_divide_nto:auto_generated                                                                     ; work         ;
;             |abs_divider_4dg:divider|        ; 1189 (33)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|alu:alu01|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider                                             ; work         ;
;                |alt_u_div_k5f:divider|       ; 1092 (1089)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|alu:alu01|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider                       ; work         ;
;                   |add_sub_lkc:add_sub_0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|alu:alu01|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_lkc:add_sub_0 ; work         ;
;                   |add_sub_mkc:add_sub_1|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|alu:alu01|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1 ; work         ;
;                |lpm_abs_0s9:my_abs_den|      ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|alu:alu01|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den                      ; work         ;
;                |lpm_abs_0s9:my_abs_num|      ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|alu:alu01|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num                      ; work         ;
;       |lpm_mult:Mult0|                       ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |musa|alu:alu01|lpm_mult:Mult0                                                                                                    ; work         ;
;          |mult_6o01:auto_generated|          ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |musa|alu:alu01|lpm_mult:Mult0|mult_6o01:auto_generated                                                                           ; work         ;
;    |control_unit_microprogramed:cum01|       ; 40 (40)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|control_unit_microprogramed:cum01                                                                                           ; work         ;
;    |data_memory:data_memory01|               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|data_memory:data_memory01                                                                                                   ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|data_memory:data_memory01|altsyncram:altsyncram_component                                                                   ; work         ;
;          |altsyncram_tth1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_tth1:auto_generated                                    ; work         ;
;    |instruction_memory:instruction_memory01| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|instruction_memory:instruction_memory01                                                                                     ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component                                                     ; work         ;
;          |altsyncram_8ha1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated                      ; work         ;
;    |lcd_mem_read:lcd_mem_read_u0|            ; 183 (8)           ; 59 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|lcd_mem_read:lcd_mem_read_u0                                                                                                ; work         ;
;       |LCD_Read_FSM:LCD_Read_FSM_u0|         ; 147 (128)         ; 51 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0                                                                   ; work         ;
;          |LCD_Controller:u0|                 ; 19 (19)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0                                                 ; work         ;
;       |bin_to_asc_hex:bin_to_asc_hex_u0|     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u0                                                               ; work         ;
;       |bin_to_asc_hex:bin_to_asc_hex_u1|     ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1                                                               ; work         ;
;    |mux32:mux_alu|                           ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|mux32:mux_alu                                                                                                               ; work         ;
;    |mux32:mux_data|                          ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|mux32:mux_data                                                                                                              ; work         ;
;    |mux3_18:branch_mux|                      ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|mux3_18:branch_mux                                                                                                          ; work         ;
;    |mux6:alu_control|                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|mux6:alu_control                                                                                                            ; work         ;
;    |mux_5:registers_bank_mux|                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|mux_5:registers_bank_mux                                                                                                    ; work         ;
;    |mux_lcd:comb_120|                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|mux_lcd:comb_120                                                                                                            ; work         ;
;    |program_counter:pc01|                    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|program_counter:pc01                                                                                                        ; work         ;
;    |registers_bank:rb01|                     ; 2449 (2449)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|registers_bank:rb01                                                                                                         ; work         ;
;    |somador_jpc:s_jpc01|                     ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|somador_jpc:s_jpc01                                                                                                         ; work         ;
;    |stack:stack01|                           ; 567 (567)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|stack:stack01                                                                                                               ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------+
; Name                                                                                                              ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                    ;
+-------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------+
; data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_tth1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192  ; data_memory.mif        ;
; instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 1024         ; 32           ; --           ; --           ; 32768 ; instruction_memory.mif ;
+-------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST ;
+----------------+----------------+----------------+----------------+---------------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000      ;
+----------------+----------------+----------------+----------------+---------------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0                   ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1                   ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1                   ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1                   ;
+----------------+----------------+----------------+----------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+----------------------------------------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                                                                ;
+-------+-------+-------+-------+----------------------------------------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                                                    ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                                                    ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                                                    ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                                                    ;
+-------+-------+-------+-------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                         ;
+-------------------------------------------------------+--------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                        ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------+------------------------+
; registers_bank:rb01|data_2[12]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; alu:alu01|result[0]                                   ; alu:alu01|WideOr0                          ; yes                    ;
; alu:alu01|result[1]                                   ; alu:alu01|WideOr0                          ; yes                    ;
; alu:alu01|result[2]                                   ; alu:alu01|WideOr0                          ; yes                    ;
; alu:alu01|result[3]                                   ; alu:alu01|WideOr0                          ; yes                    ;
; alu:alu01|result[4]                                   ; alu:alu01|WideOr0                          ; yes                    ;
; alu:alu01|result[5]                                   ; alu:alu01|WideOr0                          ; yes                    ;
; alu:alu01|result[6]                                   ; alu:alu01|WideOr0                          ; yes                    ;
; alu:alu01|result[7]                                   ; alu:alu01|WideOr0                          ; yes                    ;
; registers_bank:rb01|data_2[13]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[14]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[15]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[16]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[17]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[18]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[19]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[4]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[5]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[6]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[7]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[0]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[1]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[2]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[3]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[8]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[9]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[10]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[11]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; program_counter:pc01|read_adress_out[0]               ; control_unit_microprogramed:cum01|write_pc ; yes                    ;
; program_counter:pc01|read_adress_out[1]               ; control_unit_microprogramed:cum01|write_pc ; yes                    ;
; program_counter:pc01|read_adress_out[2]               ; control_unit_microprogramed:cum01|write_pc ; yes                    ;
; program_counter:pc01|read_adress_out[3]               ; control_unit_microprogramed:cum01|write_pc ; yes                    ;
; program_counter:pc01|read_adress_out[4]               ; control_unit_microprogramed:cum01|write_pc ; yes                    ;
; program_counter:pc01|read_adress_out[5]               ; control_unit_microprogramed:cum01|write_pc ; yes                    ;
; program_counter:pc01|read_adress_out[6]               ; control_unit_microprogramed:cum01|write_pc ; yes                    ;
; program_counter:pc01|read_adress_out[7]               ; control_unit_microprogramed:cum01|write_pc ; yes                    ;
; program_counter:pc01|read_adress_out[8]               ; control_unit_microprogramed:cum01|write_pc ; yes                    ;
; program_counter:pc01|read_adress_out[9]               ; control_unit_microprogramed:cum01|write_pc ; yes                    ;
; registers_bank:rb01|registers~332                     ; rtl~0                                      ; yes                    ;
; registers_bank:rb01|registers~204                     ; rtl~1                                      ; yes                    ;
; registers_bank:rb01|registers~76                      ; rtl~2                                      ; yes                    ;
; registers_bank:rb01|registers~460                     ; rtl~3                                      ; yes                    ;
; registers_bank:rb01|registers~172                     ; rtl~4                                      ; yes                    ;
; registers_bank:rb01|registers~300                     ; rtl~5                                      ; yes                    ;
; registers_bank:rb01|registers~44                      ; rtl~6                                      ; yes                    ;
; registers_bank:rb01|registers~428                     ; rtl~7                                      ; yes                    ;
; registers_bank:rb01|registers~268                     ; rtl~8                                      ; yes                    ;
; registers_bank:rb01|registers~140                     ; rtl~9                                      ; yes                    ;
; registers_bank:rb01|registers~12                      ; rtl~10                                     ; yes                    ;
; registers_bank:rb01|registers~396                     ; rtl~11                                     ; yes                    ;
; registers_bank:rb01|registers~236                     ; rtl~12                                     ; yes                    ;
; registers_bank:rb01|registers~364                     ; rtl~13                                     ; yes                    ;
; registers_bank:rb01|registers~108                     ; rtl~14                                     ; yes                    ;
; registers_bank:rb01|registers~492                     ; rtl~15                                     ; yes                    ;
; registers_bank:rb01|registers~812                     ; rtl~16                                     ; yes                    ;
; registers_bank:rb01|registers~844                     ; rtl~17                                     ; yes                    ;
; registers_bank:rb01|registers~780                     ; rtl~18                                     ; yes                    ;
; registers_bank:rb01|registers~876                     ; rtl~19                                     ; yes                    ;
; registers_bank:rb01|registers~716                     ; rtl~20                                     ; yes                    ;
; registers_bank:rb01|registers~684                     ; rtl~21                                     ; yes                    ;
; registers_bank:rb01|registers~652                     ; rtl~22                                     ; yes                    ;
; registers_bank:rb01|registers~748                     ; rtl~23                                     ; yes                    ;
; registers_bank:rb01|registers~556                     ; rtl~24                                     ; yes                    ;
; registers_bank:rb01|registers~588                     ; rtl~25                                     ; yes                    ;
; registers_bank:rb01|registers~524                     ; rtl~26                                     ; yes                    ;
; registers_bank:rb01|registers~620                     ; rtl~27                                     ; yes                    ;
; registers_bank:rb01|registers~972                     ; rtl~28                                     ; yes                    ;
; registers_bank:rb01|registers~940                     ; rtl~29                                     ; yes                    ;
; registers_bank:rb01|registers~908                     ; rtl~30                                     ; yes                    ;
; registers_bank:rb01|registers~1004                    ; rtl~31                                     ; yes                    ;
; registers_bank:rb01|data_1[31]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[31]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[0]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[30]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[29]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[28]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[27]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[26]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[25]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[24]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[23]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[22]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[21]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[20]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[19]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[18]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[17]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[16]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[15]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[14]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[13]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[12]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[11]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[10]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[9]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[8]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[7]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[6]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[5]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[4]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; Number of user-specified and inferred latches = 1476  ;                                            ;                        ;
+-------------------------------------------------------+--------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+-----------------------------------------------------------------------------------+--------------------+
; Register name                                                                     ; Reason for Removal ;
+-----------------------------------------------------------------------------------+--------------------+
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~31              ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~32              ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~33              ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~34              ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~35              ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~36              ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST~29 ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST~30 ; Lost fanout        ;
; Total Number of Removed Registers = 8                                             ;                    ;
+-----------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 63    ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 45    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; lcd_mem_read:lcd_mem_read_u0|addr_counter[1] ; 7       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[2] ; 7       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[3] ; 7       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[4] ; 5       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[5] ; 6       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[6] ; 6       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[7] ; 8       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[0] ; 6       ;
; control_unit_microprogramed:cum01|count[0]   ; 4       ;
; Total number of inverted registers = 9       ;         ;
+----------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|mStart ;
; 64:1               ; 5 bits    ; 210 LEs       ; 120 LEs              ; 90 LEs                 ; Yes        ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_DATA[6]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|Mux3                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |musa|somador_jpc:s_jpc01|Add0                                                           ;
; 16:1               ; 18 bits   ; 180 LEs       ; 36 LEs               ; 144 LEs                ; No         ; |musa|mux3_18:branch_mux|out[13]~74                                                      ;
; 8:1                ; 31 bits   ; 155 LEs       ; 124 LEs              ; 31 LEs                 ; No         ; |musa|alu:alu01|Selector62                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~10               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_tth1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |musa ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; ADDR_WIDTH     ; 8     ; Signed Integer                              ;
; DATA_WIDTH     ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit_microprogramed:cum01 ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; ifh            ; 000    ; Unsigned Binary                                      ;
; id             ; 001    ; Unsigned Binary                                      ;
; ex             ; 010    ; Unsigned Binary                                      ;
; mem            ; 011    ; Unsigned Binary                                      ;
; wb             ; 100    ; Unsigned Binary                                      ;
; r_type         ; 000000 ; Unsigned Binary                                      ;
; add            ; 100000 ; Unsigned Binary                                      ;
; sub            ; 100010 ; Unsigned Binary                                      ;
; mul            ; 011000 ; Unsigned Binary                                      ;
; div            ; 011010 ; Unsigned Binary                                      ;
; f_and          ; 100100 ; Unsigned Binary                                      ;
; f_or           ; 100101 ; Unsigned Binary                                      ;
; f_not          ; 100111 ; Unsigned Binary                                      ;
; cmp            ; 011011 ; Unsigned Binary                                      ;
; addi           ; 001000 ; Unsigned Binary                                      ;
; andi           ; 001100 ; Unsigned Binary                                      ;
; ori            ; 001101 ; Unsigned Binary                                      ;
; subi           ; 001110 ; Unsigned Binary                                      ;
; lw             ; 100011 ; Unsigned Binary                                      ;
; sw             ; 101011 ; Unsigned Binary                                      ;
; jr             ; 011000 ; Unsigned Binary                                      ;
; jpc            ; 001001 ; Unsigned Binary                                      ;
; brfl           ; 010001 ; Unsigned Binary                                      ;
; halt           ; 000010 ; Unsigned Binary                                      ;
; nop            ; 000001 ; Unsigned Binary                                      ;
; call           ; 000011 ; Unsigned Binary                                      ;
; ret            ; 000111 ; Unsigned Binary                                      ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:data_memory01|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; data_memory.mif      ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_tth1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_memory:instruction_memory01|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                   ;
+------------------------------------+------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                ;
; WIDTH_A                            ; 32                     ; Signed Integer                                         ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                                         ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                ;
; WIDTH_B                            ; 1                      ; Untyped                                                ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                ;
; INIT_FILE                          ; instruction_memory.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II             ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_8ha1        ; Untyped                                                ;
+------------------------------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stack:stack01 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 18    ; Signed Integer                    ;
; DEPTH          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; ADDR_WIDTH     ; 8     ; Signed Integer                                   ;
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; ADDR_DIGITS    ; 2     ; Signed Integer                                                                ;
; LCD_INTIAL     ; 0     ; Signed Integer                                                                ;
; LCD_LINE1      ; 5     ; Signed Integer                                                                ;
; LCD_CH_LINE    ; 21    ; Signed Integer                                                                ;
; LCD_LINE2      ; 22    ; Signed Integer                                                                ;
; LUT_SIZE       ; 38    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                    ;
; WIDTH          ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                    ;
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu01|lpm_mult:Mult0         ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 32         ; Untyped             ;
; LPM_WIDTHP                                     ; 64         ; Untyped             ;
; LPM_WIDTHR                                     ; 64         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_6o01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu01|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 32             ; Untyped                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_nto ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                       ;
; Entity Instance                           ; data_memory:data_memory01|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                  ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; instruction_memory:instruction_memory01|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 32                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                  ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 1                        ;
; Entity Instance                       ; alu:alu01|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                       ;
;     -- LPM_WIDTHB                     ; 32                       ;
;     -- LPM_WIDTHP                     ; 64                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1"                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (40 bits) it drives; bit(s) "out[63..40]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0"                                                                                                        ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                   ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; iADDR_COUNTER ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "iADDR_COUNTER[23..16]" will be connected to GND. ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_memory:instruction_memory01"                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (10 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu01"                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; flags_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; flags_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit_microprogramed:cum01"                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; read_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rtrn      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Thu Dec 18 17:39:42 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa
Info: Found 1 design units, including 1 entities, in source file data_memory.v
    Info: Found entity 1: data_memory
Info: Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info: Found entity 1: instruction_memory
Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/Reset_Delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v
    Info: Found entity 1: LCD_Read_FSM
Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v
    Info: Found entity 1: LCD_Controller
Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v
    Info: Found entity 1: sp_ram_with_init
Info: Found 2 design units, including 2 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v
    Info: Found entity 1: bin_to_asc_hex
    Info: Found entity 2: bin_to_asc_hex_tb
Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v
    Info: Found entity 1: lcd_mem_read
Info: Found 1 design units, including 1 entities, in source file mux35.v
    Info: Found entity 1: mux35
Info: Found 1 design units, including 1 entities, in source file mux32.v
    Info: Found entity 1: mux32
Info: Found 1 design units, including 1 entities, in source file mux6.v
    Info: Found entity 1: mux6
Info: Found 1 design units, including 1 entities, in source file mux18.v
    Info: Found entity 1: mux18
Info: Found 1 design units, including 1 entities, in source file mux3_18.v
    Info: Found entity 1: mux3_18
Info: Found 1 design units, including 1 entities, in source file somador.v
    Info: Found entity 1: somador
Info: Found 1 design units, including 1 entities, in source file control_unit_microprogramed.v
    Info: Found entity 1: control_unit_microprogramed
Info: Found 1 design units, including 1 entities, in source file musa.v
    Info: Found entity 1: musa
Info: Found 1 design units, including 1 entities, in source file stack.v
    Info: Found entity 1: stack
Info: Found 1 design units, including 1 entities, in source file alu.v
    Info: Found entity 1: alu
Info: Found 1 design units, including 1 entities, in source file registers_bank.v
    Info: Found entity 1: registers_bank
Info: Found 1 design units, including 1 entities, in source file mux_5.v
    Info: Found entity 1: mux_5
Info: Found 1 design units, including 1 entities, in source file somador_jpc.v
    Info: Found entity 1: somador_jpc
Info: Found 1 design units, including 1 entities, in source file mux_lcd.v
    Info: Found entity 1: mux_lcd
Critical Warning (10846): Verilog HDL Instantiation warning at musa.v(295): instance has no name
Info: Elaborating entity "musa" for the top level hierarchy
Warning (10858): Verilog HDL warning at musa.v(51): object flag_reg used but never assigned
Warning (10030): Net "flag_reg[2]" at musa.v(51) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "flag_reg[1]" at musa.v(51) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "flag_reg[0]" at musa.v(51) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "control_unit_microprogramed" for hierarchy "control_unit_microprogramed:cum01"
Warning (10240): Verilog HDL Always Construct warning at control_unit_microprogramed.v(26): inferring latch(es) for variable "brfl_control", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "brfl_control" at control_unit_microprogramed.v(26)
Info: Elaborating entity "alu" for hierarchy "alu:alu01"
Warning (10270): Verilog HDL Case Statement warning at alu.v(36): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable "flags_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "result[0]" at alu.v(36)
Info (10041): Inferred latch for "result[1]" at alu.v(36)
Info (10041): Inferred latch for "result[2]" at alu.v(36)
Info (10041): Inferred latch for "result[3]" at alu.v(36)
Info (10041): Inferred latch for "result[4]" at alu.v(36)
Info (10041): Inferred latch for "result[5]" at alu.v(36)
Info (10041): Inferred latch for "result[6]" at alu.v(36)
Info (10041): Inferred latch for "result[7]" at alu.v(36)
Info (10041): Inferred latch for "result[8]" at alu.v(36)
Info (10041): Inferred latch for "result[9]" at alu.v(36)
Info (10041): Inferred latch for "result[10]" at alu.v(36)
Info (10041): Inferred latch for "result[11]" at alu.v(36)
Info (10041): Inferred latch for "result[12]" at alu.v(36)
Info (10041): Inferred latch for "result[13]" at alu.v(36)
Info (10041): Inferred latch for "result[14]" at alu.v(36)
Info (10041): Inferred latch for "result[15]" at alu.v(36)
Info (10041): Inferred latch for "result[16]" at alu.v(36)
Info (10041): Inferred latch for "result[17]" at alu.v(36)
Info (10041): Inferred latch for "result[18]" at alu.v(36)
Info (10041): Inferred latch for "result[19]" at alu.v(36)
Info (10041): Inferred latch for "result[20]" at alu.v(36)
Info (10041): Inferred latch for "result[21]" at alu.v(36)
Info (10041): Inferred latch for "result[22]" at alu.v(36)
Info (10041): Inferred latch for "result[23]" at alu.v(36)
Info (10041): Inferred latch for "result[24]" at alu.v(36)
Info (10041): Inferred latch for "result[25]" at alu.v(36)
Info (10041): Inferred latch for "result[26]" at alu.v(36)
Info (10041): Inferred latch for "result[27]" at alu.v(36)
Info (10041): Inferred latch for "result[28]" at alu.v(36)
Info (10041): Inferred latch for "result[29]" at alu.v(36)
Info (10041): Inferred latch for "result[30]" at alu.v(36)
Info (10041): Inferred latch for "result[31]" at alu.v(36)
Info (10041): Inferred latch for "flags_out[0]" at alu.v(60)
Info (10041): Inferred latch for "flags_out[1]" at alu.v(60)
Info (10041): Inferred latch for "flags_out[2]" at alu.v(60)
Info: Elaborating entity "data_memory" for hierarchy "data_memory:data_memory01"
Info: Elaborating entity "altsyncram" for hierarchy "data_memory:data_memory01|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "data_memory:data_memory01|altsyncram:altsyncram_component"
Info: Instantiated megafunction "data_memory:data_memory01|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "data_memory.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tth1.tdf
    Info: Found entity 1: altsyncram_tth1
Info: Elaborating entity "altsyncram_tth1" for hierarchy "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_tth1:auto_generated"
Info: Elaborating entity "instruction_memory" for hierarchy "instruction_memory:instruction_memory01"
Info: Elaborating entity "altsyncram" for hierarchy "instruction_memory:instruction_memory01|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "instruction_memory:instruction_memory01|altsyncram:altsyncram_component"
Info: Instantiated megafunction "instruction_memory:instruction_memory01|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "instruction_memory.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8ha1.tdf
    Info: Found entity 1: altsyncram_8ha1
Info: Elaborating entity "altsyncram_8ha1" for hierarchy "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated"
Info: Elaborating entity "registers_bank" for hierarchy "registers_bank:rb01"
Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(22): variable "write_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(22): variable "RD" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(25): variable "RS" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(26): variable "RT" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at registers_bank.v(19): inferring latch(es) for variable "data_1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at registers_bank.v(19): inferring latch(es) for variable "data_2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "data_2[0]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[1]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[2]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[3]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[4]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[5]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[6]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[7]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[8]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[9]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[10]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[11]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[12]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[13]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[14]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[15]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[16]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[17]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[18]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[19]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[20]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[21]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[22]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[23]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[24]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[25]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[26]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[27]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[28]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[29]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[30]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[31]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[0]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[1]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[2]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[3]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[4]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[5]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[6]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[7]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[8]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[9]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[10]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[11]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[12]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[13]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[14]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[15]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[16]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[17]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[18]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[19]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[20]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[21]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[22]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[23]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[24]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[25]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[26]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[27]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[28]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[29]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[30]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[31]" at registers_bank.v(24)
Warning: Using design file sign_extend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sign_extend
Info: Elaborating entity "sign_extend" for hierarchy "sign_extend:sign_extend01"
Warning: Using design file program_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: program_counter
Info: Elaborating entity "program_counter" for hierarchy "program_counter:pc01"
Warning (10240): Verilog HDL Always Construct warning at program_counter.v(12): inferring latch(es) for variable "read_adress_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "read_adress_out[0]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[1]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[2]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[3]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[4]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[5]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[6]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[7]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[8]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[9]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[10]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[11]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[12]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[13]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[14]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[15]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[16]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[17]" at program_counter.v(12)
Info: Elaborating entity "stack" for hierarchy "stack:stack01"
Warning (10235): Verilog HDL Always Construct warning at stack.v(40): variable "read_PC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at stack.v(40): variable "ptr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at stack.v(41): variable "ptr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at stack.v(47): variable "ptr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at stack.v(48): variable "ptr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at stack.v(36): inferring latch(es) for variable "ptr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at stack.v(36): inferring latch(es) for variable "write_PC", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "write_PC[0]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[1]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[2]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[3]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[4]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[5]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[6]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[7]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[8]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[9]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[10]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[11]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[12]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[13]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[14]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[15]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[16]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[17]" at stack.v(36)
Info (10041): Inferred latch for "ptr[0]" at stack.v(36)
Info (10041): Inferred latch for "ptr[1]" at stack.v(36)
Info (10041): Inferred latch for "ptr[2]" at stack.v(36)
Info (10041): Inferred latch for "ptr[3]" at stack.v(36)
Info (10041): Inferred latch for "ptr[4]" at stack.v(36)
Info (10041): Inferred latch for "ptr[5]" at stack.v(36)
Info (10041): Inferred latch for "ptr[6]" at stack.v(36)
Info (10041): Inferred latch for "ptr[7]" at stack.v(36)
Info (10041): Inferred latch for "ptr[8]" at stack.v(36)
Info (10041): Inferred latch for "ptr[9]" at stack.v(36)
Info (10041): Inferred latch for "ptr[10]" at stack.v(36)
Info (10041): Inferred latch for "ptr[11]" at stack.v(36)
Info (10041): Inferred latch for "ptr[12]" at stack.v(36)
Info (10041): Inferred latch for "ptr[13]" at stack.v(36)
Info (10041): Inferred latch for "ptr[14]" at stack.v(36)
Info (10041): Inferred latch for "ptr[15]" at stack.v(36)
Info (10041): Inferred latch for "ptr[16]" at stack.v(36)
Info (10041): Inferred latch for "ptr[17]" at stack.v(36)
Info (10041): Inferred latch for "ptr[18]" at stack.v(36)
Info (10041): Inferred latch for "ptr[19]" at stack.v(36)
Info (10041): Inferred latch for "ptr[20]" at stack.v(36)
Info (10041): Inferred latch for "ptr[21]" at stack.v(36)
Info (10041): Inferred latch for "ptr[22]" at stack.v(36)
Info (10041): Inferred latch for "ptr[23]" at stack.v(36)
Info (10041): Inferred latch for "ptr[24]" at stack.v(36)
Info (10041): Inferred latch for "ptr[25]" at stack.v(36)
Info (10041): Inferred latch for "ptr[26]" at stack.v(36)
Info (10041): Inferred latch for "ptr[27]" at stack.v(36)
Info (10041): Inferred latch for "ptr[28]" at stack.v(36)
Info (10041): Inferred latch for "ptr[29]" at stack.v(36)
Info (10041): Inferred latch for "ptr[30]" at stack.v(36)
Info (10041): Inferred latch for "ptr[31]" at stack.v(36)
Info: Elaborating entity "somador" for hierarchy "somador:somador01"
Info: Elaborating entity "somador_jpc" for hierarchy "somador_jpc:s_jpc01"
Info: Elaborating entity "mux32" for hierarchy "mux32:mux_alu"
Info: Elaborating entity "mux6" for hierarchy "mux6:alu_control"
Info: Elaborating entity "mux3_18" for hierarchy "mux3_18:branch_mux"
Warning (10240): Verilog HDL Always Construct warning at mux3_18.v(10): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[1]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[2]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[3]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[4]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[5]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[6]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[7]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[8]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[9]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[10]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[11]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[12]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[13]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[14]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[15]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[16]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[17]" at mux3_18.v(10)
Info: Elaborating entity "mux18" for hierarchy "mux18:somador_mux"
Info: Elaborating entity "mux_5" for hierarchy "mux_5:registers_bank_mux"
Info: Elaborating entity "lcd_mem_read" for hierarchy "lcd_mem_read:lcd_mem_read_u0"
Info: Elaborating entity "LCD_Read_FSM" for hierarchy "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0"
Info: Elaborating entity "LCD_Controller" for hierarchy "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0"
Info: Elaborating entity "bin_to_asc_hex" for hierarchy "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u0"
Info: Elaborating entity "bin_to_asc_hex" for hierarchy "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1"
Info: Elaborating entity "mux_lcd" for hierarchy "mux_lcd:comb_120"
Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on
Info: Inferred 2 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "alu:alu01|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu:alu01|Div0"
Info: Elaborated megafunction instantiation "alu:alu01|lpm_mult:Mult0"
Info: Instantiated megafunction "alu:alu01|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "32"
    Info: Parameter "LPM_WIDTHP" = "64"
    Info: Parameter "LPM_WIDTHR" = "64"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_6o01.tdf
    Info: Found entity 1: mult_6o01
Info: Elaborated megafunction instantiation "alu:alu01|lpm_divide:Div0"
Info: Instantiated megafunction "alu:alu01|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "32"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf
    Info: Found entity 1: lpm_divide_nto
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info: Found entity 1: abs_divider_4dg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info: Found entity 1: alt_u_div_k5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info: Found entity 1: lpm_abs_0s9
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "alu:alu01|lpm_mult:Mult0|mult_6o01:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "alu:alu01|lpm_mult:Mult0|mult_6o01:auto_generated|mac_out8"
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Ignored 84 buffer(s)
    Info: Ignored 84 SOFT buffer(s)
Warning: Latch alu:alu01|result[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[5]
Warning: Latch alu:alu01|result[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch registers_bank:rb01|registers~332 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~204 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~76 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~460 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~172 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~300 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~44 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~428 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~268 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~140 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~12 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~396 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~236 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~364 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~108 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~492 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~812 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~844 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~780 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~876 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~716 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~684 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~652 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~748 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~556 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~588 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~524 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~620 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~972 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~940 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~908 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1004 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~301 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~173 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~45 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~429 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~205 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~333 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~77 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~461 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~141 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~269 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~13 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~397 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~365 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~237 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~109 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~493 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~685 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~717 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~653 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~749 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~845 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~813 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~781 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~877 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~589 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~557 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~525 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~621 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~941 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~973 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~909 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1005 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~334 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~206 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~78 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~462 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~174 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~302 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~46 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~430 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~270 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~142 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~14 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~398 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~238 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~366 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~110 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~494 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~814 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~846 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~782 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~878 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~718 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~686 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~654 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~750 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~558 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~590 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~526 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~622 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~974 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~942 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~910 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1006 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~303 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~175 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~47 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~431 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~207 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~335 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~79 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~463 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~143 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~271 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~15 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~399 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~367 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~239 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~111 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~495 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~687 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~719 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~655 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~751 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~847 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~815 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~783 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~879 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~591 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~559 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~527 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~623 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~943 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~975 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~911 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1007 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~336 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~208 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~80 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~464 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~176 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~304 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~48 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~432 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~272 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~144 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~16 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~400 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~240 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~368 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~112 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~496 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~816 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~848 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~784 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~880 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~720 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~688 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~656 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~752 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~560 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~592 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~528 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~624 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~976 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~944 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~912 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1008 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~305 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~177 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~49 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~433 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~209 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~337 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~81 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~465 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~145 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~273 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~17 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~401 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~369 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~241 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~113 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~497 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~689 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~721 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~657 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~753 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~849 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~817 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~785 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~881 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~593 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~561 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~529 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~625 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~945 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~977 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~913 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1009 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~338 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~210 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~82 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~466 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~178 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~306 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~50 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~434 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~274 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~146 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~18 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~402 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~242 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~370 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~114 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~498 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~818 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~850 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~786 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~882 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~722 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~690 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~658 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~754 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~562 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~594 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~530 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~626 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~978 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~946 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~914 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1010 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~307 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~179 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~51 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~435 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~211 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~339 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~83 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~467 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~147 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~275 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~19 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~403 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~371 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~243 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~115 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~499 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~691 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~723 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~659 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~755 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~851 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~819 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~787 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~883 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~595 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~563 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~531 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~627 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~947 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~979 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~915 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1011 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~324 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~196 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~68 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~452 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~164 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~292 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~36 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~420 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~260 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~132 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~4 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~388 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~228 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~356 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~100 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~484 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~804 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~836 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~772 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~868 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~708 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~676 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~644 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~740 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~548 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~580 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~516 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~612 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~964 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~932 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~900 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~996 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~293 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~165 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~37 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~421 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~197 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~325 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~69 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~453 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~133 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~261 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~5 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~389 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~357 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~229 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~101 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~485 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~677 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~709 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~645 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~741 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~837 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~805 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~773 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~869 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~581 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~549 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~517 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~613 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~933 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~965 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~901 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~997 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~326 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~198 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~70 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~454 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~166 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~294 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~38 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~422 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~262 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~134 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~6 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~390 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~230 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~358 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~102 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~486 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~806 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~838 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~774 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~870 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~710 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~678 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~646 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~742 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~550 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~582 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~518 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~614 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~966 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~934 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~902 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~998 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~295 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~167 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~39 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~423 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~199 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~327 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~71 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~455 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~135 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~263 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~7 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~391 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~359 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~231 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~103 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~487 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~679 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~711 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~647 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~743 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~839 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~807 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~775 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~871 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~583 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~551 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~519 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~615 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~935 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~967 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~903 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~999 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~320 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~192 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~64 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~448 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~160 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~288 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~32 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~416 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~256 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~128 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~0 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~384 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~224 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~352 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~96 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~480 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~800 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~832 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~768 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~864 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~704 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~672 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~640 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~736 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~544 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~576 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~512 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~608 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~960 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~928 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~896 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~992 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~289 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~161 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~33 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~417 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~193 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~321 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~65 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~449 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~129 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~257 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~385 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~353 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~225 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~97 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~481 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~673 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~705 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~641 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~737 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~833 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~801 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~769 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~865 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~577 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~545 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~513 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~609 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~929 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~961 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~897 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~993 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~322 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~194 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~66 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~450 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~162 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~290 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~34 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~418 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~258 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~130 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~2 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~386 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~226 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~354 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~98 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~482 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~802 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~834 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~770 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~866 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~706 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~674 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~642 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~738 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~546 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~578 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~514 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~610 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~962 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~930 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~898 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~994 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~291 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~163 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~35 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~419 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~195 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~323 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~67 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~451 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~131 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~259 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~3 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~387 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~355 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~227 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~99 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~483 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~675 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~707 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~643 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~739 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~835 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~803 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~771 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~867 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~579 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~547 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~515 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~611 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~931 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~963 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~899 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~995 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~328 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~200 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~72 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~456 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~168 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~296 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~40 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~424 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~264 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~136 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~8 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~392 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~232 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~360 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~104 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~488 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~808 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~840 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~776 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~872 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~712 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~680 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~648 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~744 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~552 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~584 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~520 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~616 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~968 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~936 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~904 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1000 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~297 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~169 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~41 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~425 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~201 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~329 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~73 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~457 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~137 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~265 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~9 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~393 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~361 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~233 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~105 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~489 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~681 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~713 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~649 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~745 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~841 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~809 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~777 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~873 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~585 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~553 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~521 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~617 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~937 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~969 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~905 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1001 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~330 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~202 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~74 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~458 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~170 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~298 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~42 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~426 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~266 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~138 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~10 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~394 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~234 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~362 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~106 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~490 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~810 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~842 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~778 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~874 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~714 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~682 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~650 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~746 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~554 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~586 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~522 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~618 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~970 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~938 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~906 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1002 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~299 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~171 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~43 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~427 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~203 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~331 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~75 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~459 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~139 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~267 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~11 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~395 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~363 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~235 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~107 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~491 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~683 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~715 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~651 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~747 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~843 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~811 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~779 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~875 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~587 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~555 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~523 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~619 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~939 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~971 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~907 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1003 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch mux3_18:branch_mux|out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch mux3_18:branch_mux|out[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch mux3_18:branch_mux|out[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch mux3_18:branch_mux|out[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch mux3_18:branch_mux|out[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch mux3_18:branch_mux|out[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch mux3_18:branch_mux|out[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch mux3_18:branch_mux|out[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch mux3_18:branch_mux|out[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch mux3_18:branch_mux|out[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch alu:alu01|result[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch registers_bank:rb01|registers~351 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~223 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~95 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~479 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~191 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~319 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~63 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~447 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~287 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~159 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~31 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~415 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~255 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~383 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~127 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~511 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~831 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~863 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~799 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~895 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~735 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~703 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~671 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~767 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~575 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~607 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~543 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~639 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~991 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~959 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~927 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1023 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~318 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~190 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~62 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~446 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~222 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~350 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~94 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~478 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~158 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~286 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~30 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~414 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~382 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~254 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~126 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~510 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~702 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~734 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~670 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~766 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~862 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~830 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~798 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~894 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~606 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~574 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~542 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~638 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~958 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~990 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~926 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1022 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~349 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~221 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~93 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~477 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~189 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~317 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~61 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~445 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~285 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~157 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~29 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~413 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~253 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~381 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~125 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~509 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~829 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~861 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~797 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~893 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~733 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~701 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~669 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~765 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~573 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~605 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~541 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~637 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~989 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~957 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~925 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1021 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~316 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~188 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~60 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~444 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~220 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~348 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~92 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~476 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~156 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~284 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~28 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~412 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~380 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~252 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~124 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~508 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~700 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~732 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~668 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~764 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~860 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~828 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~796 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~892 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~604 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~572 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~540 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~636 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~956 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~988 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~924 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1020 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~347 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~219 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~91 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~475 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~187 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~315 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~59 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~443 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~283 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~155 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~27 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~411 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~251 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~379 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~123 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~507 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~827 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~859 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~795 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~891 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~731 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~699 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~667 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~763 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~571 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~603 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~539 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~635 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~987 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~955 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~923 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1019 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~314 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~186 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~58 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~442 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~218 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~346 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~90 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~474 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~154 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~282 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~26 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~410 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~378 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~250 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~122 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~506 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~698 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~730 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~666 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~762 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~858 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~826 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~794 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~890 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~602 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~570 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~538 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~634 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~954 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~986 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~922 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1018 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~345 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~217 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~89 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~473 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~185 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~313 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~57 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~441 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~281 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~153 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~25 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~409 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~249 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~377 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~121 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~505 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~825 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~857 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~793 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~889 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~729 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~697 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~665 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~761 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~569 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~601 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~537 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~633 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~985 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~953 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~921 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1017 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~312 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~184 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~56 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~440 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~216 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~344 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~88 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~472 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~152 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~280 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~24 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~408 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~376 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~248 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~120 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~504 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~696 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~728 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~664 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~760 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~856 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~824 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~792 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~888 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~600 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~568 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~536 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~632 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~952 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~984 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~920 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1016 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~343 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~215 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~87 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~471 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~183 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~311 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~55 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~439 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~279 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~151 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~23 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~407 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~247 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~375 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~119 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~503 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~823 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~855 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~791 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~887 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~727 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~695 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~663 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~759 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~567 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~599 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~535 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~631 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~983 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~951 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~919 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1015 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~310 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~182 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~54 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~438 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~214 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~342 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~86 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~470 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~150 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~278 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~22 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~406 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~374 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~246 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~118 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~502 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~694 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~726 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~662 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~758 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~854 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~822 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~790 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~886 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~598 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~566 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~534 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~630 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~950 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~982 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~918 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1014 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~341 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~213 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~85 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~469 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~181 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~309 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~53 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~437 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~277 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~149 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~21 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~405 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~245 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~373 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~117 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~501 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~821 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~853 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~789 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~885 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~725 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~693 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~661 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~757 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~565 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~597 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~533 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~629 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~981 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~949 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~917 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1013 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~308 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~180 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~52 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~436 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~212 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~340 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~84 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~468 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~148 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~276 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~20 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~404 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~372 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~244 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~116 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~500 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~692 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~724 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~660 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~756 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~852 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~820 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~788 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~884 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~596 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~564 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~532 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~628 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~948 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~980 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~916 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers~1012 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch alu:alu01|result[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch control_unit_microprogramed:cum01|brfl_control has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[31]
Warning: Latch alu:alu01|result[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated|q_a[0]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_on_out" is stuck at VCC
    Warning (13410): Pin "lcd_blon_out" is stuck at VCC
    Warning (13410): Pin "lcd_rw_out" is stuck at GND
Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below.
    Info: Register "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~31" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~32" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~33" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~34" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~35" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~36" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST~29" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST~30" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/output_files/musa.map.smsg
Info: Implemented 5110 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 14 output pins
    Info: Implemented 5022 logic cells
    Info: Implemented 64 RAM segments
    Info: Implemented 6 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2170 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Thu Dec 18 17:40:22 2014
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/output_files/musa.map.smsg.


