
STM32F103C8T6_Deneme.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ea8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08002fb4  08002fb4  00012fb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003060  08003060  0002014c  2**0
                  CONTENTS
  4 .ARM          00000000  08003060  08003060  0002014c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003060  08003060  0002014c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003060  08003060  00013060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003064  08003064  00013064  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000014c  20000000  08003068  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d0  2000014c  080031b4  0002014c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000031c  080031b4  0002031c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002014c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020175  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007c4e  00000000  00000000  000201b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018e7  00000000  00000000  00027e06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006e8  00000000  00000000  000296f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000053f  00000000  00000000  00029dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017194  00000000  00000000  0002a317  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a5b1  00000000  00000000  000414ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00081c20  00000000  00000000  0004ba5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001f9c  00000000  00000000  000cd67c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000cf618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000014c 	.word	0x2000014c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002f9c 	.word	0x08002f9c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000150 	.word	0x20000150
 8000148:	08002f9c 	.word	0x08002f9c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <SIM800_Init>:
	return ans;
}


void SIM800_Init()//HER BİR KOMUT İÇİN KONTROL MEKANİZMASI EKLENECEK
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIPSHUT --
 8000160:	4876      	ldr	r0, [pc, #472]	; (800033c <SIM800_Init+0x1e0>)
 8000162:	f7ff fff3 	bl	800014c <strlen>
 8000166:	4603      	mov	r3, r0
 8000168:	461a      	mov	r2, r3
 800016a:	2100      	movs	r1, #0
 800016c:	4873      	ldr	r0, [pc, #460]	; (800033c <SIM800_Init+0x1e0>)
 800016e:	f002 fa83 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command5,strlen(Command5),1000);
 8000172:	4873      	ldr	r0, [pc, #460]	; (8000340 <SIM800_Init+0x1e4>)
 8000174:	f7ff ffea 	bl	800014c <strlen>
 8000178:	4603      	mov	r3, r0
 800017a:	b29a      	uxth	r2, r3
 800017c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000180:	496f      	ldr	r1, [pc, #444]	; (8000340 <SIM800_Init+0x1e4>)
 8000182:	4870      	ldr	r0, [pc, #448]	; (8000344 <SIM800_Init+0x1e8>)
 8000184:	f001 fc30 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(750);
 8000188:	f240 20ee 	movw	r0, #750	; 0x2ee
 800018c:	f000 fc32 	bl	80009f4 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT -- iletişim var
 8000190:	486a      	ldr	r0, [pc, #424]	; (800033c <SIM800_Init+0x1e0>)
 8000192:	f7ff ffdb 	bl	800014c <strlen>
 8000196:	4603      	mov	r3, r0
 8000198:	461a      	mov	r2, r3
 800019a:	2100      	movs	r1, #0
 800019c:	4867      	ldr	r0, [pc, #412]	; (800033c <SIM800_Init+0x1e0>)
 800019e:	f002 fa6b 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command1,strlen(Command1),100);
 80001a2:	4869      	ldr	r0, [pc, #420]	; (8000348 <SIM800_Init+0x1ec>)
 80001a4:	f7ff ffd2 	bl	800014c <strlen>
 80001a8:	4603      	mov	r3, r0
 80001aa:	b29a      	uxth	r2, r3
 80001ac:	2364      	movs	r3, #100	; 0x64
 80001ae:	4966      	ldr	r1, [pc, #408]	; (8000348 <SIM800_Init+0x1ec>)
 80001b0:	4864      	ldr	r0, [pc, #400]	; (8000344 <SIM800_Init+0x1e8>)
 80001b2:	f001 fc19 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(750);
 80001b6:	f240 20ee 	movw	r0, #750	; 0x2ee
 80001ba:	f000 fc1b 	bl	80009f4 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CPIN? -- ready ise pin kodu istemiyor
 80001be:	485f      	ldr	r0, [pc, #380]	; (800033c <SIM800_Init+0x1e0>)
 80001c0:	f7ff ffc4 	bl	800014c <strlen>
 80001c4:	4603      	mov	r3, r0
 80001c6:	461a      	mov	r2, r3
 80001c8:	2100      	movs	r1, #0
 80001ca:	485c      	ldr	r0, [pc, #368]	; (800033c <SIM800_Init+0x1e0>)
 80001cc:	f002 fa54 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command2,strlen(Command2),100);
 80001d0:	485e      	ldr	r0, [pc, #376]	; (800034c <SIM800_Init+0x1f0>)
 80001d2:	f7ff ffbb 	bl	800014c <strlen>
 80001d6:	4603      	mov	r3, r0
 80001d8:	b29a      	uxth	r2, r3
 80001da:	2364      	movs	r3, #100	; 0x64
 80001dc:	495b      	ldr	r1, [pc, #364]	; (800034c <SIM800_Init+0x1f0>)
 80001de:	4859      	ldr	r0, [pc, #356]	; (8000344 <SIM800_Init+0x1e8>)
 80001e0:	f001 fc02 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(750);
 80001e4:	f240 20ee 	movw	r0, #750	; 0x2ee
 80001e8:	f000 fc04 	bl	80009f4 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CREG? --Ağ kayıtlı mı
 80001ec:	4853      	ldr	r0, [pc, #332]	; (800033c <SIM800_Init+0x1e0>)
 80001ee:	f7ff ffad 	bl	800014c <strlen>
 80001f2:	4603      	mov	r3, r0
 80001f4:	461a      	mov	r2, r3
 80001f6:	2100      	movs	r1, #0
 80001f8:	4850      	ldr	r0, [pc, #320]	; (800033c <SIM800_Init+0x1e0>)
 80001fa:	f002 fa3d 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command3,strlen(Command3),100);
 80001fe:	4854      	ldr	r0, [pc, #336]	; (8000350 <SIM800_Init+0x1f4>)
 8000200:	f7ff ffa4 	bl	800014c <strlen>
 8000204:	4603      	mov	r3, r0
 8000206:	b29a      	uxth	r2, r3
 8000208:	2364      	movs	r3, #100	; 0x64
 800020a:	4951      	ldr	r1, [pc, #324]	; (8000350 <SIM800_Init+0x1f4>)
 800020c:	484d      	ldr	r0, [pc, #308]	; (8000344 <SIM800_Init+0x1e8>)
 800020e:	f001 fbeb 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(750);
 8000212:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000216:	f000 fbed 	bl	80009f4 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CGATT? --internet bağlası (GPRS) var mı yok mu?
 800021a:	4848      	ldr	r0, [pc, #288]	; (800033c <SIM800_Init+0x1e0>)
 800021c:	f7ff ff96 	bl	800014c <strlen>
 8000220:	4603      	mov	r3, r0
 8000222:	461a      	mov	r2, r3
 8000224:	2100      	movs	r1, #0
 8000226:	4845      	ldr	r0, [pc, #276]	; (800033c <SIM800_Init+0x1e0>)
 8000228:	f002 fa26 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command4,strlen(Command4),1000);
 800022c:	4849      	ldr	r0, [pc, #292]	; (8000354 <SIM800_Init+0x1f8>)
 800022e:	f7ff ff8d 	bl	800014c <strlen>
 8000232:	4603      	mov	r3, r0
 8000234:	b29a      	uxth	r2, r3
 8000236:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800023a:	4946      	ldr	r1, [pc, #280]	; (8000354 <SIM800_Init+0x1f8>)
 800023c:	4841      	ldr	r0, [pc, #260]	; (8000344 <SIM800_Init+0x1e8>)
 800023e:	f001 fbd3 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(750);
 8000242:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000246:	f000 fbd5 	bl	80009f4 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIPSHUT --
 800024a:	483c      	ldr	r0, [pc, #240]	; (800033c <SIM800_Init+0x1e0>)
 800024c:	f7ff ff7e 	bl	800014c <strlen>
 8000250:	4603      	mov	r3, r0
 8000252:	461a      	mov	r2, r3
 8000254:	2100      	movs	r1, #0
 8000256:	4839      	ldr	r0, [pc, #228]	; (800033c <SIM800_Init+0x1e0>)
 8000258:	f002 fa0e 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command5,strlen(Command5),1000);
 800025c:	4838      	ldr	r0, [pc, #224]	; (8000340 <SIM800_Init+0x1e4>)
 800025e:	f7ff ff75 	bl	800014c <strlen>
 8000262:	4603      	mov	r3, r0
 8000264:	b29a      	uxth	r2, r3
 8000266:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800026a:	4935      	ldr	r1, [pc, #212]	; (8000340 <SIM800_Init+0x1e4>)
 800026c:	4835      	ldr	r0, [pc, #212]	; (8000344 <SIM800_Init+0x1e8>)
 800026e:	f001 fbbb 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(750);
 8000272:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000276:	f000 fbbd 	bl	80009f4 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIPSTATUS
 800027a:	4830      	ldr	r0, [pc, #192]	; (800033c <SIM800_Init+0x1e0>)
 800027c:	f7ff ff66 	bl	800014c <strlen>
 8000280:	4603      	mov	r3, r0
 8000282:	461a      	mov	r2, r3
 8000284:	2100      	movs	r1, #0
 8000286:	482d      	ldr	r0, [pc, #180]	; (800033c <SIM800_Init+0x1e0>)
 8000288:	f002 f9f6 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command6,strlen(Command6),1000);
 800028c:	4832      	ldr	r0, [pc, #200]	; (8000358 <SIM800_Init+0x1fc>)
 800028e:	f7ff ff5d 	bl	800014c <strlen>
 8000292:	4603      	mov	r3, r0
 8000294:	b29a      	uxth	r2, r3
 8000296:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800029a:	492f      	ldr	r1, [pc, #188]	; (8000358 <SIM800_Init+0x1fc>)
 800029c:	4829      	ldr	r0, [pc, #164]	; (8000344 <SIM800_Init+0x1e8>)
 800029e:	f001 fba3 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(750);
 80002a2:	f240 20ee 	movw	r0, #750	; 0x2ee
 80002a6:	f000 fba5 	bl	80009f4 <HAL_Delay>


	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIPMUX=0 --çoklu bağlantı modu devre dışı
 80002aa:	4824      	ldr	r0, [pc, #144]	; (800033c <SIM800_Init+0x1e0>)
 80002ac:	f7ff ff4e 	bl	800014c <strlen>
 80002b0:	4603      	mov	r3, r0
 80002b2:	461a      	mov	r2, r3
 80002b4:	2100      	movs	r1, #0
 80002b6:	4821      	ldr	r0, [pc, #132]	; (800033c <SIM800_Init+0x1e0>)
 80002b8:	f002 f9de 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command7,strlen(Command7),100);
 80002bc:	4827      	ldr	r0, [pc, #156]	; (800035c <SIM800_Init+0x200>)
 80002be:	f7ff ff45 	bl	800014c <strlen>
 80002c2:	4603      	mov	r3, r0
 80002c4:	b29a      	uxth	r2, r3
 80002c6:	2364      	movs	r3, #100	; 0x64
 80002c8:	4924      	ldr	r1, [pc, #144]	; (800035c <SIM800_Init+0x200>)
 80002ca:	481e      	ldr	r0, [pc, #120]	; (8000344 <SIM800_Init+0x1e8>)
 80002cc:	f001 fb8c 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(750);
 80002d0:	f240 20ee 	movw	r0, #750	; 0x2ee
 80002d4:	f000 fb8e 	bl	80009f4 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CSTT=\"internet\" -- vodafone apn ayarı
 80002d8:	4818      	ldr	r0, [pc, #96]	; (800033c <SIM800_Init+0x1e0>)
 80002da:	f7ff ff37 	bl	800014c <strlen>
 80002de:	4603      	mov	r3, r0
 80002e0:	461a      	mov	r2, r3
 80002e2:	2100      	movs	r1, #0
 80002e4:	4815      	ldr	r0, [pc, #84]	; (800033c <SIM800_Init+0x1e0>)
 80002e6:	f002 f9c7 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command8,strlen(Command8),1000);
 80002ea:	481d      	ldr	r0, [pc, #116]	; (8000360 <SIM800_Init+0x204>)
 80002ec:	f7ff ff2e 	bl	800014c <strlen>
 80002f0:	4603      	mov	r3, r0
 80002f2:	b29a      	uxth	r2, r3
 80002f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002f8:	4919      	ldr	r1, [pc, #100]	; (8000360 <SIM800_Init+0x204>)
 80002fa:	4812      	ldr	r0, [pc, #72]	; (8000344 <SIM800_Init+0x1e8>)
 80002fc:	f001 fb74 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(750);
 8000300:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000304:	f000 fb76 	bl	80009f4 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIICR -- GPRS Bağlantısı kurulmaya çalışılır.Başaralı bir şekilde kurulduğunda modül IP adresi alır.
 8000308:	480c      	ldr	r0, [pc, #48]	; (800033c <SIM800_Init+0x1e0>)
 800030a:	f7ff ff1f 	bl	800014c <strlen>
 800030e:	4603      	mov	r3, r0
 8000310:	461a      	mov	r2, r3
 8000312:	2100      	movs	r1, #0
 8000314:	4809      	ldr	r0, [pc, #36]	; (800033c <SIM800_Init+0x1e0>)
 8000316:	f002 f9af 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command9,strlen(Command9),1000);
 800031a:	4812      	ldr	r0, [pc, #72]	; (8000364 <SIM800_Init+0x208>)
 800031c:	f7ff ff16 	bl	800014c <strlen>
 8000320:	4603      	mov	r3, r0
 8000322:	b29a      	uxth	r2, r3
 8000324:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000328:	490e      	ldr	r1, [pc, #56]	; (8000364 <SIM800_Init+0x208>)
 800032a:	4806      	ldr	r0, [pc, #24]	; (8000344 <SIM800_Init+0x1e8>)
 800032c:	f001 fb5c 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(750);
 8000330:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000334:	f000 fb5e 	bl	80009f4 <HAL_Delay>




}
 8000338:	bf00      	nop
 800033a:	bd80      	pop	{r7, pc}
 800033c:	200001b0 	.word	0x200001b0
 8000340:	2000002c 	.word	0x2000002c
 8000344:	20000168 	.word	0x20000168
 8000348:	20000000 	.word	0x20000000
 800034c:	20000008 	.word	0x20000008
 8000350:	20000014 	.word	0x20000014
 8000354:	20000020 	.word	0x20000020
 8000358:	2000003c 	.word	0x2000003c
 800035c:	2000004c 	.word	0x2000004c
 8000360:	2000005c 	.word	0x2000005c
 8000364:	20000074 	.word	0x20000074

08000368 <SIM800l_Send_Data>:


void SIM800l_Send_Data(int val)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b0a0      	sub	sp, #128	; 0x80
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIFSR --
 8000370:	485a      	ldr	r0, [pc, #360]	; (80004dc <SIM800l_Send_Data+0x174>)
 8000372:	f7ff feeb 	bl	800014c <strlen>
 8000376:	4603      	mov	r3, r0
 8000378:	461a      	mov	r2, r3
 800037a:	2100      	movs	r1, #0
 800037c:	4857      	ldr	r0, [pc, #348]	; (80004dc <SIM800l_Send_Data+0x174>)
 800037e:	f002 f97b 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command10,strlen(Command10),1000);
 8000382:	4857      	ldr	r0, [pc, #348]	; (80004e0 <SIM800l_Send_Data+0x178>)
 8000384:	f7ff fee2 	bl	800014c <strlen>
 8000388:	4603      	mov	r3, r0
 800038a:	b29a      	uxth	r2, r3
 800038c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000390:	4953      	ldr	r1, [pc, #332]	; (80004e0 <SIM800l_Send_Data+0x178>)
 8000392:	4854      	ldr	r0, [pc, #336]	; (80004e4 <SIM800l_Send_Data+0x17c>)
 8000394:	f001 fb28 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(1000);
 8000398:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800039c:	f000 fb2a 	bl	80009f4 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIPSPRT=0 --Seri port iletişimini devre dışı bırakır.Cihaz yalnızca AT komutları ile yönlendirilir.
 80003a0:	484e      	ldr	r0, [pc, #312]	; (80004dc <SIM800l_Send_Data+0x174>)
 80003a2:	f7ff fed3 	bl	800014c <strlen>
 80003a6:	4603      	mov	r3, r0
 80003a8:	461a      	mov	r2, r3
 80003aa:	2100      	movs	r1, #0
 80003ac:	484b      	ldr	r0, [pc, #300]	; (80004dc <SIM800l_Send_Data+0x174>)
 80003ae:	f002 f963 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command11,strlen(Command11),1000);
 80003b2:	484d      	ldr	r0, [pc, #308]	; (80004e8 <SIM800l_Send_Data+0x180>)
 80003b4:	f7ff feca 	bl	800014c <strlen>
 80003b8:	4603      	mov	r3, r0
 80003ba:	b29a      	uxth	r2, r3
 80003bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80003c0:	4949      	ldr	r1, [pc, #292]	; (80004e8 <SIM800l_Send_Data+0x180>)
 80003c2:	4848      	ldr	r0, [pc, #288]	; (80004e4 <SIM800l_Send_Data+0x17c>)
 80003c4:	f001 fb10 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(1000);
 80003c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003cc:	f000 fb12 	bl	80009f4 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIPSTART=\"TCP\",\"api.thingspeak.com\",\"80\"\r\n
 80003d0:	4842      	ldr	r0, [pc, #264]	; (80004dc <SIM800l_Send_Data+0x174>)
 80003d2:	f7ff febb 	bl	800014c <strlen>
 80003d6:	4603      	mov	r3, r0
 80003d8:	461a      	mov	r2, r3
 80003da:	2100      	movs	r1, #0
 80003dc:	483f      	ldr	r0, [pc, #252]	; (80004dc <SIM800l_Send_Data+0x174>)
 80003de:	f002 f94b 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command12,strlen(Command12),1000);
 80003e2:	4842      	ldr	r0, [pc, #264]	; (80004ec <SIM800l_Send_Data+0x184>)
 80003e4:	f7ff feb2 	bl	800014c <strlen>
 80003e8:	4603      	mov	r3, r0
 80003ea:	b29a      	uxth	r2, r3
 80003ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80003f0:	493e      	ldr	r1, [pc, #248]	; (80004ec <SIM800l_Send_Data+0x184>)
 80003f2:	483c      	ldr	r0, [pc, #240]	; (80004e4 <SIM800l_Send_Data+0x17c>)
 80003f4:	f001 faf8 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(1500);//
 80003f8:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80003fc:	f000 fafa 	bl	80009f4 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIPSEND
 8000400:	4836      	ldr	r0, [pc, #216]	; (80004dc <SIM800l_Send_Data+0x174>)
 8000402:	f7ff fea3 	bl	800014c <strlen>
 8000406:	4603      	mov	r3, r0
 8000408:	461a      	mov	r2, r3
 800040a:	2100      	movs	r1, #0
 800040c:	4833      	ldr	r0, [pc, #204]	; (80004dc <SIM800l_Send_Data+0x174>)
 800040e:	f002 f933 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command13,strlen(Command13),1000);
 8000412:	4837      	ldr	r0, [pc, #220]	; (80004f0 <SIM800l_Send_Data+0x188>)
 8000414:	f7ff fe9a 	bl	800014c <strlen>
 8000418:	4603      	mov	r3, r0
 800041a:	b29a      	uxth	r2, r3
 800041c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000420:	4933      	ldr	r1, [pc, #204]	; (80004f0 <SIM800l_Send_Data+0x188>)
 8000422:	4830      	ldr	r0, [pc, #192]	; (80004e4 <SIM800l_Send_Data+0x17c>)
 8000424:	f001 fae0 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(1500);
 8000428:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800042c:	f000 fae2 	bl	80009f4 <HAL_Delay>

	char buffer[120];
	sprintf(buffer,"GET https://api.thingspeak.com/update?api_key=I7HHP47YNWI8PSM8&field1=%d\r\n",val);
 8000430:	f107 0308 	add.w	r3, r7, #8
 8000434:	687a      	ldr	r2, [r7, #4]
 8000436:	492f      	ldr	r1, [pc, #188]	; (80004f4 <SIM800l_Send_Data+0x18c>)
 8000438:	4618      	mov	r0, r3
 800043a:	f002 f8fd 	bl	8002638 <siprintf>


	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//
 800043e:	4827      	ldr	r0, [pc, #156]	; (80004dc <SIM800l_Send_Data+0x174>)
 8000440:	f7ff fe84 	bl	800014c <strlen>
 8000444:	4603      	mov	r3, r0
 8000446:	461a      	mov	r2, r3
 8000448:	2100      	movs	r1, #0
 800044a:	4824      	ldr	r0, [pc, #144]	; (80004dc <SIM800l_Send_Data+0x174>)
 800044c:	f002 f914 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)buffer,strlen(buffer),1000);
 8000450:	f107 0308 	add.w	r3, r7, #8
 8000454:	4618      	mov	r0, r3
 8000456:	f7ff fe79 	bl	800014c <strlen>
 800045a:	4603      	mov	r3, r0
 800045c:	b29a      	uxth	r2, r3
 800045e:	f107 0108 	add.w	r1, r7, #8
 8000462:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000466:	481f      	ldr	r0, [pc, #124]	; (80004e4 <SIM800l_Send_Data+0x17c>)
 8000468:	f001 fabe 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(1500);
 800046c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000470:	f000 fac0 	bl	80009f4 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//
 8000474:	4819      	ldr	r0, [pc, #100]	; (80004dc <SIM800l_Send_Data+0x174>)
 8000476:	f7ff fe69 	bl	800014c <strlen>
 800047a:	4603      	mov	r3, r0
 800047c:	461a      	mov	r2, r3
 800047e:	2100      	movs	r1, #0
 8000480:	4816      	ldr	r0, [pc, #88]	; (80004dc <SIM800l_Send_Data+0x174>)
 8000482:	f002 f8f9 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command15,strlen(Command15),1000);
 8000486:	481c      	ldr	r0, [pc, #112]	; (80004f8 <SIM800l_Send_Data+0x190>)
 8000488:	f7ff fe60 	bl	800014c <strlen>
 800048c:	4603      	mov	r3, r0
 800048e:	b29a      	uxth	r2, r3
 8000490:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000494:	4918      	ldr	r1, [pc, #96]	; (80004f8 <SIM800l_Send_Data+0x190>)
 8000496:	4813      	ldr	r0, [pc, #76]	; (80004e4 <SIM800l_Send_Data+0x17c>)
 8000498:	f001 faa6 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(1500);
 800049c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80004a0:	f000 faa8 	bl	80009f4 <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//
 80004a4:	480d      	ldr	r0, [pc, #52]	; (80004dc <SIM800l_Send_Data+0x174>)
 80004a6:	f7ff fe51 	bl	800014c <strlen>
 80004aa:	4603      	mov	r3, r0
 80004ac:	461a      	mov	r2, r3
 80004ae:	2100      	movs	r1, #0
 80004b0:	480a      	ldr	r0, [pc, #40]	; (80004dc <SIM800l_Send_Data+0x174>)
 80004b2:	f002 f8e1 	bl	8002678 <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command16,strlen(Command16),1000);
 80004b6:	4811      	ldr	r0, [pc, #68]	; (80004fc <SIM800l_Send_Data+0x194>)
 80004b8:	f7ff fe48 	bl	800014c <strlen>
 80004bc:	4603      	mov	r3, r0
 80004be:	b29a      	uxth	r2, r3
 80004c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004c4:	490d      	ldr	r1, [pc, #52]	; (80004fc <SIM800l_Send_Data+0x194>)
 80004c6:	4807      	ldr	r0, [pc, #28]	; (80004e4 <SIM800l_Send_Data+0x17c>)
 80004c8:	f001 fa8e 	bl	80019e8 <HAL_UART_Transmit>
	HAL_Delay(750);
 80004cc:	f240 20ee 	movw	r0, #750	; 0x2ee
 80004d0:	f000 fa90 	bl	80009f4 <HAL_Delay>

}
 80004d4:	bf00      	nop
 80004d6:	3780      	adds	r7, #128	; 0x80
 80004d8:	46bd      	mov	sp, r7
 80004da:	bd80      	pop	{r7, pc}
 80004dc:	200001b0 	.word	0x200001b0
 80004e0:	20000080 	.word	0x20000080
 80004e4:	20000168 	.word	0x20000168
 80004e8:	2000008c 	.word	0x2000008c
 80004ec:	2000009c 	.word	0x2000009c
 80004f0:	200000cc 	.word	0x200000cc
 80004f4:	08002fb4 	.word	0x08002fb4
 80004f8:	200000dc 	.word	0x200000dc
 80004fc:	200000e0 	.word	0x200000e0

08000500 <HAL_UART_RxCpltCallback>:

}
*/

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
	{

	}
	HAL_UART_Receive_IT(&huart1, RxBuffer,20);
 8000508:	2214      	movs	r2, #20
 800050a:	4904      	ldr	r1, [pc, #16]	; (800051c <HAL_UART_RxCpltCallback+0x1c>)
 800050c:	4804      	ldr	r0, [pc, #16]	; (8000520 <HAL_UART_RxCpltCallback+0x20>)
 800050e:	f001 faee 	bl	8001aee <HAL_UART_Receive_IT>

}
 8000512:	bf00      	nop
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	200001b0 	.word	0x200001b0
 8000520:	20000168 	.word	0x20000168

08000524 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800052a:	f000 fa01 	bl	8000930 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800052e:	f000 f82f 	bl	8000590 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000532:	f000 f891 	bl	8000658 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000536:	f000 f865 	bl	8000604 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, RxBuffer,20);
 800053a:	2214      	movs	r2, #20
 800053c:	4911      	ldr	r1, [pc, #68]	; (8000584 <main+0x60>)
 800053e:	4812      	ldr	r0, [pc, #72]	; (8000588 <main+0x64>)
 8000540:	f001 fad5 	bl	8001aee <HAL_UART_Receive_IT>
  SIM800_Init();
 8000544:	f7ff fe0a 	bl	800015c <SIM800_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(1000);
 8000548:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800054c:	f000 fa52 	bl	80009f4 <HAL_Delay>
	  HAL_GPIO_TogglePin(Blink_GPIO_Port,Blink_Pin);
 8000550:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000554:	480d      	ldr	r0, [pc, #52]	; (800058c <main+0x68>)
 8000556:	f000 fdcd 	bl	80010f4 <HAL_GPIO_TogglePin>
	//  check_val=test();
      //check_val=test2();

	  for(int i=0;i<10;i++)
 800055a:	2300      	movs	r3, #0
 800055c:	607b      	str	r3, [r7, #4]
 800055e:	e008      	b.n	8000572 <main+0x4e>
	  {
		  SIM800l_Send_Data(i);
 8000560:	6878      	ldr	r0, [r7, #4]
 8000562:	f7ff ff01 	bl	8000368 <SIM800l_Send_Data>
		  HAL_Delay(250);
 8000566:	20fa      	movs	r0, #250	; 0xfa
 8000568:	f000 fa44 	bl	80009f4 <HAL_Delay>
	  for(int i=0;i<10;i++)
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	3301      	adds	r3, #1
 8000570:	607b      	str	r3, [r7, #4]
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	2b09      	cmp	r3, #9
 8000576:	ddf3      	ble.n	8000560 <main+0x3c>
	  }
      HAL_Delay(2000);
 8000578:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800057c:	f000 fa3a 	bl	80009f4 <HAL_Delay>
	  HAL_Delay(1000);
 8000580:	e7e2      	b.n	8000548 <main+0x24>
 8000582:	bf00      	nop
 8000584:	200001b0 	.word	0x200001b0
 8000588:	20000168 	.word	0x20000168
 800058c:	40011000 	.word	0x40011000

08000590 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b090      	sub	sp, #64	; 0x40
 8000594:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000596:	f107 0318 	add.w	r3, r7, #24
 800059a:	2228      	movs	r2, #40	; 0x28
 800059c:	2100      	movs	r1, #0
 800059e:	4618      	mov	r0, r3
 80005a0:	f002 f86a 	bl	8002678 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	605a      	str	r2, [r3, #4]
 80005ac:	609a      	str	r2, [r3, #8]
 80005ae:	60da      	str	r2, [r3, #12]
 80005b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005b2:	2301      	movs	r3, #1
 80005b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005bc:	2300      	movs	r3, #0
 80005be:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005c0:	f107 0318 	add.w	r3, r7, #24
 80005c4:	4618      	mov	r0, r3
 80005c6:	f000 fdaf 	bl	8001128 <HAL_RCC_OscConfig>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <SystemClock_Config+0x44>
  {
    Error_Handler();
 80005d0:	f000 f88e 	bl	80006f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005d4:	230f      	movs	r3, #15
 80005d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80005d8:	2301      	movs	r3, #1
 80005da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005dc:	2300      	movs	r3, #0
 80005de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005e0:	2300      	movs	r3, #0
 80005e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005e4:	2300      	movs	r3, #0
 80005e6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	2100      	movs	r1, #0
 80005ec:	4618      	mov	r0, r3
 80005ee:	f001 f81d 	bl	800162c <HAL_RCC_ClockConfig>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <SystemClock_Config+0x6c>
  {
    Error_Handler();
 80005f8:	f000 f87a 	bl	80006f0 <Error_Handler>
  }
}
 80005fc:	bf00      	nop
 80005fe:	3740      	adds	r7, #64	; 0x40
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}

08000604 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000608:	4b11      	ldr	r3, [pc, #68]	; (8000650 <MX_USART1_UART_Init+0x4c>)
 800060a:	4a12      	ldr	r2, [pc, #72]	; (8000654 <MX_USART1_UART_Init+0x50>)
 800060c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800060e:	4b10      	ldr	r3, [pc, #64]	; (8000650 <MX_USART1_UART_Init+0x4c>)
 8000610:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000614:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000616:	4b0e      	ldr	r3, [pc, #56]	; (8000650 <MX_USART1_UART_Init+0x4c>)
 8000618:	2200      	movs	r2, #0
 800061a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800061c:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <MX_USART1_UART_Init+0x4c>)
 800061e:	2200      	movs	r2, #0
 8000620:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000622:	4b0b      	ldr	r3, [pc, #44]	; (8000650 <MX_USART1_UART_Init+0x4c>)
 8000624:	2200      	movs	r2, #0
 8000626:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000628:	4b09      	ldr	r3, [pc, #36]	; (8000650 <MX_USART1_UART_Init+0x4c>)
 800062a:	220c      	movs	r2, #12
 800062c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800062e:	4b08      	ldr	r3, [pc, #32]	; (8000650 <MX_USART1_UART_Init+0x4c>)
 8000630:	2200      	movs	r2, #0
 8000632:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000634:	4b06      	ldr	r3, [pc, #24]	; (8000650 <MX_USART1_UART_Init+0x4c>)
 8000636:	2200      	movs	r2, #0
 8000638:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800063a:	4805      	ldr	r0, [pc, #20]	; (8000650 <MX_USART1_UART_Init+0x4c>)
 800063c:	f001 f984 	bl	8001948 <HAL_UART_Init>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000646:	f000 f853 	bl	80006f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800064a:	bf00      	nop
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	20000168 	.word	0x20000168
 8000654:	40013800 	.word	0x40013800

08000658 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b088      	sub	sp, #32
 800065c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065e:	f107 0310 	add.w	r3, r7, #16
 8000662:	2200      	movs	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
 8000666:	605a      	str	r2, [r3, #4]
 8000668:	609a      	str	r2, [r3, #8]
 800066a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800066c:	4b1e      	ldr	r3, [pc, #120]	; (80006e8 <MX_GPIO_Init+0x90>)
 800066e:	699b      	ldr	r3, [r3, #24]
 8000670:	4a1d      	ldr	r2, [pc, #116]	; (80006e8 <MX_GPIO_Init+0x90>)
 8000672:	f043 0310 	orr.w	r3, r3, #16
 8000676:	6193      	str	r3, [r2, #24]
 8000678:	4b1b      	ldr	r3, [pc, #108]	; (80006e8 <MX_GPIO_Init+0x90>)
 800067a:	699b      	ldr	r3, [r3, #24]
 800067c:	f003 0310 	and.w	r3, r3, #16
 8000680:	60fb      	str	r3, [r7, #12]
 8000682:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000684:	4b18      	ldr	r3, [pc, #96]	; (80006e8 <MX_GPIO_Init+0x90>)
 8000686:	699b      	ldr	r3, [r3, #24]
 8000688:	4a17      	ldr	r2, [pc, #92]	; (80006e8 <MX_GPIO_Init+0x90>)
 800068a:	f043 0320 	orr.w	r3, r3, #32
 800068e:	6193      	str	r3, [r2, #24]
 8000690:	4b15      	ldr	r3, [pc, #84]	; (80006e8 <MX_GPIO_Init+0x90>)
 8000692:	699b      	ldr	r3, [r3, #24]
 8000694:	f003 0320 	and.w	r3, r3, #32
 8000698:	60bb      	str	r3, [r7, #8]
 800069a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800069c:	4b12      	ldr	r3, [pc, #72]	; (80006e8 <MX_GPIO_Init+0x90>)
 800069e:	699b      	ldr	r3, [r3, #24]
 80006a0:	4a11      	ldr	r2, [pc, #68]	; (80006e8 <MX_GPIO_Init+0x90>)
 80006a2:	f043 0304 	orr.w	r3, r3, #4
 80006a6:	6193      	str	r3, [r2, #24]
 80006a8:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <MX_GPIO_Init+0x90>)
 80006aa:	699b      	ldr	r3, [r3, #24]
 80006ac:	f003 0304 	and.w	r3, r3, #4
 80006b0:	607b      	str	r3, [r7, #4]
 80006b2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Blink_GPIO_Port, Blink_Pin, GPIO_PIN_RESET);
 80006b4:	2200      	movs	r2, #0
 80006b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006ba:	480c      	ldr	r0, [pc, #48]	; (80006ec <MX_GPIO_Init+0x94>)
 80006bc:	f000 fd02 	bl	80010c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Blink_Pin */
  GPIO_InitStruct.Pin = Blink_Pin;
 80006c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c6:	2301      	movs	r3, #1
 80006c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ca:	2300      	movs	r3, #0
 80006cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ce:	2302      	movs	r3, #2
 80006d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Blink_GPIO_Port, &GPIO_InitStruct);
 80006d2:	f107 0310 	add.w	r3, r7, #16
 80006d6:	4619      	mov	r1, r3
 80006d8:	4804      	ldr	r0, [pc, #16]	; (80006ec <MX_GPIO_Init+0x94>)
 80006da:	f000 fb6f 	bl	8000dbc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006de:	bf00      	nop
 80006e0:	3720      	adds	r7, #32
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	40021000 	.word	0x40021000
 80006ec:	40011000 	.word	0x40011000

080006f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006f4:	b672      	cpsid	i
}
 80006f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006f8:	e7fe      	b.n	80006f8 <Error_Handler+0x8>
	...

080006fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b085      	sub	sp, #20
 8000700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000702:	4b15      	ldr	r3, [pc, #84]	; (8000758 <HAL_MspInit+0x5c>)
 8000704:	699b      	ldr	r3, [r3, #24]
 8000706:	4a14      	ldr	r2, [pc, #80]	; (8000758 <HAL_MspInit+0x5c>)
 8000708:	f043 0301 	orr.w	r3, r3, #1
 800070c:	6193      	str	r3, [r2, #24]
 800070e:	4b12      	ldr	r3, [pc, #72]	; (8000758 <HAL_MspInit+0x5c>)
 8000710:	699b      	ldr	r3, [r3, #24]
 8000712:	f003 0301 	and.w	r3, r3, #1
 8000716:	60bb      	str	r3, [r7, #8]
 8000718:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800071a:	4b0f      	ldr	r3, [pc, #60]	; (8000758 <HAL_MspInit+0x5c>)
 800071c:	69db      	ldr	r3, [r3, #28]
 800071e:	4a0e      	ldr	r2, [pc, #56]	; (8000758 <HAL_MspInit+0x5c>)
 8000720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000724:	61d3      	str	r3, [r2, #28]
 8000726:	4b0c      	ldr	r3, [pc, #48]	; (8000758 <HAL_MspInit+0x5c>)
 8000728:	69db      	ldr	r3, [r3, #28]
 800072a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800072e:	607b      	str	r3, [r7, #4]
 8000730:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000732:	4b0a      	ldr	r3, [pc, #40]	; (800075c <HAL_MspInit+0x60>)
 8000734:	685b      	ldr	r3, [r3, #4]
 8000736:	60fb      	str	r3, [r7, #12]
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800073e:	60fb      	str	r3, [r7, #12]
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000746:	60fb      	str	r3, [r7, #12]
 8000748:	4a04      	ldr	r2, [pc, #16]	; (800075c <HAL_MspInit+0x60>)
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800074e:	bf00      	nop
 8000750:	3714      	adds	r7, #20
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr
 8000758:	40021000 	.word	0x40021000
 800075c:	40010000 	.word	0x40010000

08000760 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b088      	sub	sp, #32
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000768:	f107 0310 	add.w	r3, r7, #16
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	605a      	str	r2, [r3, #4]
 8000772:	609a      	str	r2, [r3, #8]
 8000774:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	4a20      	ldr	r2, [pc, #128]	; (80007fc <HAL_UART_MspInit+0x9c>)
 800077c:	4293      	cmp	r3, r2
 800077e:	d139      	bne.n	80007f4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000780:	4b1f      	ldr	r3, [pc, #124]	; (8000800 <HAL_UART_MspInit+0xa0>)
 8000782:	699b      	ldr	r3, [r3, #24]
 8000784:	4a1e      	ldr	r2, [pc, #120]	; (8000800 <HAL_UART_MspInit+0xa0>)
 8000786:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800078a:	6193      	str	r3, [r2, #24]
 800078c:	4b1c      	ldr	r3, [pc, #112]	; (8000800 <HAL_UART_MspInit+0xa0>)
 800078e:	699b      	ldr	r3, [r3, #24]
 8000790:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000794:	60fb      	str	r3, [r7, #12]
 8000796:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000798:	4b19      	ldr	r3, [pc, #100]	; (8000800 <HAL_UART_MspInit+0xa0>)
 800079a:	699b      	ldr	r3, [r3, #24]
 800079c:	4a18      	ldr	r2, [pc, #96]	; (8000800 <HAL_UART_MspInit+0xa0>)
 800079e:	f043 0304 	orr.w	r3, r3, #4
 80007a2:	6193      	str	r3, [r2, #24]
 80007a4:	4b16      	ldr	r3, [pc, #88]	; (8000800 <HAL_UART_MspInit+0xa0>)
 80007a6:	699b      	ldr	r3, [r3, #24]
 80007a8:	f003 0304 	and.w	r3, r3, #4
 80007ac:	60bb      	str	r3, [r7, #8]
 80007ae:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80007b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b6:	2302      	movs	r3, #2
 80007b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007ba:	2303      	movs	r3, #3
 80007bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007be:	f107 0310 	add.w	r3, r7, #16
 80007c2:	4619      	mov	r1, r3
 80007c4:	480f      	ldr	r0, [pc, #60]	; (8000804 <HAL_UART_MspInit+0xa4>)
 80007c6:	f000 faf9 	bl	8000dbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007d0:	2300      	movs	r3, #0
 80007d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d4:	2300      	movs	r3, #0
 80007d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d8:	f107 0310 	add.w	r3, r7, #16
 80007dc:	4619      	mov	r1, r3
 80007de:	4809      	ldr	r0, [pc, #36]	; (8000804 <HAL_UART_MspInit+0xa4>)
 80007e0:	f000 faec 	bl	8000dbc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80007e4:	2200      	movs	r2, #0
 80007e6:	2100      	movs	r1, #0
 80007e8:	2025      	movs	r0, #37	; 0x25
 80007ea:	f000 f9fe 	bl	8000bea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80007ee:	2025      	movs	r0, #37	; 0x25
 80007f0:	f000 fa17 	bl	8000c22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80007f4:	bf00      	nop
 80007f6:	3720      	adds	r7, #32
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	40013800 	.word	0x40013800
 8000800:	40021000 	.word	0x40021000
 8000804:	40010800 	.word	0x40010800

08000808 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800080c:	e7fe      	b.n	800080c <NMI_Handler+0x4>

0800080e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800080e:	b480      	push	{r7}
 8000810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000812:	e7fe      	b.n	8000812 <HardFault_Handler+0x4>

08000814 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000818:	e7fe      	b.n	8000818 <MemManage_Handler+0x4>

0800081a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800081a:	b480      	push	{r7}
 800081c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800081e:	e7fe      	b.n	800081e <BusFault_Handler+0x4>

08000820 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000824:	e7fe      	b.n	8000824 <UsageFault_Handler+0x4>

08000826 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000826:	b480      	push	{r7}
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800082a:	bf00      	nop
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr

08000832 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000832:	b480      	push	{r7}
 8000834:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000836:	bf00      	nop
 8000838:	46bd      	mov	sp, r7
 800083a:	bc80      	pop	{r7}
 800083c:	4770      	bx	lr

0800083e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800083e:	b480      	push	{r7}
 8000840:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000842:	bf00      	nop
 8000844:	46bd      	mov	sp, r7
 8000846:	bc80      	pop	{r7}
 8000848:	4770      	bx	lr

0800084a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800084a:	b580      	push	{r7, lr}
 800084c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800084e:	f000 f8b5 	bl	80009bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}
	...

08000858 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800085c:	4802      	ldr	r0, [pc, #8]	; (8000868 <USART1_IRQHandler+0x10>)
 800085e:	f001 f96b 	bl	8001b38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	20000168 	.word	0x20000168

0800086c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b086      	sub	sp, #24
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000874:	4a14      	ldr	r2, [pc, #80]	; (80008c8 <_sbrk+0x5c>)
 8000876:	4b15      	ldr	r3, [pc, #84]	; (80008cc <_sbrk+0x60>)
 8000878:	1ad3      	subs	r3, r2, r3
 800087a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000880:	4b13      	ldr	r3, [pc, #76]	; (80008d0 <_sbrk+0x64>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d102      	bne.n	800088e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000888:	4b11      	ldr	r3, [pc, #68]	; (80008d0 <_sbrk+0x64>)
 800088a:	4a12      	ldr	r2, [pc, #72]	; (80008d4 <_sbrk+0x68>)
 800088c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800088e:	4b10      	ldr	r3, [pc, #64]	; (80008d0 <_sbrk+0x64>)
 8000890:	681a      	ldr	r2, [r3, #0]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	4413      	add	r3, r2
 8000896:	693a      	ldr	r2, [r7, #16]
 8000898:	429a      	cmp	r2, r3
 800089a:	d207      	bcs.n	80008ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800089c:	f001 fef4 	bl	8002688 <__errno>
 80008a0:	4603      	mov	r3, r0
 80008a2:	220c      	movs	r2, #12
 80008a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008a6:	f04f 33ff 	mov.w	r3, #4294967295
 80008aa:	e009      	b.n	80008c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008ac:	4b08      	ldr	r3, [pc, #32]	; (80008d0 <_sbrk+0x64>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008b2:	4b07      	ldr	r3, [pc, #28]	; (80008d0 <_sbrk+0x64>)
 80008b4:	681a      	ldr	r2, [r3, #0]
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	4413      	add	r3, r2
 80008ba:	4a05      	ldr	r2, [pc, #20]	; (80008d0 <_sbrk+0x64>)
 80008bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008be:	68fb      	ldr	r3, [r7, #12]
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3718      	adds	r7, #24
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	20005000 	.word	0x20005000
 80008cc:	00000400 	.word	0x00000400
 80008d0:	200001cc 	.word	0x200001cc
 80008d4:	20000320 	.word	0x20000320

080008d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008dc:	bf00      	nop
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr

080008e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80008e4:	f7ff fff8 	bl	80008d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008e8:	480b      	ldr	r0, [pc, #44]	; (8000918 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80008ea:	490c      	ldr	r1, [pc, #48]	; (800091c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80008ec:	4a0c      	ldr	r2, [pc, #48]	; (8000920 <LoopFillZerobss+0x16>)
  movs r3, #0
 80008ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008f0:	e002      	b.n	80008f8 <LoopCopyDataInit>

080008f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008f6:	3304      	adds	r3, #4

080008f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008fc:	d3f9      	bcc.n	80008f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008fe:	4a09      	ldr	r2, [pc, #36]	; (8000924 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000900:	4c09      	ldr	r4, [pc, #36]	; (8000928 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000902:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000904:	e001      	b.n	800090a <LoopFillZerobss>

08000906 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000906:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000908:	3204      	adds	r2, #4

0800090a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800090a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800090c:	d3fb      	bcc.n	8000906 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800090e:	f001 fec1 	bl	8002694 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000912:	f7ff fe07 	bl	8000524 <main>
  bx lr
 8000916:	4770      	bx	lr
  ldr r0, =_sdata
 8000918:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800091c:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8000920:	08003068 	.word	0x08003068
  ldr r2, =_sbss
 8000924:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8000928:	2000031c 	.word	0x2000031c

0800092c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800092c:	e7fe      	b.n	800092c <ADC1_2_IRQHandler>
	...

08000930 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000934:	4b08      	ldr	r3, [pc, #32]	; (8000958 <HAL_Init+0x28>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a07      	ldr	r2, [pc, #28]	; (8000958 <HAL_Init+0x28>)
 800093a:	f043 0310 	orr.w	r3, r3, #16
 800093e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000940:	2003      	movs	r0, #3
 8000942:	f000 f947 	bl	8000bd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000946:	200f      	movs	r0, #15
 8000948:	f000 f808 	bl	800095c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800094c:	f7ff fed6 	bl	80006fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000950:	2300      	movs	r3, #0
}
 8000952:	4618      	mov	r0, r3
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	40022000 	.word	0x40022000

0800095c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000964:	4b12      	ldr	r3, [pc, #72]	; (80009b0 <HAL_InitTick+0x54>)
 8000966:	681a      	ldr	r2, [r3, #0]
 8000968:	4b12      	ldr	r3, [pc, #72]	; (80009b4 <HAL_InitTick+0x58>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	4619      	mov	r1, r3
 800096e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000972:	fbb3 f3f1 	udiv	r3, r3, r1
 8000976:	fbb2 f3f3 	udiv	r3, r2, r3
 800097a:	4618      	mov	r0, r3
 800097c:	f000 f95f 	bl	8000c3e <HAL_SYSTICK_Config>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000986:	2301      	movs	r3, #1
 8000988:	e00e      	b.n	80009a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	2b0f      	cmp	r3, #15
 800098e:	d80a      	bhi.n	80009a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000990:	2200      	movs	r2, #0
 8000992:	6879      	ldr	r1, [r7, #4]
 8000994:	f04f 30ff 	mov.w	r0, #4294967295
 8000998:	f000 f927 	bl	8000bea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800099c:	4a06      	ldr	r2, [pc, #24]	; (80009b8 <HAL_InitTick+0x5c>)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009a2:	2300      	movs	r3, #0
 80009a4:	e000      	b.n	80009a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009a6:	2301      	movs	r3, #1
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	3708      	adds	r7, #8
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	200000f0 	.word	0x200000f0
 80009b4:	200000f8 	.word	0x200000f8
 80009b8:	200000f4 	.word	0x200000f4

080009bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009c0:	4b05      	ldr	r3, [pc, #20]	; (80009d8 <HAL_IncTick+0x1c>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	461a      	mov	r2, r3
 80009c6:	4b05      	ldr	r3, [pc, #20]	; (80009dc <HAL_IncTick+0x20>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4413      	add	r3, r2
 80009cc:	4a03      	ldr	r2, [pc, #12]	; (80009dc <HAL_IncTick+0x20>)
 80009ce:	6013      	str	r3, [r2, #0]
}
 80009d0:	bf00      	nop
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bc80      	pop	{r7}
 80009d6:	4770      	bx	lr
 80009d8:	200000f8 	.word	0x200000f8
 80009dc:	200001d0 	.word	0x200001d0

080009e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  return uwTick;
 80009e4:	4b02      	ldr	r3, [pc, #8]	; (80009f0 <HAL_GetTick+0x10>)
 80009e6:	681b      	ldr	r3, [r3, #0]
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bc80      	pop	{r7}
 80009ee:	4770      	bx	lr
 80009f0:	200001d0 	.word	0x200001d0

080009f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009fc:	f7ff fff0 	bl	80009e0 <HAL_GetTick>
 8000a00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a0c:	d005      	beq.n	8000a1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a0e:	4b0a      	ldr	r3, [pc, #40]	; (8000a38 <HAL_Delay+0x44>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	461a      	mov	r2, r3
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	4413      	add	r3, r2
 8000a18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a1a:	bf00      	nop
 8000a1c:	f7ff ffe0 	bl	80009e0 <HAL_GetTick>
 8000a20:	4602      	mov	r2, r0
 8000a22:	68bb      	ldr	r3, [r7, #8]
 8000a24:	1ad3      	subs	r3, r2, r3
 8000a26:	68fa      	ldr	r2, [r7, #12]
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	d8f7      	bhi.n	8000a1c <HAL_Delay+0x28>
  {
  }
}
 8000a2c:	bf00      	nop
 8000a2e:	bf00      	nop
 8000a30:	3710      	adds	r7, #16
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	200000f8 	.word	0x200000f8

08000a3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	f003 0307 	and.w	r3, r3, #7
 8000a4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <__NVIC_SetPriorityGrouping+0x44>)
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a52:	68ba      	ldr	r2, [r7, #8]
 8000a54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a58:	4013      	ands	r3, r2
 8000a5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a6e:	4a04      	ldr	r2, [pc, #16]	; (8000a80 <__NVIC_SetPriorityGrouping+0x44>)
 8000a70:	68bb      	ldr	r3, [r7, #8]
 8000a72:	60d3      	str	r3, [r2, #12]
}
 8000a74:	bf00      	nop
 8000a76:	3714      	adds	r7, #20
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bc80      	pop	{r7}
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	e000ed00 	.word	0xe000ed00

08000a84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a88:	4b04      	ldr	r3, [pc, #16]	; (8000a9c <__NVIC_GetPriorityGrouping+0x18>)
 8000a8a:	68db      	ldr	r3, [r3, #12]
 8000a8c:	0a1b      	lsrs	r3, r3, #8
 8000a8e:	f003 0307 	and.w	r3, r3, #7
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bc80      	pop	{r7}
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	e000ed00 	.word	0xe000ed00

08000aa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	db0b      	blt.n	8000aca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	f003 021f 	and.w	r2, r3, #31
 8000ab8:	4906      	ldr	r1, [pc, #24]	; (8000ad4 <__NVIC_EnableIRQ+0x34>)
 8000aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000abe:	095b      	lsrs	r3, r3, #5
 8000ac0:	2001      	movs	r0, #1
 8000ac2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000aca:	bf00      	nop
 8000acc:	370c      	adds	r7, #12
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bc80      	pop	{r7}
 8000ad2:	4770      	bx	lr
 8000ad4:	e000e100 	.word	0xe000e100

08000ad8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	6039      	str	r1, [r7, #0]
 8000ae2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	db0a      	blt.n	8000b02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	b2da      	uxtb	r2, r3
 8000af0:	490c      	ldr	r1, [pc, #48]	; (8000b24 <__NVIC_SetPriority+0x4c>)
 8000af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af6:	0112      	lsls	r2, r2, #4
 8000af8:	b2d2      	uxtb	r2, r2
 8000afa:	440b      	add	r3, r1
 8000afc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b00:	e00a      	b.n	8000b18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	b2da      	uxtb	r2, r3
 8000b06:	4908      	ldr	r1, [pc, #32]	; (8000b28 <__NVIC_SetPriority+0x50>)
 8000b08:	79fb      	ldrb	r3, [r7, #7]
 8000b0a:	f003 030f 	and.w	r3, r3, #15
 8000b0e:	3b04      	subs	r3, #4
 8000b10:	0112      	lsls	r2, r2, #4
 8000b12:	b2d2      	uxtb	r2, r2
 8000b14:	440b      	add	r3, r1
 8000b16:	761a      	strb	r2, [r3, #24]
}
 8000b18:	bf00      	nop
 8000b1a:	370c      	adds	r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bc80      	pop	{r7}
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	e000e100 	.word	0xe000e100
 8000b28:	e000ed00 	.word	0xe000ed00

08000b2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b089      	sub	sp, #36	; 0x24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	60f8      	str	r0, [r7, #12]
 8000b34:	60b9      	str	r1, [r7, #8]
 8000b36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	f003 0307 	and.w	r3, r3, #7
 8000b3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b40:	69fb      	ldr	r3, [r7, #28]
 8000b42:	f1c3 0307 	rsb	r3, r3, #7
 8000b46:	2b04      	cmp	r3, #4
 8000b48:	bf28      	it	cs
 8000b4a:	2304      	movcs	r3, #4
 8000b4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b4e:	69fb      	ldr	r3, [r7, #28]
 8000b50:	3304      	adds	r3, #4
 8000b52:	2b06      	cmp	r3, #6
 8000b54:	d902      	bls.n	8000b5c <NVIC_EncodePriority+0x30>
 8000b56:	69fb      	ldr	r3, [r7, #28]
 8000b58:	3b03      	subs	r3, #3
 8000b5a:	e000      	b.n	8000b5e <NVIC_EncodePriority+0x32>
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b60:	f04f 32ff 	mov.w	r2, #4294967295
 8000b64:	69bb      	ldr	r3, [r7, #24]
 8000b66:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6a:	43da      	mvns	r2, r3
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	401a      	ands	r2, r3
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b74:	f04f 31ff 	mov.w	r1, #4294967295
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b7e:	43d9      	mvns	r1, r3
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b84:	4313      	orrs	r3, r2
         );
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3724      	adds	r7, #36	; 0x24
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bc80      	pop	{r7}
 8000b8e:	4770      	bx	lr

08000b90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	3b01      	subs	r3, #1
 8000b9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ba0:	d301      	bcc.n	8000ba6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e00f      	b.n	8000bc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ba6:	4a0a      	ldr	r2, [pc, #40]	; (8000bd0 <SysTick_Config+0x40>)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	3b01      	subs	r3, #1
 8000bac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bae:	210f      	movs	r1, #15
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb4:	f7ff ff90 	bl	8000ad8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bb8:	4b05      	ldr	r3, [pc, #20]	; (8000bd0 <SysTick_Config+0x40>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bbe:	4b04      	ldr	r3, [pc, #16]	; (8000bd0 <SysTick_Config+0x40>)
 8000bc0:	2207      	movs	r2, #7
 8000bc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	e000e010 	.word	0xe000e010

08000bd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bdc:	6878      	ldr	r0, [r7, #4]
 8000bde:	f7ff ff2d 	bl	8000a3c <__NVIC_SetPriorityGrouping>
}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}

08000bea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b086      	sub	sp, #24
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	60b9      	str	r1, [r7, #8]
 8000bf4:	607a      	str	r2, [r7, #4]
 8000bf6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bfc:	f7ff ff42 	bl	8000a84 <__NVIC_GetPriorityGrouping>
 8000c00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c02:	687a      	ldr	r2, [r7, #4]
 8000c04:	68b9      	ldr	r1, [r7, #8]
 8000c06:	6978      	ldr	r0, [r7, #20]
 8000c08:	f7ff ff90 	bl	8000b2c <NVIC_EncodePriority>
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c12:	4611      	mov	r1, r2
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff ff5f 	bl	8000ad8 <__NVIC_SetPriority>
}
 8000c1a:	bf00      	nop
 8000c1c:	3718      	adds	r7, #24
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b082      	sub	sp, #8
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	4603      	mov	r3, r0
 8000c2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff ff35 	bl	8000aa0 <__NVIC_EnableIRQ>
}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}

08000c3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c3e:	b580      	push	{r7, lr}
 8000c40:	b082      	sub	sp, #8
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f7ff ffa2 	bl	8000b90 <SysTick_Config>
 8000c4c:	4603      	mov	r3, r0
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000c56:	b480      	push	{r7}
 8000c58:	b085      	sub	sp, #20
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	2b02      	cmp	r3, #2
 8000c6c:	d008      	beq.n	8000c80 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2204      	movs	r2, #4
 8000c72:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2200      	movs	r2, #0
 8000c78:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	e020      	b.n	8000cc2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	681a      	ldr	r2, [r3, #0]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f022 020e 	bic.w	r2, r2, #14
 8000c8e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	681a      	ldr	r2, [r3, #0]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f022 0201 	bic.w	r2, r2, #1
 8000c9e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ca8:	2101      	movs	r1, #1
 8000caa:	fa01 f202 	lsl.w	r2, r1, r2
 8000cae:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3714      	adds	r7, #20
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bc80      	pop	{r7}
 8000cca:	4770      	bx	lr

08000ccc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	2b02      	cmp	r3, #2
 8000ce2:	d005      	beq.n	8000cf0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2204      	movs	r2, #4
 8000ce8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000cea:	2301      	movs	r3, #1
 8000cec:	73fb      	strb	r3, [r7, #15]
 8000cee:	e051      	b.n	8000d94 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f022 020e 	bic.w	r2, r2, #14
 8000cfe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f022 0201 	bic.w	r2, r2, #1
 8000d0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a22      	ldr	r2, [pc, #136]	; (8000da0 <HAL_DMA_Abort_IT+0xd4>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d029      	beq.n	8000d6e <HAL_DMA_Abort_IT+0xa2>
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4a21      	ldr	r2, [pc, #132]	; (8000da4 <HAL_DMA_Abort_IT+0xd8>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d022      	beq.n	8000d6a <HAL_DMA_Abort_IT+0x9e>
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a1f      	ldr	r2, [pc, #124]	; (8000da8 <HAL_DMA_Abort_IT+0xdc>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d01a      	beq.n	8000d64 <HAL_DMA_Abort_IT+0x98>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a1e      	ldr	r2, [pc, #120]	; (8000dac <HAL_DMA_Abort_IT+0xe0>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d012      	beq.n	8000d5e <HAL_DMA_Abort_IT+0x92>
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a1c      	ldr	r2, [pc, #112]	; (8000db0 <HAL_DMA_Abort_IT+0xe4>)
 8000d3e:	4293      	cmp	r3, r2
 8000d40:	d00a      	beq.n	8000d58 <HAL_DMA_Abort_IT+0x8c>
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a1b      	ldr	r2, [pc, #108]	; (8000db4 <HAL_DMA_Abort_IT+0xe8>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d102      	bne.n	8000d52 <HAL_DMA_Abort_IT+0x86>
 8000d4c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000d50:	e00e      	b.n	8000d70 <HAL_DMA_Abort_IT+0xa4>
 8000d52:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d56:	e00b      	b.n	8000d70 <HAL_DMA_Abort_IT+0xa4>
 8000d58:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d5c:	e008      	b.n	8000d70 <HAL_DMA_Abort_IT+0xa4>
 8000d5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d62:	e005      	b.n	8000d70 <HAL_DMA_Abort_IT+0xa4>
 8000d64:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d68:	e002      	b.n	8000d70 <HAL_DMA_Abort_IT+0xa4>
 8000d6a:	2310      	movs	r3, #16
 8000d6c:	e000      	b.n	8000d70 <HAL_DMA_Abort_IT+0xa4>
 8000d6e:	2301      	movs	r3, #1
 8000d70:	4a11      	ldr	r2, [pc, #68]	; (8000db8 <HAL_DMA_Abort_IT+0xec>)
 8000d72:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2201      	movs	r2, #1
 8000d78:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d003      	beq.n	8000d94 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d90:	6878      	ldr	r0, [r7, #4]
 8000d92:	4798      	blx	r3
    } 
  }
  return status;
 8000d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3710      	adds	r7, #16
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	40020008 	.word	0x40020008
 8000da4:	4002001c 	.word	0x4002001c
 8000da8:	40020030 	.word	0x40020030
 8000dac:	40020044 	.word	0x40020044
 8000db0:	40020058 	.word	0x40020058
 8000db4:	4002006c 	.word	0x4002006c
 8000db8:	40020000 	.word	0x40020000

08000dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b08b      	sub	sp, #44	; 0x2c
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dce:	e169      	b.n	80010a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	69fa      	ldr	r2, [r7, #28]
 8000de0:	4013      	ands	r3, r2
 8000de2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000de4:	69ba      	ldr	r2, [r7, #24]
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	f040 8158 	bne.w	800109e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	4a9a      	ldr	r2, [pc, #616]	; (800105c <HAL_GPIO_Init+0x2a0>)
 8000df4:	4293      	cmp	r3, r2
 8000df6:	d05e      	beq.n	8000eb6 <HAL_GPIO_Init+0xfa>
 8000df8:	4a98      	ldr	r2, [pc, #608]	; (800105c <HAL_GPIO_Init+0x2a0>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d875      	bhi.n	8000eea <HAL_GPIO_Init+0x12e>
 8000dfe:	4a98      	ldr	r2, [pc, #608]	; (8001060 <HAL_GPIO_Init+0x2a4>)
 8000e00:	4293      	cmp	r3, r2
 8000e02:	d058      	beq.n	8000eb6 <HAL_GPIO_Init+0xfa>
 8000e04:	4a96      	ldr	r2, [pc, #600]	; (8001060 <HAL_GPIO_Init+0x2a4>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d86f      	bhi.n	8000eea <HAL_GPIO_Init+0x12e>
 8000e0a:	4a96      	ldr	r2, [pc, #600]	; (8001064 <HAL_GPIO_Init+0x2a8>)
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d052      	beq.n	8000eb6 <HAL_GPIO_Init+0xfa>
 8000e10:	4a94      	ldr	r2, [pc, #592]	; (8001064 <HAL_GPIO_Init+0x2a8>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d869      	bhi.n	8000eea <HAL_GPIO_Init+0x12e>
 8000e16:	4a94      	ldr	r2, [pc, #592]	; (8001068 <HAL_GPIO_Init+0x2ac>)
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	d04c      	beq.n	8000eb6 <HAL_GPIO_Init+0xfa>
 8000e1c:	4a92      	ldr	r2, [pc, #584]	; (8001068 <HAL_GPIO_Init+0x2ac>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d863      	bhi.n	8000eea <HAL_GPIO_Init+0x12e>
 8000e22:	4a92      	ldr	r2, [pc, #584]	; (800106c <HAL_GPIO_Init+0x2b0>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d046      	beq.n	8000eb6 <HAL_GPIO_Init+0xfa>
 8000e28:	4a90      	ldr	r2, [pc, #576]	; (800106c <HAL_GPIO_Init+0x2b0>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d85d      	bhi.n	8000eea <HAL_GPIO_Init+0x12e>
 8000e2e:	2b12      	cmp	r3, #18
 8000e30:	d82a      	bhi.n	8000e88 <HAL_GPIO_Init+0xcc>
 8000e32:	2b12      	cmp	r3, #18
 8000e34:	d859      	bhi.n	8000eea <HAL_GPIO_Init+0x12e>
 8000e36:	a201      	add	r2, pc, #4	; (adr r2, 8000e3c <HAL_GPIO_Init+0x80>)
 8000e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e3c:	08000eb7 	.word	0x08000eb7
 8000e40:	08000e91 	.word	0x08000e91
 8000e44:	08000ea3 	.word	0x08000ea3
 8000e48:	08000ee5 	.word	0x08000ee5
 8000e4c:	08000eeb 	.word	0x08000eeb
 8000e50:	08000eeb 	.word	0x08000eeb
 8000e54:	08000eeb 	.word	0x08000eeb
 8000e58:	08000eeb 	.word	0x08000eeb
 8000e5c:	08000eeb 	.word	0x08000eeb
 8000e60:	08000eeb 	.word	0x08000eeb
 8000e64:	08000eeb 	.word	0x08000eeb
 8000e68:	08000eeb 	.word	0x08000eeb
 8000e6c:	08000eeb 	.word	0x08000eeb
 8000e70:	08000eeb 	.word	0x08000eeb
 8000e74:	08000eeb 	.word	0x08000eeb
 8000e78:	08000eeb 	.word	0x08000eeb
 8000e7c:	08000eeb 	.word	0x08000eeb
 8000e80:	08000e99 	.word	0x08000e99
 8000e84:	08000ead 	.word	0x08000ead
 8000e88:	4a79      	ldr	r2, [pc, #484]	; (8001070 <HAL_GPIO_Init+0x2b4>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d013      	beq.n	8000eb6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e8e:	e02c      	b.n	8000eea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	623b      	str	r3, [r7, #32]
          break;
 8000e96:	e029      	b.n	8000eec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	3304      	adds	r3, #4
 8000e9e:	623b      	str	r3, [r7, #32]
          break;
 8000ea0:	e024      	b.n	8000eec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	68db      	ldr	r3, [r3, #12]
 8000ea6:	3308      	adds	r3, #8
 8000ea8:	623b      	str	r3, [r7, #32]
          break;
 8000eaa:	e01f      	b.n	8000eec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	330c      	adds	r3, #12
 8000eb2:	623b      	str	r3, [r7, #32]
          break;
 8000eb4:	e01a      	b.n	8000eec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	689b      	ldr	r3, [r3, #8]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d102      	bne.n	8000ec4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ebe:	2304      	movs	r3, #4
 8000ec0:	623b      	str	r3, [r7, #32]
          break;
 8000ec2:	e013      	b.n	8000eec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	689b      	ldr	r3, [r3, #8]
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d105      	bne.n	8000ed8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ecc:	2308      	movs	r3, #8
 8000ece:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	69fa      	ldr	r2, [r7, #28]
 8000ed4:	611a      	str	r2, [r3, #16]
          break;
 8000ed6:	e009      	b.n	8000eec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ed8:	2308      	movs	r3, #8
 8000eda:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	69fa      	ldr	r2, [r7, #28]
 8000ee0:	615a      	str	r2, [r3, #20]
          break;
 8000ee2:	e003      	b.n	8000eec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	623b      	str	r3, [r7, #32]
          break;
 8000ee8:	e000      	b.n	8000eec <HAL_GPIO_Init+0x130>
          break;
 8000eea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000eec:	69bb      	ldr	r3, [r7, #24]
 8000eee:	2bff      	cmp	r3, #255	; 0xff
 8000ef0:	d801      	bhi.n	8000ef6 <HAL_GPIO_Init+0x13a>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	e001      	b.n	8000efa <HAL_GPIO_Init+0x13e>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	3304      	adds	r3, #4
 8000efa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000efc:	69bb      	ldr	r3, [r7, #24]
 8000efe:	2bff      	cmp	r3, #255	; 0xff
 8000f00:	d802      	bhi.n	8000f08 <HAL_GPIO_Init+0x14c>
 8000f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f04:	009b      	lsls	r3, r3, #2
 8000f06:	e002      	b.n	8000f0e <HAL_GPIO_Init+0x152>
 8000f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f0a:	3b08      	subs	r3, #8
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	681a      	ldr	r2, [r3, #0]
 8000f14:	210f      	movs	r1, #15
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	fa01 f303 	lsl.w	r3, r1, r3
 8000f1c:	43db      	mvns	r3, r3
 8000f1e:	401a      	ands	r2, r3
 8000f20:	6a39      	ldr	r1, [r7, #32]
 8000f22:	693b      	ldr	r3, [r7, #16]
 8000f24:	fa01 f303 	lsl.w	r3, r1, r3
 8000f28:	431a      	orrs	r2, r3
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	f000 80b1 	beq.w	800109e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f3c:	4b4d      	ldr	r3, [pc, #308]	; (8001074 <HAL_GPIO_Init+0x2b8>)
 8000f3e:	699b      	ldr	r3, [r3, #24]
 8000f40:	4a4c      	ldr	r2, [pc, #304]	; (8001074 <HAL_GPIO_Init+0x2b8>)
 8000f42:	f043 0301 	orr.w	r3, r3, #1
 8000f46:	6193      	str	r3, [r2, #24]
 8000f48:	4b4a      	ldr	r3, [pc, #296]	; (8001074 <HAL_GPIO_Init+0x2b8>)
 8000f4a:	699b      	ldr	r3, [r3, #24]
 8000f4c:	f003 0301 	and.w	r3, r3, #1
 8000f50:	60bb      	str	r3, [r7, #8]
 8000f52:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f54:	4a48      	ldr	r2, [pc, #288]	; (8001078 <HAL_GPIO_Init+0x2bc>)
 8000f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f58:	089b      	lsrs	r3, r3, #2
 8000f5a:	3302      	adds	r3, #2
 8000f5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f60:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f64:	f003 0303 	and.w	r3, r3, #3
 8000f68:	009b      	lsls	r3, r3, #2
 8000f6a:	220f      	movs	r2, #15
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	43db      	mvns	r3, r3
 8000f72:	68fa      	ldr	r2, [r7, #12]
 8000f74:	4013      	ands	r3, r2
 8000f76:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	4a40      	ldr	r2, [pc, #256]	; (800107c <HAL_GPIO_Init+0x2c0>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d013      	beq.n	8000fa8 <HAL_GPIO_Init+0x1ec>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4a3f      	ldr	r2, [pc, #252]	; (8001080 <HAL_GPIO_Init+0x2c4>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d00d      	beq.n	8000fa4 <HAL_GPIO_Init+0x1e8>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4a3e      	ldr	r2, [pc, #248]	; (8001084 <HAL_GPIO_Init+0x2c8>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d007      	beq.n	8000fa0 <HAL_GPIO_Init+0x1e4>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	4a3d      	ldr	r2, [pc, #244]	; (8001088 <HAL_GPIO_Init+0x2cc>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d101      	bne.n	8000f9c <HAL_GPIO_Init+0x1e0>
 8000f98:	2303      	movs	r3, #3
 8000f9a:	e006      	b.n	8000faa <HAL_GPIO_Init+0x1ee>
 8000f9c:	2304      	movs	r3, #4
 8000f9e:	e004      	b.n	8000faa <HAL_GPIO_Init+0x1ee>
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	e002      	b.n	8000faa <HAL_GPIO_Init+0x1ee>
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	e000      	b.n	8000faa <HAL_GPIO_Init+0x1ee>
 8000fa8:	2300      	movs	r3, #0
 8000faa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fac:	f002 0203 	and.w	r2, r2, #3
 8000fb0:	0092      	lsls	r2, r2, #2
 8000fb2:	4093      	lsls	r3, r2
 8000fb4:	68fa      	ldr	r2, [r7, #12]
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000fba:	492f      	ldr	r1, [pc, #188]	; (8001078 <HAL_GPIO_Init+0x2bc>)
 8000fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fbe:	089b      	lsrs	r3, r3, #2
 8000fc0:	3302      	adds	r3, #2
 8000fc2:	68fa      	ldr	r2, [r7, #12]
 8000fc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d006      	beq.n	8000fe2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000fd4:	4b2d      	ldr	r3, [pc, #180]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8000fd6:	689a      	ldr	r2, [r3, #8]
 8000fd8:	492c      	ldr	r1, [pc, #176]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8000fda:	69bb      	ldr	r3, [r7, #24]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	608b      	str	r3, [r1, #8]
 8000fe0:	e006      	b.n	8000ff0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000fe2:	4b2a      	ldr	r3, [pc, #168]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8000fe4:	689a      	ldr	r2, [r3, #8]
 8000fe6:	69bb      	ldr	r3, [r7, #24]
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	4928      	ldr	r1, [pc, #160]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8000fec:	4013      	ands	r3, r2
 8000fee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d006      	beq.n	800100a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ffc:	4b23      	ldr	r3, [pc, #140]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8000ffe:	68da      	ldr	r2, [r3, #12]
 8001000:	4922      	ldr	r1, [pc, #136]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	4313      	orrs	r3, r2
 8001006:	60cb      	str	r3, [r1, #12]
 8001008:	e006      	b.n	8001018 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800100a:	4b20      	ldr	r3, [pc, #128]	; (800108c <HAL_GPIO_Init+0x2d0>)
 800100c:	68da      	ldr	r2, [r3, #12]
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	43db      	mvns	r3, r3
 8001012:	491e      	ldr	r1, [pc, #120]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8001014:	4013      	ands	r3, r2
 8001016:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001020:	2b00      	cmp	r3, #0
 8001022:	d006      	beq.n	8001032 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001024:	4b19      	ldr	r3, [pc, #100]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8001026:	685a      	ldr	r2, [r3, #4]
 8001028:	4918      	ldr	r1, [pc, #96]	; (800108c <HAL_GPIO_Init+0x2d0>)
 800102a:	69bb      	ldr	r3, [r7, #24]
 800102c:	4313      	orrs	r3, r2
 800102e:	604b      	str	r3, [r1, #4]
 8001030:	e006      	b.n	8001040 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001032:	4b16      	ldr	r3, [pc, #88]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8001034:	685a      	ldr	r2, [r3, #4]
 8001036:	69bb      	ldr	r3, [r7, #24]
 8001038:	43db      	mvns	r3, r3
 800103a:	4914      	ldr	r1, [pc, #80]	; (800108c <HAL_GPIO_Init+0x2d0>)
 800103c:	4013      	ands	r3, r2
 800103e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001048:	2b00      	cmp	r3, #0
 800104a:	d021      	beq.n	8001090 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800104c:	4b0f      	ldr	r3, [pc, #60]	; (800108c <HAL_GPIO_Init+0x2d0>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	490e      	ldr	r1, [pc, #56]	; (800108c <HAL_GPIO_Init+0x2d0>)
 8001052:	69bb      	ldr	r3, [r7, #24]
 8001054:	4313      	orrs	r3, r2
 8001056:	600b      	str	r3, [r1, #0]
 8001058:	e021      	b.n	800109e <HAL_GPIO_Init+0x2e2>
 800105a:	bf00      	nop
 800105c:	10320000 	.word	0x10320000
 8001060:	10310000 	.word	0x10310000
 8001064:	10220000 	.word	0x10220000
 8001068:	10210000 	.word	0x10210000
 800106c:	10120000 	.word	0x10120000
 8001070:	10110000 	.word	0x10110000
 8001074:	40021000 	.word	0x40021000
 8001078:	40010000 	.word	0x40010000
 800107c:	40010800 	.word	0x40010800
 8001080:	40010c00 	.word	0x40010c00
 8001084:	40011000 	.word	0x40011000
 8001088:	40011400 	.word	0x40011400
 800108c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001090:	4b0b      	ldr	r3, [pc, #44]	; (80010c0 <HAL_GPIO_Init+0x304>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	43db      	mvns	r3, r3
 8001098:	4909      	ldr	r1, [pc, #36]	; (80010c0 <HAL_GPIO_Init+0x304>)
 800109a:	4013      	ands	r3, r2
 800109c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800109e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a0:	3301      	adds	r3, #1
 80010a2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010aa:	fa22 f303 	lsr.w	r3, r2, r3
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	f47f ae8e 	bne.w	8000dd0 <HAL_GPIO_Init+0x14>
  }
}
 80010b4:	bf00      	nop
 80010b6:	bf00      	nop
 80010b8:	372c      	adds	r7, #44	; 0x2c
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bc80      	pop	{r7}
 80010be:	4770      	bx	lr
 80010c0:	40010400 	.word	0x40010400

080010c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	807b      	strh	r3, [r7, #2]
 80010d0:	4613      	mov	r3, r2
 80010d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010d4:	787b      	ldrb	r3, [r7, #1]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d003      	beq.n	80010e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010da:	887a      	ldrh	r2, [r7, #2]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80010e0:	e003      	b.n	80010ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80010e2:	887b      	ldrh	r3, [r7, #2]
 80010e4:	041a      	lsls	r2, r3, #16
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	611a      	str	r2, [r3, #16]
}
 80010ea:	bf00      	nop
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bc80      	pop	{r7}
 80010f2:	4770      	bx	lr

080010f4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b085      	sub	sp, #20
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001106:	887a      	ldrh	r2, [r7, #2]
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	4013      	ands	r3, r2
 800110c:	041a      	lsls	r2, r3, #16
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	43d9      	mvns	r1, r3
 8001112:	887b      	ldrh	r3, [r7, #2]
 8001114:	400b      	ands	r3, r1
 8001116:	431a      	orrs	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	611a      	str	r2, [r3, #16]
}
 800111c:	bf00      	nop
 800111e:	3714      	adds	r7, #20
 8001120:	46bd      	mov	sp, r7
 8001122:	bc80      	pop	{r7}
 8001124:	4770      	bx	lr
	...

08001128 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d101      	bne.n	800113a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001136:	2301      	movs	r3, #1
 8001138:	e272      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	2b00      	cmp	r3, #0
 8001144:	f000 8087 	beq.w	8001256 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001148:	4b92      	ldr	r3, [pc, #584]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f003 030c 	and.w	r3, r3, #12
 8001150:	2b04      	cmp	r3, #4
 8001152:	d00c      	beq.n	800116e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001154:	4b8f      	ldr	r3, [pc, #572]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f003 030c 	and.w	r3, r3, #12
 800115c:	2b08      	cmp	r3, #8
 800115e:	d112      	bne.n	8001186 <HAL_RCC_OscConfig+0x5e>
 8001160:	4b8c      	ldr	r3, [pc, #560]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001168:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800116c:	d10b      	bne.n	8001186 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800116e:	4b89      	ldr	r3, [pc, #548]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d06c      	beq.n	8001254 <HAL_RCC_OscConfig+0x12c>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d168      	bne.n	8001254 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e24c      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800118e:	d106      	bne.n	800119e <HAL_RCC_OscConfig+0x76>
 8001190:	4b80      	ldr	r3, [pc, #512]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a7f      	ldr	r2, [pc, #508]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001196:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800119a:	6013      	str	r3, [r2, #0]
 800119c:	e02e      	b.n	80011fc <HAL_RCC_OscConfig+0xd4>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d10c      	bne.n	80011c0 <HAL_RCC_OscConfig+0x98>
 80011a6:	4b7b      	ldr	r3, [pc, #492]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a7a      	ldr	r2, [pc, #488]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011b0:	6013      	str	r3, [r2, #0]
 80011b2:	4b78      	ldr	r3, [pc, #480]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a77      	ldr	r2, [pc, #476]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011bc:	6013      	str	r3, [r2, #0]
 80011be:	e01d      	b.n	80011fc <HAL_RCC_OscConfig+0xd4>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011c8:	d10c      	bne.n	80011e4 <HAL_RCC_OscConfig+0xbc>
 80011ca:	4b72      	ldr	r3, [pc, #456]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a71      	ldr	r2, [pc, #452]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011d4:	6013      	str	r3, [r2, #0]
 80011d6:	4b6f      	ldr	r3, [pc, #444]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a6e      	ldr	r2, [pc, #440]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011e0:	6013      	str	r3, [r2, #0]
 80011e2:	e00b      	b.n	80011fc <HAL_RCC_OscConfig+0xd4>
 80011e4:	4b6b      	ldr	r3, [pc, #428]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a6a      	ldr	r2, [pc, #424]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011ee:	6013      	str	r3, [r2, #0]
 80011f0:	4b68      	ldr	r3, [pc, #416]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a67      	ldr	r2, [pc, #412]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d013      	beq.n	800122c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001204:	f7ff fbec 	bl	80009e0 <HAL_GetTick>
 8001208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800120a:	e008      	b.n	800121e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800120c:	f7ff fbe8 	bl	80009e0 <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	2b64      	cmp	r3, #100	; 0x64
 8001218:	d901      	bls.n	800121e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e200      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800121e:	4b5d      	ldr	r3, [pc, #372]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0f0      	beq.n	800120c <HAL_RCC_OscConfig+0xe4>
 800122a:	e014      	b.n	8001256 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122c:	f7ff fbd8 	bl	80009e0 <HAL_GetTick>
 8001230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001232:	e008      	b.n	8001246 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001234:	f7ff fbd4 	bl	80009e0 <HAL_GetTick>
 8001238:	4602      	mov	r2, r0
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b64      	cmp	r3, #100	; 0x64
 8001240:	d901      	bls.n	8001246 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e1ec      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001246:	4b53      	ldr	r3, [pc, #332]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1f0      	bne.n	8001234 <HAL_RCC_OscConfig+0x10c>
 8001252:	e000      	b.n	8001256 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001254:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0302 	and.w	r3, r3, #2
 800125e:	2b00      	cmp	r3, #0
 8001260:	d063      	beq.n	800132a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001262:	4b4c      	ldr	r3, [pc, #304]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	f003 030c 	and.w	r3, r3, #12
 800126a:	2b00      	cmp	r3, #0
 800126c:	d00b      	beq.n	8001286 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800126e:	4b49      	ldr	r3, [pc, #292]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f003 030c 	and.w	r3, r3, #12
 8001276:	2b08      	cmp	r3, #8
 8001278:	d11c      	bne.n	80012b4 <HAL_RCC_OscConfig+0x18c>
 800127a:	4b46      	ldr	r3, [pc, #280]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d116      	bne.n	80012b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001286:	4b43      	ldr	r3, [pc, #268]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 0302 	and.w	r3, r3, #2
 800128e:	2b00      	cmp	r3, #0
 8001290:	d005      	beq.n	800129e <HAL_RCC_OscConfig+0x176>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	691b      	ldr	r3, [r3, #16]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d001      	beq.n	800129e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e1c0      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800129e:	4b3d      	ldr	r3, [pc, #244]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	695b      	ldr	r3, [r3, #20]
 80012aa:	00db      	lsls	r3, r3, #3
 80012ac:	4939      	ldr	r1, [pc, #228]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80012ae:	4313      	orrs	r3, r2
 80012b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012b2:	e03a      	b.n	800132a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	691b      	ldr	r3, [r3, #16]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d020      	beq.n	80012fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012bc:	4b36      	ldr	r3, [pc, #216]	; (8001398 <HAL_RCC_OscConfig+0x270>)
 80012be:	2201      	movs	r2, #1
 80012c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c2:	f7ff fb8d 	bl	80009e0 <HAL_GetTick>
 80012c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012c8:	e008      	b.n	80012dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012ca:	f7ff fb89 	bl	80009e0 <HAL_GetTick>
 80012ce:	4602      	mov	r2, r0
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	1ad3      	subs	r3, r2, r3
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d901      	bls.n	80012dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80012d8:	2303      	movs	r3, #3
 80012da:	e1a1      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012dc:	4b2d      	ldr	r3, [pc, #180]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d0f0      	beq.n	80012ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012e8:	4b2a      	ldr	r3, [pc, #168]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	695b      	ldr	r3, [r3, #20]
 80012f4:	00db      	lsls	r3, r3, #3
 80012f6:	4927      	ldr	r1, [pc, #156]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80012f8:	4313      	orrs	r3, r2
 80012fa:	600b      	str	r3, [r1, #0]
 80012fc:	e015      	b.n	800132a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012fe:	4b26      	ldr	r3, [pc, #152]	; (8001398 <HAL_RCC_OscConfig+0x270>)
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001304:	f7ff fb6c 	bl	80009e0 <HAL_GetTick>
 8001308:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800130a:	e008      	b.n	800131e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800130c:	f7ff fb68 	bl	80009e0 <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	2b02      	cmp	r3, #2
 8001318:	d901      	bls.n	800131e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e180      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800131e:	4b1d      	ldr	r3, [pc, #116]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1f0      	bne.n	800130c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 0308 	and.w	r3, r3, #8
 8001332:	2b00      	cmp	r3, #0
 8001334:	d03a      	beq.n	80013ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	699b      	ldr	r3, [r3, #24]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d019      	beq.n	8001372 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800133e:	4b17      	ldr	r3, [pc, #92]	; (800139c <HAL_RCC_OscConfig+0x274>)
 8001340:	2201      	movs	r2, #1
 8001342:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001344:	f7ff fb4c 	bl	80009e0 <HAL_GetTick>
 8001348:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800134a:	e008      	b.n	800135e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800134c:	f7ff fb48 	bl	80009e0 <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b02      	cmp	r3, #2
 8001358:	d901      	bls.n	800135e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e160      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800135e:	4b0d      	ldr	r3, [pc, #52]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	2b00      	cmp	r3, #0
 8001368:	d0f0      	beq.n	800134c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800136a:	2001      	movs	r0, #1
 800136c:	f000 face 	bl	800190c <RCC_Delay>
 8001370:	e01c      	b.n	80013ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001372:	4b0a      	ldr	r3, [pc, #40]	; (800139c <HAL_RCC_OscConfig+0x274>)
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001378:	f7ff fb32 	bl	80009e0 <HAL_GetTick>
 800137c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800137e:	e00f      	b.n	80013a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001380:	f7ff fb2e 	bl	80009e0 <HAL_GetTick>
 8001384:	4602      	mov	r2, r0
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	2b02      	cmp	r3, #2
 800138c:	d908      	bls.n	80013a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800138e:	2303      	movs	r3, #3
 8001390:	e146      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
 8001392:	bf00      	nop
 8001394:	40021000 	.word	0x40021000
 8001398:	42420000 	.word	0x42420000
 800139c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013a0:	4b92      	ldr	r3, [pc, #584]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80013a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a4:	f003 0302 	and.w	r3, r3, #2
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d1e9      	bne.n	8001380 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0304 	and.w	r3, r3, #4
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	f000 80a6 	beq.w	8001506 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013ba:	2300      	movs	r3, #0
 80013bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013be:	4b8b      	ldr	r3, [pc, #556]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d10d      	bne.n	80013e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013ca:	4b88      	ldr	r3, [pc, #544]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	4a87      	ldr	r2, [pc, #540]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80013d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d4:	61d3      	str	r3, [r2, #28]
 80013d6:	4b85      	ldr	r3, [pc, #532]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013de:	60bb      	str	r3, [r7, #8]
 80013e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013e2:	2301      	movs	r3, #1
 80013e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013e6:	4b82      	ldr	r3, [pc, #520]	; (80015f0 <HAL_RCC_OscConfig+0x4c8>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d118      	bne.n	8001424 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013f2:	4b7f      	ldr	r3, [pc, #508]	; (80015f0 <HAL_RCC_OscConfig+0x4c8>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a7e      	ldr	r2, [pc, #504]	; (80015f0 <HAL_RCC_OscConfig+0x4c8>)
 80013f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013fe:	f7ff faef 	bl	80009e0 <HAL_GetTick>
 8001402:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001404:	e008      	b.n	8001418 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001406:	f7ff faeb 	bl	80009e0 <HAL_GetTick>
 800140a:	4602      	mov	r2, r0
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	2b64      	cmp	r3, #100	; 0x64
 8001412:	d901      	bls.n	8001418 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	e103      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001418:	4b75      	ldr	r3, [pc, #468]	; (80015f0 <HAL_RCC_OscConfig+0x4c8>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001420:	2b00      	cmp	r3, #0
 8001422:	d0f0      	beq.n	8001406 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d106      	bne.n	800143a <HAL_RCC_OscConfig+0x312>
 800142c:	4b6f      	ldr	r3, [pc, #444]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 800142e:	6a1b      	ldr	r3, [r3, #32]
 8001430:	4a6e      	ldr	r2, [pc, #440]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001432:	f043 0301 	orr.w	r3, r3, #1
 8001436:	6213      	str	r3, [r2, #32]
 8001438:	e02d      	b.n	8001496 <HAL_RCC_OscConfig+0x36e>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	68db      	ldr	r3, [r3, #12]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d10c      	bne.n	800145c <HAL_RCC_OscConfig+0x334>
 8001442:	4b6a      	ldr	r3, [pc, #424]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001444:	6a1b      	ldr	r3, [r3, #32]
 8001446:	4a69      	ldr	r2, [pc, #420]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001448:	f023 0301 	bic.w	r3, r3, #1
 800144c:	6213      	str	r3, [r2, #32]
 800144e:	4b67      	ldr	r3, [pc, #412]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001450:	6a1b      	ldr	r3, [r3, #32]
 8001452:	4a66      	ldr	r2, [pc, #408]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001454:	f023 0304 	bic.w	r3, r3, #4
 8001458:	6213      	str	r3, [r2, #32]
 800145a:	e01c      	b.n	8001496 <HAL_RCC_OscConfig+0x36e>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	2b05      	cmp	r3, #5
 8001462:	d10c      	bne.n	800147e <HAL_RCC_OscConfig+0x356>
 8001464:	4b61      	ldr	r3, [pc, #388]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001466:	6a1b      	ldr	r3, [r3, #32]
 8001468:	4a60      	ldr	r2, [pc, #384]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 800146a:	f043 0304 	orr.w	r3, r3, #4
 800146e:	6213      	str	r3, [r2, #32]
 8001470:	4b5e      	ldr	r3, [pc, #376]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001472:	6a1b      	ldr	r3, [r3, #32]
 8001474:	4a5d      	ldr	r2, [pc, #372]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001476:	f043 0301 	orr.w	r3, r3, #1
 800147a:	6213      	str	r3, [r2, #32]
 800147c:	e00b      	b.n	8001496 <HAL_RCC_OscConfig+0x36e>
 800147e:	4b5b      	ldr	r3, [pc, #364]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001480:	6a1b      	ldr	r3, [r3, #32]
 8001482:	4a5a      	ldr	r2, [pc, #360]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001484:	f023 0301 	bic.w	r3, r3, #1
 8001488:	6213      	str	r3, [r2, #32]
 800148a:	4b58      	ldr	r3, [pc, #352]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 800148c:	6a1b      	ldr	r3, [r3, #32]
 800148e:	4a57      	ldr	r2, [pc, #348]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001490:	f023 0304 	bic.w	r3, r3, #4
 8001494:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d015      	beq.n	80014ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800149e:	f7ff fa9f 	bl	80009e0 <HAL_GetTick>
 80014a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014a4:	e00a      	b.n	80014bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014a6:	f7ff fa9b 	bl	80009e0 <HAL_GetTick>
 80014aa:	4602      	mov	r2, r0
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d901      	bls.n	80014bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e0b1      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014bc:	4b4b      	ldr	r3, [pc, #300]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80014be:	6a1b      	ldr	r3, [r3, #32]
 80014c0:	f003 0302 	and.w	r3, r3, #2
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d0ee      	beq.n	80014a6 <HAL_RCC_OscConfig+0x37e>
 80014c8:	e014      	b.n	80014f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ca:	f7ff fa89 	bl	80009e0 <HAL_GetTick>
 80014ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014d0:	e00a      	b.n	80014e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014d2:	f7ff fa85 	bl	80009e0 <HAL_GetTick>
 80014d6:	4602      	mov	r2, r0
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d901      	bls.n	80014e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e09b      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014e8:	4b40      	ldr	r3, [pc, #256]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80014ea:	6a1b      	ldr	r3, [r3, #32]
 80014ec:	f003 0302 	and.w	r3, r3, #2
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d1ee      	bne.n	80014d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80014f4:	7dfb      	ldrb	r3, [r7, #23]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d105      	bne.n	8001506 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014fa:	4b3c      	ldr	r3, [pc, #240]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80014fc:	69db      	ldr	r3, [r3, #28]
 80014fe:	4a3b      	ldr	r2, [pc, #236]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001500:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001504:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	69db      	ldr	r3, [r3, #28]
 800150a:	2b00      	cmp	r3, #0
 800150c:	f000 8087 	beq.w	800161e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001510:	4b36      	ldr	r3, [pc, #216]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f003 030c 	and.w	r3, r3, #12
 8001518:	2b08      	cmp	r3, #8
 800151a:	d061      	beq.n	80015e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	69db      	ldr	r3, [r3, #28]
 8001520:	2b02      	cmp	r3, #2
 8001522:	d146      	bne.n	80015b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001524:	4b33      	ldr	r3, [pc, #204]	; (80015f4 <HAL_RCC_OscConfig+0x4cc>)
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800152a:	f7ff fa59 	bl	80009e0 <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001532:	f7ff fa55 	bl	80009e0 <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e06d      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001544:	4b29      	ldr	r3, [pc, #164]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800154c:	2b00      	cmp	r3, #0
 800154e:	d1f0      	bne.n	8001532 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6a1b      	ldr	r3, [r3, #32]
 8001554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001558:	d108      	bne.n	800156c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800155a:	4b24      	ldr	r3, [pc, #144]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	4921      	ldr	r1, [pc, #132]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001568:	4313      	orrs	r3, r2
 800156a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800156c:	4b1f      	ldr	r3, [pc, #124]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6a19      	ldr	r1, [r3, #32]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157c:	430b      	orrs	r3, r1
 800157e:	491b      	ldr	r1, [pc, #108]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 8001580:	4313      	orrs	r3, r2
 8001582:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001584:	4b1b      	ldr	r3, [pc, #108]	; (80015f4 <HAL_RCC_OscConfig+0x4cc>)
 8001586:	2201      	movs	r2, #1
 8001588:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800158a:	f7ff fa29 	bl	80009e0 <HAL_GetTick>
 800158e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001590:	e008      	b.n	80015a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001592:	f7ff fa25 	bl	80009e0 <HAL_GetTick>
 8001596:	4602      	mov	r2, r0
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	2b02      	cmp	r3, #2
 800159e:	d901      	bls.n	80015a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80015a0:	2303      	movs	r3, #3
 80015a2:	e03d      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015a4:	4b11      	ldr	r3, [pc, #68]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d0f0      	beq.n	8001592 <HAL_RCC_OscConfig+0x46a>
 80015b0:	e035      	b.n	800161e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015b2:	4b10      	ldr	r3, [pc, #64]	; (80015f4 <HAL_RCC_OscConfig+0x4cc>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b8:	f7ff fa12 	bl	80009e0 <HAL_GetTick>
 80015bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015be:	e008      	b.n	80015d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015c0:	f7ff fa0e 	bl	80009e0 <HAL_GetTick>
 80015c4:	4602      	mov	r2, r0
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d901      	bls.n	80015d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80015ce:	2303      	movs	r3, #3
 80015d0:	e026      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015d2:	4b06      	ldr	r3, [pc, #24]	; (80015ec <HAL_RCC_OscConfig+0x4c4>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d1f0      	bne.n	80015c0 <HAL_RCC_OscConfig+0x498>
 80015de:	e01e      	b.n	800161e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	69db      	ldr	r3, [r3, #28]
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d107      	bne.n	80015f8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e019      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
 80015ec:	40021000 	.word	0x40021000
 80015f0:	40007000 	.word	0x40007000
 80015f4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80015f8:	4b0b      	ldr	r3, [pc, #44]	; (8001628 <HAL_RCC_OscConfig+0x500>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6a1b      	ldr	r3, [r3, #32]
 8001608:	429a      	cmp	r2, r3
 800160a:	d106      	bne.n	800161a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001616:	429a      	cmp	r2, r3
 8001618:	d001      	beq.n	800161e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e000      	b.n	8001620 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800161e:	2300      	movs	r3, #0
}
 8001620:	4618      	mov	r0, r3
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40021000 	.word	0x40021000

0800162c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d101      	bne.n	8001640 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	e0d0      	b.n	80017e2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001640:	4b6a      	ldr	r3, [pc, #424]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 0307 	and.w	r3, r3, #7
 8001648:	683a      	ldr	r2, [r7, #0]
 800164a:	429a      	cmp	r2, r3
 800164c:	d910      	bls.n	8001670 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800164e:	4b67      	ldr	r3, [pc, #412]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f023 0207 	bic.w	r2, r3, #7
 8001656:	4965      	ldr	r1, [pc, #404]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	4313      	orrs	r3, r2
 800165c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800165e:	4b63      	ldr	r3, [pc, #396]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 0307 	and.w	r3, r3, #7
 8001666:	683a      	ldr	r2, [r7, #0]
 8001668:	429a      	cmp	r2, r3
 800166a:	d001      	beq.n	8001670 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e0b8      	b.n	80017e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0302 	and.w	r3, r3, #2
 8001678:	2b00      	cmp	r3, #0
 800167a:	d020      	beq.n	80016be <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 0304 	and.w	r3, r3, #4
 8001684:	2b00      	cmp	r3, #0
 8001686:	d005      	beq.n	8001694 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001688:	4b59      	ldr	r3, [pc, #356]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	4a58      	ldr	r2, [pc, #352]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 800168e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001692:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f003 0308 	and.w	r3, r3, #8
 800169c:	2b00      	cmp	r3, #0
 800169e:	d005      	beq.n	80016ac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016a0:	4b53      	ldr	r3, [pc, #332]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	4a52      	ldr	r2, [pc, #328]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80016a6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80016aa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016ac:	4b50      	ldr	r3, [pc, #320]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	494d      	ldr	r1, [pc, #308]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80016ba:	4313      	orrs	r3, r2
 80016bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d040      	beq.n	800174c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d107      	bne.n	80016e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016d2:	4b47      	ldr	r3, [pc, #284]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d115      	bne.n	800170a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e07f      	b.n	80017e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d107      	bne.n	80016fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ea:	4b41      	ldr	r3, [pc, #260]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d109      	bne.n	800170a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e073      	b.n	80017e2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016fa:	4b3d      	ldr	r3, [pc, #244]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	2b00      	cmp	r3, #0
 8001704:	d101      	bne.n	800170a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e06b      	b.n	80017e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800170a:	4b39      	ldr	r3, [pc, #228]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f023 0203 	bic.w	r2, r3, #3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	4936      	ldr	r1, [pc, #216]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 8001718:	4313      	orrs	r3, r2
 800171a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800171c:	f7ff f960 	bl	80009e0 <HAL_GetTick>
 8001720:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001722:	e00a      	b.n	800173a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001724:	f7ff f95c 	bl	80009e0 <HAL_GetTick>
 8001728:	4602      	mov	r2, r0
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001732:	4293      	cmp	r3, r2
 8001734:	d901      	bls.n	800173a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e053      	b.n	80017e2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800173a:	4b2d      	ldr	r3, [pc, #180]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f003 020c 	and.w	r2, r3, #12
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	429a      	cmp	r2, r3
 800174a:	d1eb      	bne.n	8001724 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800174c:	4b27      	ldr	r3, [pc, #156]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 0307 	and.w	r3, r3, #7
 8001754:	683a      	ldr	r2, [r7, #0]
 8001756:	429a      	cmp	r2, r3
 8001758:	d210      	bcs.n	800177c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800175a:	4b24      	ldr	r3, [pc, #144]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f023 0207 	bic.w	r2, r3, #7
 8001762:	4922      	ldr	r1, [pc, #136]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	4313      	orrs	r3, r2
 8001768:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800176a:	4b20      	ldr	r3, [pc, #128]	; (80017ec <HAL_RCC_ClockConfig+0x1c0>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 0307 	and.w	r3, r3, #7
 8001772:	683a      	ldr	r2, [r7, #0]
 8001774:	429a      	cmp	r2, r3
 8001776:	d001      	beq.n	800177c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e032      	b.n	80017e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0304 	and.w	r3, r3, #4
 8001784:	2b00      	cmp	r3, #0
 8001786:	d008      	beq.n	800179a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001788:	4b19      	ldr	r3, [pc, #100]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	4916      	ldr	r1, [pc, #88]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 8001796:	4313      	orrs	r3, r2
 8001798:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0308 	and.w	r3, r3, #8
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d009      	beq.n	80017ba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017a6:	4b12      	ldr	r3, [pc, #72]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	691b      	ldr	r3, [r3, #16]
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	490e      	ldr	r1, [pc, #56]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80017b6:	4313      	orrs	r3, r2
 80017b8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017ba:	f000 f821 	bl	8001800 <HAL_RCC_GetSysClockFreq>
 80017be:	4602      	mov	r2, r0
 80017c0:	4b0b      	ldr	r3, [pc, #44]	; (80017f0 <HAL_RCC_ClockConfig+0x1c4>)
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	091b      	lsrs	r3, r3, #4
 80017c6:	f003 030f 	and.w	r3, r3, #15
 80017ca:	490a      	ldr	r1, [pc, #40]	; (80017f4 <HAL_RCC_ClockConfig+0x1c8>)
 80017cc:	5ccb      	ldrb	r3, [r1, r3]
 80017ce:	fa22 f303 	lsr.w	r3, r2, r3
 80017d2:	4a09      	ldr	r2, [pc, #36]	; (80017f8 <HAL_RCC_ClockConfig+0x1cc>)
 80017d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80017d6:	4b09      	ldr	r3, [pc, #36]	; (80017fc <HAL_RCC_ClockConfig+0x1d0>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4618      	mov	r0, r3
 80017dc:	f7ff f8be 	bl	800095c <HAL_InitTick>

  return HAL_OK;
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40022000 	.word	0x40022000
 80017f0:	40021000 	.word	0x40021000
 80017f4:	08003000 	.word	0x08003000
 80017f8:	200000f0 	.word	0x200000f0
 80017fc:	200000f4 	.word	0x200000f4

08001800 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001800:	b480      	push	{r7}
 8001802:	b087      	sub	sp, #28
 8001804:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001806:	2300      	movs	r3, #0
 8001808:	60fb      	str	r3, [r7, #12]
 800180a:	2300      	movs	r3, #0
 800180c:	60bb      	str	r3, [r7, #8]
 800180e:	2300      	movs	r3, #0
 8001810:	617b      	str	r3, [r7, #20]
 8001812:	2300      	movs	r3, #0
 8001814:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001816:	2300      	movs	r3, #0
 8001818:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800181a:	4b1e      	ldr	r3, [pc, #120]	; (8001894 <HAL_RCC_GetSysClockFreq+0x94>)
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	f003 030c 	and.w	r3, r3, #12
 8001826:	2b04      	cmp	r3, #4
 8001828:	d002      	beq.n	8001830 <HAL_RCC_GetSysClockFreq+0x30>
 800182a:	2b08      	cmp	r3, #8
 800182c:	d003      	beq.n	8001836 <HAL_RCC_GetSysClockFreq+0x36>
 800182e:	e027      	b.n	8001880 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001830:	4b19      	ldr	r3, [pc, #100]	; (8001898 <HAL_RCC_GetSysClockFreq+0x98>)
 8001832:	613b      	str	r3, [r7, #16]
      break;
 8001834:	e027      	b.n	8001886 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	0c9b      	lsrs	r3, r3, #18
 800183a:	f003 030f 	and.w	r3, r3, #15
 800183e:	4a17      	ldr	r2, [pc, #92]	; (800189c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001840:	5cd3      	ldrb	r3, [r2, r3]
 8001842:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d010      	beq.n	8001870 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800184e:	4b11      	ldr	r3, [pc, #68]	; (8001894 <HAL_RCC_GetSysClockFreq+0x94>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	0c5b      	lsrs	r3, r3, #17
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	4a11      	ldr	r2, [pc, #68]	; (80018a0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800185a:	5cd3      	ldrb	r3, [r2, r3]
 800185c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a0d      	ldr	r2, [pc, #52]	; (8001898 <HAL_RCC_GetSysClockFreq+0x98>)
 8001862:	fb03 f202 	mul.w	r2, r3, r2
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	fbb2 f3f3 	udiv	r3, r2, r3
 800186c:	617b      	str	r3, [r7, #20]
 800186e:	e004      	b.n	800187a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4a0c      	ldr	r2, [pc, #48]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001874:	fb02 f303 	mul.w	r3, r2, r3
 8001878:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	613b      	str	r3, [r7, #16]
      break;
 800187e:	e002      	b.n	8001886 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001880:	4b05      	ldr	r3, [pc, #20]	; (8001898 <HAL_RCC_GetSysClockFreq+0x98>)
 8001882:	613b      	str	r3, [r7, #16]
      break;
 8001884:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001886:	693b      	ldr	r3, [r7, #16]
}
 8001888:	4618      	mov	r0, r3
 800188a:	371c      	adds	r7, #28
 800188c:	46bd      	mov	sp, r7
 800188e:	bc80      	pop	{r7}
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	40021000 	.word	0x40021000
 8001898:	007a1200 	.word	0x007a1200
 800189c:	08003018 	.word	0x08003018
 80018a0:	08003028 	.word	0x08003028
 80018a4:	003d0900 	.word	0x003d0900

080018a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018ac:	4b02      	ldr	r3, [pc, #8]	; (80018b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80018ae:	681b      	ldr	r3, [r3, #0]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bc80      	pop	{r7}
 80018b6:	4770      	bx	lr
 80018b8:	200000f0 	.word	0x200000f0

080018bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80018c0:	f7ff fff2 	bl	80018a8 <HAL_RCC_GetHCLKFreq>
 80018c4:	4602      	mov	r2, r0
 80018c6:	4b05      	ldr	r3, [pc, #20]	; (80018dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	0a1b      	lsrs	r3, r3, #8
 80018cc:	f003 0307 	and.w	r3, r3, #7
 80018d0:	4903      	ldr	r1, [pc, #12]	; (80018e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018d2:	5ccb      	ldrb	r3, [r1, r3]
 80018d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018d8:	4618      	mov	r0, r3
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	40021000 	.word	0x40021000
 80018e0:	08003010 	.word	0x08003010

080018e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80018e8:	f7ff ffde 	bl	80018a8 <HAL_RCC_GetHCLKFreq>
 80018ec:	4602      	mov	r2, r0
 80018ee:	4b05      	ldr	r3, [pc, #20]	; (8001904 <HAL_RCC_GetPCLK2Freq+0x20>)
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	0adb      	lsrs	r3, r3, #11
 80018f4:	f003 0307 	and.w	r3, r3, #7
 80018f8:	4903      	ldr	r1, [pc, #12]	; (8001908 <HAL_RCC_GetPCLK2Freq+0x24>)
 80018fa:	5ccb      	ldrb	r3, [r1, r3]
 80018fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001900:	4618      	mov	r0, r3
 8001902:	bd80      	pop	{r7, pc}
 8001904:	40021000 	.word	0x40021000
 8001908:	08003010 	.word	0x08003010

0800190c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800190c:	b480      	push	{r7}
 800190e:	b085      	sub	sp, #20
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001914:	4b0a      	ldr	r3, [pc, #40]	; (8001940 <RCC_Delay+0x34>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a0a      	ldr	r2, [pc, #40]	; (8001944 <RCC_Delay+0x38>)
 800191a:	fba2 2303 	umull	r2, r3, r2, r3
 800191e:	0a5b      	lsrs	r3, r3, #9
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	fb02 f303 	mul.w	r3, r2, r3
 8001926:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001928:	bf00      	nop
  }
  while (Delay --);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	1e5a      	subs	r2, r3, #1
 800192e:	60fa      	str	r2, [r7, #12]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d1f9      	bne.n	8001928 <RCC_Delay+0x1c>
}
 8001934:	bf00      	nop
 8001936:	bf00      	nop
 8001938:	3714      	adds	r7, #20
 800193a:	46bd      	mov	sp, r7
 800193c:	bc80      	pop	{r7}
 800193e:	4770      	bx	lr
 8001940:	200000f0 	.word	0x200000f0
 8001944:	10624dd3 	.word	0x10624dd3

08001948 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d101      	bne.n	800195a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e042      	b.n	80019e0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001960:	b2db      	uxtb	r3, r3
 8001962:	2b00      	cmp	r3, #0
 8001964:	d106      	bne.n	8001974 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7fe fef6 	bl	8000760 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2224      	movs	r2, #36	; 0x24
 8001978:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	68da      	ldr	r2, [r3, #12]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800198a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f000 fdc5 	bl	800251c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	691a      	ldr	r2, [r3, #16]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80019a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	695a      	ldr	r2, [r3, #20]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80019b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	68da      	ldr	r2, [r3, #12]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80019c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2200      	movs	r2, #0
 80019c6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2220      	movs	r2, #32
 80019cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2220      	movs	r2, #32
 80019d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2200      	movs	r2, #0
 80019dc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80019de:	2300      	movs	r3, #0
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3708      	adds	r7, #8
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b08a      	sub	sp, #40	; 0x28
 80019ec:	af02      	add	r7, sp, #8
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	603b      	str	r3, [r7, #0]
 80019f4:	4613      	mov	r3, r2
 80019f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80019f8:	2300      	movs	r3, #0
 80019fa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	2b20      	cmp	r3, #32
 8001a06:	d16d      	bne.n	8001ae4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d002      	beq.n	8001a14 <HAL_UART_Transmit+0x2c>
 8001a0e:	88fb      	ldrh	r3, [r7, #6]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d101      	bne.n	8001a18 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e066      	b.n	8001ae6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	2221      	movs	r2, #33	; 0x21
 8001a22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001a26:	f7fe ffdb 	bl	80009e0 <HAL_GetTick>
 8001a2a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	88fa      	ldrh	r2, [r7, #6]
 8001a30:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	88fa      	ldrh	r2, [r7, #6]
 8001a36:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a40:	d108      	bne.n	8001a54 <HAL_UART_Transmit+0x6c>
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	691b      	ldr	r3, [r3, #16]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d104      	bne.n	8001a54 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	61bb      	str	r3, [r7, #24]
 8001a52:	e003      	b.n	8001a5c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001a5c:	e02a      	b.n	8001ab4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	9300      	str	r3, [sp, #0]
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	2200      	movs	r2, #0
 8001a66:	2180      	movs	r1, #128	; 0x80
 8001a68:	68f8      	ldr	r0, [r7, #12]
 8001a6a:	f000 fb14 	bl	8002096 <UART_WaitOnFlagUntilTimeout>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001a74:	2303      	movs	r3, #3
 8001a76:	e036      	b.n	8001ae6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d10b      	bne.n	8001a96 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	881b      	ldrh	r3, [r3, #0]
 8001a82:	461a      	mov	r2, r3
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001a8c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	3302      	adds	r3, #2
 8001a92:	61bb      	str	r3, [r7, #24]
 8001a94:	e007      	b.n	8001aa6 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	781a      	ldrb	r2, [r3, #0]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	3b01      	subs	r3, #1
 8001aae:	b29a      	uxth	r2, r3
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d1cf      	bne.n	8001a5e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	9300      	str	r3, [sp, #0]
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	2140      	movs	r1, #64	; 0x40
 8001ac8:	68f8      	ldr	r0, [r7, #12]
 8001aca:	f000 fae4 	bl	8002096 <UART_WaitOnFlagUntilTimeout>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	e006      	b.n	8001ae6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2220      	movs	r2, #32
 8001adc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	e000      	b.n	8001ae6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001ae4:	2302      	movs	r3, #2
  }
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3720      	adds	r7, #32
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b084      	sub	sp, #16
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	60f8      	str	r0, [r7, #12]
 8001af6:	60b9      	str	r1, [r7, #8]
 8001af8:	4613      	mov	r3, r2
 8001afa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	2b20      	cmp	r3, #32
 8001b06:	d112      	bne.n	8001b2e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d002      	beq.n	8001b14 <HAL_UART_Receive_IT+0x26>
 8001b0e:	88fb      	ldrh	r3, [r7, #6]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d101      	bne.n	8001b18 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e00b      	b.n	8001b30 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8001b1e:	88fb      	ldrh	r3, [r7, #6]
 8001b20:	461a      	mov	r2, r3
 8001b22:	68b9      	ldr	r1, [r7, #8]
 8001b24:	68f8      	ldr	r0, [r7, #12]
 8001b26:	f000 fb24 	bl	8002172 <UART_Start_Receive_IT>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	e000      	b.n	8001b30 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8001b2e:	2302      	movs	r3, #2
  }
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3710      	adds	r7, #16
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b0ba      	sub	sp, #232	; 0xe8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	695b      	ldr	r3, [r3, #20]
 8001b5a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8001b64:	2300      	movs	r3, #0
 8001b66:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001b6e:	f003 030f 	and.w	r3, r3, #15
 8001b72:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8001b76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d10f      	bne.n	8001b9e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001b7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001b82:	f003 0320 	and.w	r3, r3, #32
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d009      	beq.n	8001b9e <HAL_UART_IRQHandler+0x66>
 8001b8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001b8e:	f003 0320 	and.w	r3, r3, #32
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d003      	beq.n	8001b9e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f000 fc01 	bl	800239e <UART_Receive_IT>
      return;
 8001b9c:	e25b      	b.n	8002056 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001b9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	f000 80de 	beq.w	8001d64 <HAL_UART_IRQHandler+0x22c>
 8001ba8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001bac:	f003 0301 	and.w	r3, r3, #1
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d106      	bne.n	8001bc2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001bb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001bb8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	f000 80d1 	beq.w	8001d64 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001bc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001bc6:	f003 0301 	and.w	r3, r3, #1
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d00b      	beq.n	8001be6 <HAL_UART_IRQHandler+0xae>
 8001bce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001bd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d005      	beq.n	8001be6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bde:	f043 0201 	orr.w	r2, r3, #1
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001be6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001bea:	f003 0304 	and.w	r3, r3, #4
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d00b      	beq.n	8001c0a <HAL_UART_IRQHandler+0xd2>
 8001bf2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d005      	beq.n	8001c0a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c02:	f043 0202 	orr.w	r2, r3, #2
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d00b      	beq.n	8001c2e <HAL_UART_IRQHandler+0xf6>
 8001c16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d005      	beq.n	8001c2e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c26:	f043 0204 	orr.w	r2, r3, #4
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001c32:	f003 0308 	and.w	r3, r3, #8
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d011      	beq.n	8001c5e <HAL_UART_IRQHandler+0x126>
 8001c3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001c3e:	f003 0320 	and.w	r3, r3, #32
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d105      	bne.n	8001c52 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001c46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d005      	beq.n	8001c5e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c56:	f043 0208 	orr.w	r2, r3, #8
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	f000 81f2 	beq.w	800204c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001c68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001c6c:	f003 0320 	and.w	r3, r3, #32
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d008      	beq.n	8001c86 <HAL_UART_IRQHandler+0x14e>
 8001c74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001c78:	f003 0320 	and.w	r3, r3, #32
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d002      	beq.n	8001c86 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001c80:	6878      	ldr	r0, [r7, #4]
 8001c82:	f000 fb8c 	bl	800239e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	695b      	ldr	r3, [r3, #20]
 8001c8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	bf14      	ite	ne
 8001c94:	2301      	movne	r3, #1
 8001c96:	2300      	moveq	r3, #0
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ca2:	f003 0308 	and.w	r3, r3, #8
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d103      	bne.n	8001cb2 <HAL_UART_IRQHandler+0x17a>
 8001caa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d04f      	beq.n	8001d52 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f000 fa96 	bl	80021e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	695b      	ldr	r3, [r3, #20]
 8001cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d041      	beq.n	8001d4a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	3314      	adds	r3, #20
 8001ccc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001cd0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001cd4:	e853 3f00 	ldrex	r3, [r3]
 8001cd8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8001cdc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001ce0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001ce4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	3314      	adds	r3, #20
 8001cee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8001cf2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8001cf6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001cfa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8001cfe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8001d02:	e841 2300 	strex	r3, r2, [r1]
 8001d06:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8001d0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1d9      	bne.n	8001cc6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d013      	beq.n	8001d42 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d1e:	4a7e      	ldr	r2, [pc, #504]	; (8001f18 <HAL_UART_IRQHandler+0x3e0>)
 8001d20:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7fe ffd0 	bl	8000ccc <HAL_DMA_Abort_IT>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d016      	beq.n	8001d60 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d38:	687a      	ldr	r2, [r7, #4]
 8001d3a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001d3c:	4610      	mov	r0, r2
 8001d3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d40:	e00e      	b.n	8001d60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f000 f993 	bl	800206e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d48:	e00a      	b.n	8001d60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f000 f98f 	bl	800206e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d50:	e006      	b.n	8001d60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f000 f98b 	bl	800206e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8001d5e:	e175      	b.n	800204c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d60:	bf00      	nop
    return;
 8001d62:	e173      	b.n	800204c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	f040 814f 	bne.w	800200c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001d6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001d72:	f003 0310 	and.w	r3, r3, #16
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	f000 8148 	beq.w	800200c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001d7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001d80:	f003 0310 	and.w	r3, r3, #16
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	f000 8141 	beq.w	800200c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60bb      	str	r3, [r7, #8]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	60bb      	str	r3, [r7, #8]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	60bb      	str	r3, [r7, #8]
 8001d9e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	695b      	ldr	r3, [r3, #20]
 8001da6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	f000 80b6 	beq.w	8001f1c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001dbc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	f000 8145 	beq.w	8002050 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001dca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	f080 813e 	bcs.w	8002050 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001dda:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001de0:	699b      	ldr	r3, [r3, #24]
 8001de2:	2b20      	cmp	r3, #32
 8001de4:	f000 8088 	beq.w	8001ef8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	330c      	adds	r3, #12
 8001dee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001df2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001df6:	e853 3f00 	ldrex	r3, [r3]
 8001dfa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8001dfe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e06:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	330c      	adds	r3, #12
 8001e10:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001e14:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001e18:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e1c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8001e20:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001e24:	e841 2300 	strex	r3, r2, [r1]
 8001e28:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8001e2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d1d9      	bne.n	8001de8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	3314      	adds	r3, #20
 8001e3a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e3e:	e853 3f00 	ldrex	r3, [r3]
 8001e42:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8001e44:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001e46:	f023 0301 	bic.w	r3, r3, #1
 8001e4a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	3314      	adds	r3, #20
 8001e54:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001e58:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8001e5c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e5e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001e60:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001e64:	e841 2300 	strex	r3, r2, [r1]
 8001e68:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8001e6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d1e1      	bne.n	8001e34 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	3314      	adds	r3, #20
 8001e76:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e78:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e7a:	e853 3f00 	ldrex	r3, [r3]
 8001e7e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8001e80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001e86:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	3314      	adds	r3, #20
 8001e90:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8001e94:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001e96:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e98:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8001e9a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001e9c:	e841 2300 	strex	r3, r2, [r1]
 8001ea0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8001ea2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d1e3      	bne.n	8001e70 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2220      	movs	r2, #32
 8001eac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	330c      	adds	r3, #12
 8001ebc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ebe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ec0:	e853 3f00 	ldrex	r3, [r3]
 8001ec4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8001ec6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ec8:	f023 0310 	bic.w	r3, r3, #16
 8001ecc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	330c      	adds	r3, #12
 8001ed6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8001eda:	65ba      	str	r2, [r7, #88]	; 0x58
 8001edc:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ede:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001ee0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001ee2:	e841 2300 	strex	r3, r2, [r1]
 8001ee6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8001ee8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d1e3      	bne.n	8001eb6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7fe feaf 	bl	8000c56 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2202      	movs	r2, #2
 8001efc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f000 f8b6 	bl	8002080 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001f14:	e09c      	b.n	8002050 <HAL_UART_IRQHandler+0x518>
 8001f16:	bf00      	nop
 8001f18:	080022a9 	.word	0x080022a9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	1ad3      	subs	r3, r2, r3
 8001f28:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f000 808e 	beq.w	8002054 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8001f38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	f000 8089 	beq.w	8002054 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	330c      	adds	r3, #12
 8001f48:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f4c:	e853 3f00 	ldrex	r3, [r3]
 8001f50:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8001f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f54:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001f58:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	330c      	adds	r3, #12
 8001f62:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8001f66:	647a      	str	r2, [r7, #68]	; 0x44
 8001f68:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f6a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001f6c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001f6e:	e841 2300 	strex	r3, r2, [r1]
 8001f72:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8001f74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d1e3      	bne.n	8001f42 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	3314      	adds	r3, #20
 8001f80:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f84:	e853 3f00 	ldrex	r3, [r3]
 8001f88:	623b      	str	r3, [r7, #32]
   return(result);
 8001f8a:	6a3b      	ldr	r3, [r7, #32]
 8001f8c:	f023 0301 	bic.w	r3, r3, #1
 8001f90:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	3314      	adds	r3, #20
 8001f9a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001f9e:	633a      	str	r2, [r7, #48]	; 0x30
 8001fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fa2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001fa4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001fa6:	e841 2300 	strex	r3, r2, [r1]
 8001faa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8001fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1e3      	bne.n	8001f7a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2220      	movs	r2, #32
 8001fb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	330c      	adds	r3, #12
 8001fc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	e853 3f00 	ldrex	r3, [r3]
 8001fce:	60fb      	str	r3, [r7, #12]
   return(result);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f023 0310 	bic.w	r3, r3, #16
 8001fd6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	330c      	adds	r3, #12
 8001fe0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8001fe4:	61fa      	str	r2, [r7, #28]
 8001fe6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fe8:	69b9      	ldr	r1, [r7, #24]
 8001fea:	69fa      	ldr	r2, [r7, #28]
 8001fec:	e841 2300 	strex	r3, r2, [r1]
 8001ff0:	617b      	str	r3, [r7, #20]
   return(result);
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d1e3      	bne.n	8001fc0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2202      	movs	r2, #2
 8001ffc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001ffe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002002:	4619      	mov	r1, r3
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f000 f83b 	bl	8002080 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800200a:	e023      	b.n	8002054 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800200c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002010:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002014:	2b00      	cmp	r3, #0
 8002016:	d009      	beq.n	800202c <HAL_UART_IRQHandler+0x4f4>
 8002018:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800201c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002020:	2b00      	cmp	r3, #0
 8002022:	d003      	beq.n	800202c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f000 f953 	bl	80022d0 <UART_Transmit_IT>
    return;
 800202a:	e014      	b.n	8002056 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800202c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002034:	2b00      	cmp	r3, #0
 8002036:	d00e      	beq.n	8002056 <HAL_UART_IRQHandler+0x51e>
 8002038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800203c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002040:	2b00      	cmp	r3, #0
 8002042:	d008      	beq.n	8002056 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	f000 f992 	bl	800236e <UART_EndTransmit_IT>
    return;
 800204a:	e004      	b.n	8002056 <HAL_UART_IRQHandler+0x51e>
    return;
 800204c:	bf00      	nop
 800204e:	e002      	b.n	8002056 <HAL_UART_IRQHandler+0x51e>
      return;
 8002050:	bf00      	nop
 8002052:	e000      	b.n	8002056 <HAL_UART_IRQHandler+0x51e>
      return;
 8002054:	bf00      	nop
  }
}
 8002056:	37e8      	adds	r7, #232	; 0xe8
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	bc80      	pop	{r7}
 800206c:	4770      	bx	lr

0800206e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800206e:	b480      	push	{r7}
 8002070:	b083      	sub	sp, #12
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002076:	bf00      	nop
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	bc80      	pop	{r7}
 800207e:	4770      	bx	lr

08002080 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	460b      	mov	r3, r1
 800208a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	bc80      	pop	{r7}
 8002094:	4770      	bx	lr

08002096 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002096:	b580      	push	{r7, lr}
 8002098:	b090      	sub	sp, #64	; 0x40
 800209a:	af00      	add	r7, sp, #0
 800209c:	60f8      	str	r0, [r7, #12]
 800209e:	60b9      	str	r1, [r7, #8]
 80020a0:	603b      	str	r3, [r7, #0]
 80020a2:	4613      	mov	r3, r2
 80020a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020a6:	e050      	b.n	800214a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80020aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020ae:	d04c      	beq.n	800214a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80020b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d007      	beq.n	80020c6 <UART_WaitOnFlagUntilTimeout+0x30>
 80020b6:	f7fe fc93 	bl	80009e0 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d241      	bcs.n	800214a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	330c      	adds	r3, #12
 80020cc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020d0:	e853 3f00 	ldrex	r3, [r3]
 80020d4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80020d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80020dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	330c      	adds	r3, #12
 80020e4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80020e6:	637a      	str	r2, [r7, #52]	; 0x34
 80020e8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80020ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80020ee:	e841 2300 	strex	r3, r2, [r1]
 80020f2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80020f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d1e5      	bne.n	80020c6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	3314      	adds	r3, #20
 8002100:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	e853 3f00 	ldrex	r3, [r3]
 8002108:	613b      	str	r3, [r7, #16]
   return(result);
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	f023 0301 	bic.w	r3, r3, #1
 8002110:	63bb      	str	r3, [r7, #56]	; 0x38
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	3314      	adds	r3, #20
 8002118:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800211a:	623a      	str	r2, [r7, #32]
 800211c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800211e:	69f9      	ldr	r1, [r7, #28]
 8002120:	6a3a      	ldr	r2, [r7, #32]
 8002122:	e841 2300 	strex	r3, r2, [r1]
 8002126:	61bb      	str	r3, [r7, #24]
   return(result);
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d1e5      	bne.n	80020fa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2220      	movs	r2, #32
 8002132:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2220      	movs	r2, #32
 800213a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2200      	movs	r2, #0
 8002142:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e00f      	b.n	800216a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	4013      	ands	r3, r2
 8002154:	68ba      	ldr	r2, [r7, #8]
 8002156:	429a      	cmp	r2, r3
 8002158:	bf0c      	ite	eq
 800215a:	2301      	moveq	r3, #1
 800215c:	2300      	movne	r3, #0
 800215e:	b2db      	uxtb	r3, r3
 8002160:	461a      	mov	r2, r3
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	429a      	cmp	r2, r3
 8002166:	d09f      	beq.n	80020a8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3740      	adds	r7, #64	; 0x40
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}

08002172 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002172:	b480      	push	{r7}
 8002174:	b085      	sub	sp, #20
 8002176:	af00      	add	r7, sp, #0
 8002178:	60f8      	str	r0, [r7, #12]
 800217a:	60b9      	str	r1, [r7, #8]
 800217c:	4613      	mov	r3, r2
 800217e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	68ba      	ldr	r2, [r7, #8]
 8002184:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	88fa      	ldrh	r2, [r7, #6]
 800218a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	88fa      	ldrh	r2, [r7, #6]
 8002190:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2200      	movs	r2, #0
 8002196:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2222      	movs	r2, #34	; 0x22
 800219c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	691b      	ldr	r3, [r3, #16]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d007      	beq.n	80021b8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	68da      	ldr	r2, [r3, #12]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021b6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	695a      	ldr	r2, [r3, #20]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f042 0201 	orr.w	r2, r2, #1
 80021c6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68da      	ldr	r2, [r3, #12]
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f042 0220 	orr.w	r2, r2, #32
 80021d6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80021d8:	2300      	movs	r3, #0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3714      	adds	r7, #20
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr

080021e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b095      	sub	sp, #84	; 0x54
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	330c      	adds	r3, #12
 80021f2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021f6:	e853 3f00 	ldrex	r3, [r3]
 80021fa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80021fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021fe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002202:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	330c      	adds	r3, #12
 800220a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800220c:	643a      	str	r2, [r7, #64]	; 0x40
 800220e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002210:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002212:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002214:	e841 2300 	strex	r3, r2, [r1]
 8002218:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800221a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800221c:	2b00      	cmp	r3, #0
 800221e:	d1e5      	bne.n	80021ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	3314      	adds	r3, #20
 8002226:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002228:	6a3b      	ldr	r3, [r7, #32]
 800222a:	e853 3f00 	ldrex	r3, [r3]
 800222e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	f023 0301 	bic.w	r3, r3, #1
 8002236:	64bb      	str	r3, [r7, #72]	; 0x48
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	3314      	adds	r3, #20
 800223e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002240:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002242:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002244:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002246:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002248:	e841 2300 	strex	r3, r2, [r1]
 800224c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800224e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002250:	2b00      	cmp	r3, #0
 8002252:	d1e5      	bne.n	8002220 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002258:	2b01      	cmp	r3, #1
 800225a:	d119      	bne.n	8002290 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	330c      	adds	r3, #12
 8002262:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	e853 3f00 	ldrex	r3, [r3]
 800226a:	60bb      	str	r3, [r7, #8]
   return(result);
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	f023 0310 	bic.w	r3, r3, #16
 8002272:	647b      	str	r3, [r7, #68]	; 0x44
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	330c      	adds	r3, #12
 800227a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800227c:	61ba      	str	r2, [r7, #24]
 800227e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002280:	6979      	ldr	r1, [r7, #20]
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	e841 2300 	strex	r3, r2, [r1]
 8002288:	613b      	str	r3, [r7, #16]
   return(result);
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d1e5      	bne.n	800225c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2220      	movs	r2, #32
 8002294:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2200      	movs	r2, #0
 800229c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800229e:	bf00      	nop
 80022a0:	3754      	adds	r7, #84	; 0x54
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr

080022a8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2200      	movs	r2, #0
 80022ba:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2200      	movs	r2, #0
 80022c0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80022c2:	68f8      	ldr	r0, [r7, #12]
 80022c4:	f7ff fed3 	bl	800206e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80022c8:	bf00      	nop
 80022ca:	3710      	adds	r7, #16
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	2b21      	cmp	r3, #33	; 0x21
 80022e2:	d13e      	bne.n	8002362 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022ec:	d114      	bne.n	8002318 <UART_Transmit_IT+0x48>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	691b      	ldr	r3, [r3, #16]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d110      	bne.n	8002318 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6a1b      	ldr	r3, [r3, #32]
 80022fa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	881b      	ldrh	r3, [r3, #0]
 8002300:	461a      	mov	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800230a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6a1b      	ldr	r3, [r3, #32]
 8002310:	1c9a      	adds	r2, r3, #2
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	621a      	str	r2, [r3, #32]
 8002316:	e008      	b.n	800232a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a1b      	ldr	r3, [r3, #32]
 800231c:	1c59      	adds	r1, r3, #1
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	6211      	str	r1, [r2, #32]
 8002322:	781a      	ldrb	r2, [r3, #0]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800232e:	b29b      	uxth	r3, r3
 8002330:	3b01      	subs	r3, #1
 8002332:	b29b      	uxth	r3, r3
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	4619      	mov	r1, r3
 8002338:	84d1      	strh	r1, [r2, #38]	; 0x26
 800233a:	2b00      	cmp	r3, #0
 800233c:	d10f      	bne.n	800235e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	68da      	ldr	r2, [r3, #12]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800234c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	68da      	ldr	r2, [r3, #12]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800235c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800235e:	2300      	movs	r3, #0
 8002360:	e000      	b.n	8002364 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002362:	2302      	movs	r3, #2
  }
}
 8002364:	4618      	mov	r0, r3
 8002366:	3714      	adds	r7, #20
 8002368:	46bd      	mov	sp, r7
 800236a:	bc80      	pop	{r7}
 800236c:	4770      	bx	lr

0800236e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800236e:	b580      	push	{r7, lr}
 8002370:	b082      	sub	sp, #8
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	68da      	ldr	r2, [r3, #12]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002384:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2220      	movs	r2, #32
 800238a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f7ff fe64 	bl	800205c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	3708      	adds	r7, #8
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}

0800239e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800239e:	b580      	push	{r7, lr}
 80023a0:	b08c      	sub	sp, #48	; 0x30
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	2b22      	cmp	r3, #34	; 0x22
 80023b0:	f040 80ae 	bne.w	8002510 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023bc:	d117      	bne.n	80023ee <UART_Receive_IT+0x50>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	691b      	ldr	r3, [r3, #16]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d113      	bne.n	80023ee <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80023c6:	2300      	movs	r3, #0
 80023c8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ce:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023dc:	b29a      	uxth	r2, r3
 80023de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023e0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e6:	1c9a      	adds	r2, r3, #2
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	629a      	str	r2, [r3, #40]	; 0x28
 80023ec:	e026      	b.n	800243c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80023f4:	2300      	movs	r3, #0
 80023f6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002400:	d007      	beq.n	8002412 <UART_Receive_IT+0x74>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d10a      	bne.n	8002420 <UART_Receive_IT+0x82>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d106      	bne.n	8002420 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	b2da      	uxtb	r2, r3
 800241a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800241c:	701a      	strb	r2, [r3, #0]
 800241e:	e008      	b.n	8002432 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	b2db      	uxtb	r3, r3
 8002428:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800242c:	b2da      	uxtb	r2, r3
 800242e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002430:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002436:	1c5a      	adds	r2, r3, #1
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002440:	b29b      	uxth	r3, r3
 8002442:	3b01      	subs	r3, #1
 8002444:	b29b      	uxth	r3, r3
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	4619      	mov	r1, r3
 800244a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800244c:	2b00      	cmp	r3, #0
 800244e:	d15d      	bne.n	800250c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	68da      	ldr	r2, [r3, #12]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f022 0220 	bic.w	r2, r2, #32
 800245e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	68da      	ldr	r2, [r3, #12]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800246e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	695a      	ldr	r2, [r3, #20]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f022 0201 	bic.w	r2, r2, #1
 800247e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2220      	movs	r2, #32
 8002484:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002492:	2b01      	cmp	r3, #1
 8002494:	d135      	bne.n	8002502 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2200      	movs	r2, #0
 800249a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	330c      	adds	r3, #12
 80024a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	e853 3f00 	ldrex	r3, [r3]
 80024aa:	613b      	str	r3, [r7, #16]
   return(result);
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	f023 0310 	bic.w	r3, r3, #16
 80024b2:	627b      	str	r3, [r7, #36]	; 0x24
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	330c      	adds	r3, #12
 80024ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024bc:	623a      	str	r2, [r7, #32]
 80024be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024c0:	69f9      	ldr	r1, [r7, #28]
 80024c2:	6a3a      	ldr	r2, [r7, #32]
 80024c4:	e841 2300 	strex	r3, r2, [r1]
 80024c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1e5      	bne.n	800249c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0310 	and.w	r3, r3, #16
 80024da:	2b10      	cmp	r3, #16
 80024dc:	d10a      	bne.n	80024f4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80024de:	2300      	movs	r3, #0
 80024e0:	60fb      	str	r3, [r7, #12]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	60fb      	str	r3, [r7, #12]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	60fb      	str	r3, [r7, #12]
 80024f2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80024f8:	4619      	mov	r1, r3
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f7ff fdc0 	bl	8002080 <HAL_UARTEx_RxEventCallback>
 8002500:	e002      	b.n	8002508 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f7fd fffc 	bl	8000500 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002508:	2300      	movs	r3, #0
 800250a:	e002      	b.n	8002512 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800250c:	2300      	movs	r3, #0
 800250e:	e000      	b.n	8002512 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002510:	2302      	movs	r3, #2
  }
}
 8002512:	4618      	mov	r0, r3
 8002514:	3730      	adds	r7, #48	; 0x30
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
	...

0800251c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	68da      	ldr	r2, [r3, #12]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	430a      	orrs	r2, r1
 8002538:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	689a      	ldr	r2, [r3, #8]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	431a      	orrs	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	695b      	ldr	r3, [r3, #20]
 8002548:	4313      	orrs	r3, r2
 800254a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002556:	f023 030c 	bic.w	r3, r3, #12
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	6812      	ldr	r2, [r2, #0]
 800255e:	68b9      	ldr	r1, [r7, #8]
 8002560:	430b      	orrs	r3, r1
 8002562:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	695b      	ldr	r3, [r3, #20]
 800256a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	699a      	ldr	r2, [r3, #24]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	430a      	orrs	r2, r1
 8002578:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a2c      	ldr	r2, [pc, #176]	; (8002630 <UART_SetConfig+0x114>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d103      	bne.n	800258c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002584:	f7ff f9ae 	bl	80018e4 <HAL_RCC_GetPCLK2Freq>
 8002588:	60f8      	str	r0, [r7, #12]
 800258a:	e002      	b.n	8002592 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800258c:	f7ff f996 	bl	80018bc <HAL_RCC_GetPCLK1Freq>
 8002590:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002592:	68fa      	ldr	r2, [r7, #12]
 8002594:	4613      	mov	r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	4413      	add	r3, r2
 800259a:	009a      	lsls	r2, r3, #2
 800259c:	441a      	add	r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a8:	4a22      	ldr	r2, [pc, #136]	; (8002634 <UART_SetConfig+0x118>)
 80025aa:	fba2 2303 	umull	r2, r3, r2, r3
 80025ae:	095b      	lsrs	r3, r3, #5
 80025b0:	0119      	lsls	r1, r3, #4
 80025b2:	68fa      	ldr	r2, [r7, #12]
 80025b4:	4613      	mov	r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	4413      	add	r3, r2
 80025ba:	009a      	lsls	r2, r3, #2
 80025bc:	441a      	add	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80025c8:	4b1a      	ldr	r3, [pc, #104]	; (8002634 <UART_SetConfig+0x118>)
 80025ca:	fba3 0302 	umull	r0, r3, r3, r2
 80025ce:	095b      	lsrs	r3, r3, #5
 80025d0:	2064      	movs	r0, #100	; 0x64
 80025d2:	fb00 f303 	mul.w	r3, r0, r3
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	011b      	lsls	r3, r3, #4
 80025da:	3332      	adds	r3, #50	; 0x32
 80025dc:	4a15      	ldr	r2, [pc, #84]	; (8002634 <UART_SetConfig+0x118>)
 80025de:	fba2 2303 	umull	r2, r3, r2, r3
 80025e2:	095b      	lsrs	r3, r3, #5
 80025e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025e8:	4419      	add	r1, r3
 80025ea:	68fa      	ldr	r2, [r7, #12]
 80025ec:	4613      	mov	r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	4413      	add	r3, r2
 80025f2:	009a      	lsls	r2, r3, #2
 80025f4:	441a      	add	r2, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002600:	4b0c      	ldr	r3, [pc, #48]	; (8002634 <UART_SetConfig+0x118>)
 8002602:	fba3 0302 	umull	r0, r3, r3, r2
 8002606:	095b      	lsrs	r3, r3, #5
 8002608:	2064      	movs	r0, #100	; 0x64
 800260a:	fb00 f303 	mul.w	r3, r0, r3
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	011b      	lsls	r3, r3, #4
 8002612:	3332      	adds	r3, #50	; 0x32
 8002614:	4a07      	ldr	r2, [pc, #28]	; (8002634 <UART_SetConfig+0x118>)
 8002616:	fba2 2303 	umull	r2, r3, r2, r3
 800261a:	095b      	lsrs	r3, r3, #5
 800261c:	f003 020f 	and.w	r2, r3, #15
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	440a      	add	r2, r1
 8002626:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002628:	bf00      	nop
 800262a:	3710      	adds	r7, #16
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40013800 	.word	0x40013800
 8002634:	51eb851f 	.word	0x51eb851f

08002638 <siprintf>:
 8002638:	b40e      	push	{r1, r2, r3}
 800263a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800263e:	b500      	push	{lr}
 8002640:	b09c      	sub	sp, #112	; 0x70
 8002642:	ab1d      	add	r3, sp, #116	; 0x74
 8002644:	9002      	str	r0, [sp, #8]
 8002646:	9006      	str	r0, [sp, #24]
 8002648:	9107      	str	r1, [sp, #28]
 800264a:	9104      	str	r1, [sp, #16]
 800264c:	4808      	ldr	r0, [pc, #32]	; (8002670 <siprintf+0x38>)
 800264e:	4909      	ldr	r1, [pc, #36]	; (8002674 <siprintf+0x3c>)
 8002650:	f853 2b04 	ldr.w	r2, [r3], #4
 8002654:	9105      	str	r1, [sp, #20]
 8002656:	6800      	ldr	r0, [r0, #0]
 8002658:	a902      	add	r1, sp, #8
 800265a:	9301      	str	r3, [sp, #4]
 800265c:	f000 f98e 	bl	800297c <_svfiprintf_r>
 8002660:	2200      	movs	r2, #0
 8002662:	9b02      	ldr	r3, [sp, #8]
 8002664:	701a      	strb	r2, [r3, #0]
 8002666:	b01c      	add	sp, #112	; 0x70
 8002668:	f85d eb04 	ldr.w	lr, [sp], #4
 800266c:	b003      	add	sp, #12
 800266e:	4770      	bx	lr
 8002670:	20000148 	.word	0x20000148
 8002674:	ffff0208 	.word	0xffff0208

08002678 <memset>:
 8002678:	4603      	mov	r3, r0
 800267a:	4402      	add	r2, r0
 800267c:	4293      	cmp	r3, r2
 800267e:	d100      	bne.n	8002682 <memset+0xa>
 8002680:	4770      	bx	lr
 8002682:	f803 1b01 	strb.w	r1, [r3], #1
 8002686:	e7f9      	b.n	800267c <memset+0x4>

08002688 <__errno>:
 8002688:	4b01      	ldr	r3, [pc, #4]	; (8002690 <__errno+0x8>)
 800268a:	6818      	ldr	r0, [r3, #0]
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	20000148 	.word	0x20000148

08002694 <__libc_init_array>:
 8002694:	b570      	push	{r4, r5, r6, lr}
 8002696:	2600      	movs	r6, #0
 8002698:	4d0c      	ldr	r5, [pc, #48]	; (80026cc <__libc_init_array+0x38>)
 800269a:	4c0d      	ldr	r4, [pc, #52]	; (80026d0 <__libc_init_array+0x3c>)
 800269c:	1b64      	subs	r4, r4, r5
 800269e:	10a4      	asrs	r4, r4, #2
 80026a0:	42a6      	cmp	r6, r4
 80026a2:	d109      	bne.n	80026b8 <__libc_init_array+0x24>
 80026a4:	f000 fc7a 	bl	8002f9c <_init>
 80026a8:	2600      	movs	r6, #0
 80026aa:	4d0a      	ldr	r5, [pc, #40]	; (80026d4 <__libc_init_array+0x40>)
 80026ac:	4c0a      	ldr	r4, [pc, #40]	; (80026d8 <__libc_init_array+0x44>)
 80026ae:	1b64      	subs	r4, r4, r5
 80026b0:	10a4      	asrs	r4, r4, #2
 80026b2:	42a6      	cmp	r6, r4
 80026b4:	d105      	bne.n	80026c2 <__libc_init_array+0x2e>
 80026b6:	bd70      	pop	{r4, r5, r6, pc}
 80026b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80026bc:	4798      	blx	r3
 80026be:	3601      	adds	r6, #1
 80026c0:	e7ee      	b.n	80026a0 <__libc_init_array+0xc>
 80026c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80026c6:	4798      	blx	r3
 80026c8:	3601      	adds	r6, #1
 80026ca:	e7f2      	b.n	80026b2 <__libc_init_array+0x1e>
 80026cc:	08003060 	.word	0x08003060
 80026d0:	08003060 	.word	0x08003060
 80026d4:	08003060 	.word	0x08003060
 80026d8:	08003064 	.word	0x08003064

080026dc <__retarget_lock_acquire_recursive>:
 80026dc:	4770      	bx	lr

080026de <__retarget_lock_release_recursive>:
 80026de:	4770      	bx	lr

080026e0 <_free_r>:
 80026e0:	b538      	push	{r3, r4, r5, lr}
 80026e2:	4605      	mov	r5, r0
 80026e4:	2900      	cmp	r1, #0
 80026e6:	d040      	beq.n	800276a <_free_r+0x8a>
 80026e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80026ec:	1f0c      	subs	r4, r1, #4
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	bfb8      	it	lt
 80026f2:	18e4      	addlt	r4, r4, r3
 80026f4:	f000 f8dc 	bl	80028b0 <__malloc_lock>
 80026f8:	4a1c      	ldr	r2, [pc, #112]	; (800276c <_free_r+0x8c>)
 80026fa:	6813      	ldr	r3, [r2, #0]
 80026fc:	b933      	cbnz	r3, 800270c <_free_r+0x2c>
 80026fe:	6063      	str	r3, [r4, #4]
 8002700:	6014      	str	r4, [r2, #0]
 8002702:	4628      	mov	r0, r5
 8002704:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002708:	f000 b8d8 	b.w	80028bc <__malloc_unlock>
 800270c:	42a3      	cmp	r3, r4
 800270e:	d908      	bls.n	8002722 <_free_r+0x42>
 8002710:	6820      	ldr	r0, [r4, #0]
 8002712:	1821      	adds	r1, r4, r0
 8002714:	428b      	cmp	r3, r1
 8002716:	bf01      	itttt	eq
 8002718:	6819      	ldreq	r1, [r3, #0]
 800271a:	685b      	ldreq	r3, [r3, #4]
 800271c:	1809      	addeq	r1, r1, r0
 800271e:	6021      	streq	r1, [r4, #0]
 8002720:	e7ed      	b.n	80026fe <_free_r+0x1e>
 8002722:	461a      	mov	r2, r3
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	b10b      	cbz	r3, 800272c <_free_r+0x4c>
 8002728:	42a3      	cmp	r3, r4
 800272a:	d9fa      	bls.n	8002722 <_free_r+0x42>
 800272c:	6811      	ldr	r1, [r2, #0]
 800272e:	1850      	adds	r0, r2, r1
 8002730:	42a0      	cmp	r0, r4
 8002732:	d10b      	bne.n	800274c <_free_r+0x6c>
 8002734:	6820      	ldr	r0, [r4, #0]
 8002736:	4401      	add	r1, r0
 8002738:	1850      	adds	r0, r2, r1
 800273a:	4283      	cmp	r3, r0
 800273c:	6011      	str	r1, [r2, #0]
 800273e:	d1e0      	bne.n	8002702 <_free_r+0x22>
 8002740:	6818      	ldr	r0, [r3, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	4408      	add	r0, r1
 8002746:	6010      	str	r0, [r2, #0]
 8002748:	6053      	str	r3, [r2, #4]
 800274a:	e7da      	b.n	8002702 <_free_r+0x22>
 800274c:	d902      	bls.n	8002754 <_free_r+0x74>
 800274e:	230c      	movs	r3, #12
 8002750:	602b      	str	r3, [r5, #0]
 8002752:	e7d6      	b.n	8002702 <_free_r+0x22>
 8002754:	6820      	ldr	r0, [r4, #0]
 8002756:	1821      	adds	r1, r4, r0
 8002758:	428b      	cmp	r3, r1
 800275a:	bf01      	itttt	eq
 800275c:	6819      	ldreq	r1, [r3, #0]
 800275e:	685b      	ldreq	r3, [r3, #4]
 8002760:	1809      	addeq	r1, r1, r0
 8002762:	6021      	streq	r1, [r4, #0]
 8002764:	6063      	str	r3, [r4, #4]
 8002766:	6054      	str	r4, [r2, #4]
 8002768:	e7cb      	b.n	8002702 <_free_r+0x22>
 800276a:	bd38      	pop	{r3, r4, r5, pc}
 800276c:	20000314 	.word	0x20000314

08002770 <sbrk_aligned>:
 8002770:	b570      	push	{r4, r5, r6, lr}
 8002772:	4e0e      	ldr	r6, [pc, #56]	; (80027ac <sbrk_aligned+0x3c>)
 8002774:	460c      	mov	r4, r1
 8002776:	6831      	ldr	r1, [r6, #0]
 8002778:	4605      	mov	r5, r0
 800277a:	b911      	cbnz	r1, 8002782 <sbrk_aligned+0x12>
 800277c:	f000 fbaa 	bl	8002ed4 <_sbrk_r>
 8002780:	6030      	str	r0, [r6, #0]
 8002782:	4621      	mov	r1, r4
 8002784:	4628      	mov	r0, r5
 8002786:	f000 fba5 	bl	8002ed4 <_sbrk_r>
 800278a:	1c43      	adds	r3, r0, #1
 800278c:	d00a      	beq.n	80027a4 <sbrk_aligned+0x34>
 800278e:	1cc4      	adds	r4, r0, #3
 8002790:	f024 0403 	bic.w	r4, r4, #3
 8002794:	42a0      	cmp	r0, r4
 8002796:	d007      	beq.n	80027a8 <sbrk_aligned+0x38>
 8002798:	1a21      	subs	r1, r4, r0
 800279a:	4628      	mov	r0, r5
 800279c:	f000 fb9a 	bl	8002ed4 <_sbrk_r>
 80027a0:	3001      	adds	r0, #1
 80027a2:	d101      	bne.n	80027a8 <sbrk_aligned+0x38>
 80027a4:	f04f 34ff 	mov.w	r4, #4294967295
 80027a8:	4620      	mov	r0, r4
 80027aa:	bd70      	pop	{r4, r5, r6, pc}
 80027ac:	20000318 	.word	0x20000318

080027b0 <_malloc_r>:
 80027b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80027b4:	1ccd      	adds	r5, r1, #3
 80027b6:	f025 0503 	bic.w	r5, r5, #3
 80027ba:	3508      	adds	r5, #8
 80027bc:	2d0c      	cmp	r5, #12
 80027be:	bf38      	it	cc
 80027c0:	250c      	movcc	r5, #12
 80027c2:	2d00      	cmp	r5, #0
 80027c4:	4607      	mov	r7, r0
 80027c6:	db01      	blt.n	80027cc <_malloc_r+0x1c>
 80027c8:	42a9      	cmp	r1, r5
 80027ca:	d905      	bls.n	80027d8 <_malloc_r+0x28>
 80027cc:	230c      	movs	r3, #12
 80027ce:	2600      	movs	r6, #0
 80027d0:	603b      	str	r3, [r7, #0]
 80027d2:	4630      	mov	r0, r6
 80027d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80027d8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80028ac <_malloc_r+0xfc>
 80027dc:	f000 f868 	bl	80028b0 <__malloc_lock>
 80027e0:	f8d8 3000 	ldr.w	r3, [r8]
 80027e4:	461c      	mov	r4, r3
 80027e6:	bb5c      	cbnz	r4, 8002840 <_malloc_r+0x90>
 80027e8:	4629      	mov	r1, r5
 80027ea:	4638      	mov	r0, r7
 80027ec:	f7ff ffc0 	bl	8002770 <sbrk_aligned>
 80027f0:	1c43      	adds	r3, r0, #1
 80027f2:	4604      	mov	r4, r0
 80027f4:	d155      	bne.n	80028a2 <_malloc_r+0xf2>
 80027f6:	f8d8 4000 	ldr.w	r4, [r8]
 80027fa:	4626      	mov	r6, r4
 80027fc:	2e00      	cmp	r6, #0
 80027fe:	d145      	bne.n	800288c <_malloc_r+0xdc>
 8002800:	2c00      	cmp	r4, #0
 8002802:	d048      	beq.n	8002896 <_malloc_r+0xe6>
 8002804:	6823      	ldr	r3, [r4, #0]
 8002806:	4631      	mov	r1, r6
 8002808:	4638      	mov	r0, r7
 800280a:	eb04 0903 	add.w	r9, r4, r3
 800280e:	f000 fb61 	bl	8002ed4 <_sbrk_r>
 8002812:	4581      	cmp	r9, r0
 8002814:	d13f      	bne.n	8002896 <_malloc_r+0xe6>
 8002816:	6821      	ldr	r1, [r4, #0]
 8002818:	4638      	mov	r0, r7
 800281a:	1a6d      	subs	r5, r5, r1
 800281c:	4629      	mov	r1, r5
 800281e:	f7ff ffa7 	bl	8002770 <sbrk_aligned>
 8002822:	3001      	adds	r0, #1
 8002824:	d037      	beq.n	8002896 <_malloc_r+0xe6>
 8002826:	6823      	ldr	r3, [r4, #0]
 8002828:	442b      	add	r3, r5
 800282a:	6023      	str	r3, [r4, #0]
 800282c:	f8d8 3000 	ldr.w	r3, [r8]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d038      	beq.n	80028a6 <_malloc_r+0xf6>
 8002834:	685a      	ldr	r2, [r3, #4]
 8002836:	42a2      	cmp	r2, r4
 8002838:	d12b      	bne.n	8002892 <_malloc_r+0xe2>
 800283a:	2200      	movs	r2, #0
 800283c:	605a      	str	r2, [r3, #4]
 800283e:	e00f      	b.n	8002860 <_malloc_r+0xb0>
 8002840:	6822      	ldr	r2, [r4, #0]
 8002842:	1b52      	subs	r2, r2, r5
 8002844:	d41f      	bmi.n	8002886 <_malloc_r+0xd6>
 8002846:	2a0b      	cmp	r2, #11
 8002848:	d917      	bls.n	800287a <_malloc_r+0xca>
 800284a:	1961      	adds	r1, r4, r5
 800284c:	42a3      	cmp	r3, r4
 800284e:	6025      	str	r5, [r4, #0]
 8002850:	bf18      	it	ne
 8002852:	6059      	strne	r1, [r3, #4]
 8002854:	6863      	ldr	r3, [r4, #4]
 8002856:	bf08      	it	eq
 8002858:	f8c8 1000 	streq.w	r1, [r8]
 800285c:	5162      	str	r2, [r4, r5]
 800285e:	604b      	str	r3, [r1, #4]
 8002860:	4638      	mov	r0, r7
 8002862:	f104 060b 	add.w	r6, r4, #11
 8002866:	f000 f829 	bl	80028bc <__malloc_unlock>
 800286a:	f026 0607 	bic.w	r6, r6, #7
 800286e:	1d23      	adds	r3, r4, #4
 8002870:	1af2      	subs	r2, r6, r3
 8002872:	d0ae      	beq.n	80027d2 <_malloc_r+0x22>
 8002874:	1b9b      	subs	r3, r3, r6
 8002876:	50a3      	str	r3, [r4, r2]
 8002878:	e7ab      	b.n	80027d2 <_malloc_r+0x22>
 800287a:	42a3      	cmp	r3, r4
 800287c:	6862      	ldr	r2, [r4, #4]
 800287e:	d1dd      	bne.n	800283c <_malloc_r+0x8c>
 8002880:	f8c8 2000 	str.w	r2, [r8]
 8002884:	e7ec      	b.n	8002860 <_malloc_r+0xb0>
 8002886:	4623      	mov	r3, r4
 8002888:	6864      	ldr	r4, [r4, #4]
 800288a:	e7ac      	b.n	80027e6 <_malloc_r+0x36>
 800288c:	4634      	mov	r4, r6
 800288e:	6876      	ldr	r6, [r6, #4]
 8002890:	e7b4      	b.n	80027fc <_malloc_r+0x4c>
 8002892:	4613      	mov	r3, r2
 8002894:	e7cc      	b.n	8002830 <_malloc_r+0x80>
 8002896:	230c      	movs	r3, #12
 8002898:	4638      	mov	r0, r7
 800289a:	603b      	str	r3, [r7, #0]
 800289c:	f000 f80e 	bl	80028bc <__malloc_unlock>
 80028a0:	e797      	b.n	80027d2 <_malloc_r+0x22>
 80028a2:	6025      	str	r5, [r4, #0]
 80028a4:	e7dc      	b.n	8002860 <_malloc_r+0xb0>
 80028a6:	605b      	str	r3, [r3, #4]
 80028a8:	deff      	udf	#255	; 0xff
 80028aa:	bf00      	nop
 80028ac:	20000314 	.word	0x20000314

080028b0 <__malloc_lock>:
 80028b0:	4801      	ldr	r0, [pc, #4]	; (80028b8 <__malloc_lock+0x8>)
 80028b2:	f7ff bf13 	b.w	80026dc <__retarget_lock_acquire_recursive>
 80028b6:	bf00      	nop
 80028b8:	20000310 	.word	0x20000310

080028bc <__malloc_unlock>:
 80028bc:	4801      	ldr	r0, [pc, #4]	; (80028c4 <__malloc_unlock+0x8>)
 80028be:	f7ff bf0e 	b.w	80026de <__retarget_lock_release_recursive>
 80028c2:	bf00      	nop
 80028c4:	20000310 	.word	0x20000310

080028c8 <__ssputs_r>:
 80028c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028cc:	461f      	mov	r7, r3
 80028ce:	688e      	ldr	r6, [r1, #8]
 80028d0:	4682      	mov	sl, r0
 80028d2:	42be      	cmp	r6, r7
 80028d4:	460c      	mov	r4, r1
 80028d6:	4690      	mov	r8, r2
 80028d8:	680b      	ldr	r3, [r1, #0]
 80028da:	d82c      	bhi.n	8002936 <__ssputs_r+0x6e>
 80028dc:	898a      	ldrh	r2, [r1, #12]
 80028de:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80028e2:	d026      	beq.n	8002932 <__ssputs_r+0x6a>
 80028e4:	6965      	ldr	r5, [r4, #20]
 80028e6:	6909      	ldr	r1, [r1, #16]
 80028e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80028ec:	eba3 0901 	sub.w	r9, r3, r1
 80028f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80028f4:	1c7b      	adds	r3, r7, #1
 80028f6:	444b      	add	r3, r9
 80028f8:	106d      	asrs	r5, r5, #1
 80028fa:	429d      	cmp	r5, r3
 80028fc:	bf38      	it	cc
 80028fe:	461d      	movcc	r5, r3
 8002900:	0553      	lsls	r3, r2, #21
 8002902:	d527      	bpl.n	8002954 <__ssputs_r+0x8c>
 8002904:	4629      	mov	r1, r5
 8002906:	f7ff ff53 	bl	80027b0 <_malloc_r>
 800290a:	4606      	mov	r6, r0
 800290c:	b360      	cbz	r0, 8002968 <__ssputs_r+0xa0>
 800290e:	464a      	mov	r2, r9
 8002910:	6921      	ldr	r1, [r4, #16]
 8002912:	f000 fafd 	bl	8002f10 <memcpy>
 8002916:	89a3      	ldrh	r3, [r4, #12]
 8002918:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800291c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002920:	81a3      	strh	r3, [r4, #12]
 8002922:	6126      	str	r6, [r4, #16]
 8002924:	444e      	add	r6, r9
 8002926:	6026      	str	r6, [r4, #0]
 8002928:	463e      	mov	r6, r7
 800292a:	6165      	str	r5, [r4, #20]
 800292c:	eba5 0509 	sub.w	r5, r5, r9
 8002930:	60a5      	str	r5, [r4, #8]
 8002932:	42be      	cmp	r6, r7
 8002934:	d900      	bls.n	8002938 <__ssputs_r+0x70>
 8002936:	463e      	mov	r6, r7
 8002938:	4632      	mov	r2, r6
 800293a:	4641      	mov	r1, r8
 800293c:	6820      	ldr	r0, [r4, #0]
 800293e:	f000 faaf 	bl	8002ea0 <memmove>
 8002942:	2000      	movs	r0, #0
 8002944:	68a3      	ldr	r3, [r4, #8]
 8002946:	1b9b      	subs	r3, r3, r6
 8002948:	60a3      	str	r3, [r4, #8]
 800294a:	6823      	ldr	r3, [r4, #0]
 800294c:	4433      	add	r3, r6
 800294e:	6023      	str	r3, [r4, #0]
 8002950:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002954:	462a      	mov	r2, r5
 8002956:	f000 fae9 	bl	8002f2c <_realloc_r>
 800295a:	4606      	mov	r6, r0
 800295c:	2800      	cmp	r0, #0
 800295e:	d1e0      	bne.n	8002922 <__ssputs_r+0x5a>
 8002960:	4650      	mov	r0, sl
 8002962:	6921      	ldr	r1, [r4, #16]
 8002964:	f7ff febc 	bl	80026e0 <_free_r>
 8002968:	230c      	movs	r3, #12
 800296a:	f8ca 3000 	str.w	r3, [sl]
 800296e:	89a3      	ldrh	r3, [r4, #12]
 8002970:	f04f 30ff 	mov.w	r0, #4294967295
 8002974:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002978:	81a3      	strh	r3, [r4, #12]
 800297a:	e7e9      	b.n	8002950 <__ssputs_r+0x88>

0800297c <_svfiprintf_r>:
 800297c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002980:	4698      	mov	r8, r3
 8002982:	898b      	ldrh	r3, [r1, #12]
 8002984:	4607      	mov	r7, r0
 8002986:	061b      	lsls	r3, r3, #24
 8002988:	460d      	mov	r5, r1
 800298a:	4614      	mov	r4, r2
 800298c:	b09d      	sub	sp, #116	; 0x74
 800298e:	d50e      	bpl.n	80029ae <_svfiprintf_r+0x32>
 8002990:	690b      	ldr	r3, [r1, #16]
 8002992:	b963      	cbnz	r3, 80029ae <_svfiprintf_r+0x32>
 8002994:	2140      	movs	r1, #64	; 0x40
 8002996:	f7ff ff0b 	bl	80027b0 <_malloc_r>
 800299a:	6028      	str	r0, [r5, #0]
 800299c:	6128      	str	r0, [r5, #16]
 800299e:	b920      	cbnz	r0, 80029aa <_svfiprintf_r+0x2e>
 80029a0:	230c      	movs	r3, #12
 80029a2:	603b      	str	r3, [r7, #0]
 80029a4:	f04f 30ff 	mov.w	r0, #4294967295
 80029a8:	e0d0      	b.n	8002b4c <_svfiprintf_r+0x1d0>
 80029aa:	2340      	movs	r3, #64	; 0x40
 80029ac:	616b      	str	r3, [r5, #20]
 80029ae:	2300      	movs	r3, #0
 80029b0:	9309      	str	r3, [sp, #36]	; 0x24
 80029b2:	2320      	movs	r3, #32
 80029b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80029b8:	2330      	movs	r3, #48	; 0x30
 80029ba:	f04f 0901 	mov.w	r9, #1
 80029be:	f8cd 800c 	str.w	r8, [sp, #12]
 80029c2:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8002b64 <_svfiprintf_r+0x1e8>
 80029c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80029ca:	4623      	mov	r3, r4
 80029cc:	469a      	mov	sl, r3
 80029ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80029d2:	b10a      	cbz	r2, 80029d8 <_svfiprintf_r+0x5c>
 80029d4:	2a25      	cmp	r2, #37	; 0x25
 80029d6:	d1f9      	bne.n	80029cc <_svfiprintf_r+0x50>
 80029d8:	ebba 0b04 	subs.w	fp, sl, r4
 80029dc:	d00b      	beq.n	80029f6 <_svfiprintf_r+0x7a>
 80029de:	465b      	mov	r3, fp
 80029e0:	4622      	mov	r2, r4
 80029e2:	4629      	mov	r1, r5
 80029e4:	4638      	mov	r0, r7
 80029e6:	f7ff ff6f 	bl	80028c8 <__ssputs_r>
 80029ea:	3001      	adds	r0, #1
 80029ec:	f000 80a9 	beq.w	8002b42 <_svfiprintf_r+0x1c6>
 80029f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80029f2:	445a      	add	r2, fp
 80029f4:	9209      	str	r2, [sp, #36]	; 0x24
 80029f6:	f89a 3000 	ldrb.w	r3, [sl]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	f000 80a1 	beq.w	8002b42 <_svfiprintf_r+0x1c6>
 8002a00:	2300      	movs	r3, #0
 8002a02:	f04f 32ff 	mov.w	r2, #4294967295
 8002a06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002a0a:	f10a 0a01 	add.w	sl, sl, #1
 8002a0e:	9304      	str	r3, [sp, #16]
 8002a10:	9307      	str	r3, [sp, #28]
 8002a12:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002a16:	931a      	str	r3, [sp, #104]	; 0x68
 8002a18:	4654      	mov	r4, sl
 8002a1a:	2205      	movs	r2, #5
 8002a1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a20:	4850      	ldr	r0, [pc, #320]	; (8002b64 <_svfiprintf_r+0x1e8>)
 8002a22:	f000 fa67 	bl	8002ef4 <memchr>
 8002a26:	9a04      	ldr	r2, [sp, #16]
 8002a28:	b9d8      	cbnz	r0, 8002a62 <_svfiprintf_r+0xe6>
 8002a2a:	06d0      	lsls	r0, r2, #27
 8002a2c:	bf44      	itt	mi
 8002a2e:	2320      	movmi	r3, #32
 8002a30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002a34:	0711      	lsls	r1, r2, #28
 8002a36:	bf44      	itt	mi
 8002a38:	232b      	movmi	r3, #43	; 0x2b
 8002a3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002a3e:	f89a 3000 	ldrb.w	r3, [sl]
 8002a42:	2b2a      	cmp	r3, #42	; 0x2a
 8002a44:	d015      	beq.n	8002a72 <_svfiprintf_r+0xf6>
 8002a46:	4654      	mov	r4, sl
 8002a48:	2000      	movs	r0, #0
 8002a4a:	f04f 0c0a 	mov.w	ip, #10
 8002a4e:	9a07      	ldr	r2, [sp, #28]
 8002a50:	4621      	mov	r1, r4
 8002a52:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002a56:	3b30      	subs	r3, #48	; 0x30
 8002a58:	2b09      	cmp	r3, #9
 8002a5a:	d94d      	bls.n	8002af8 <_svfiprintf_r+0x17c>
 8002a5c:	b1b0      	cbz	r0, 8002a8c <_svfiprintf_r+0x110>
 8002a5e:	9207      	str	r2, [sp, #28]
 8002a60:	e014      	b.n	8002a8c <_svfiprintf_r+0x110>
 8002a62:	eba0 0308 	sub.w	r3, r0, r8
 8002a66:	fa09 f303 	lsl.w	r3, r9, r3
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	46a2      	mov	sl, r4
 8002a6e:	9304      	str	r3, [sp, #16]
 8002a70:	e7d2      	b.n	8002a18 <_svfiprintf_r+0x9c>
 8002a72:	9b03      	ldr	r3, [sp, #12]
 8002a74:	1d19      	adds	r1, r3, #4
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	9103      	str	r1, [sp, #12]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	bfbb      	ittet	lt
 8002a7e:	425b      	neglt	r3, r3
 8002a80:	f042 0202 	orrlt.w	r2, r2, #2
 8002a84:	9307      	strge	r3, [sp, #28]
 8002a86:	9307      	strlt	r3, [sp, #28]
 8002a88:	bfb8      	it	lt
 8002a8a:	9204      	strlt	r2, [sp, #16]
 8002a8c:	7823      	ldrb	r3, [r4, #0]
 8002a8e:	2b2e      	cmp	r3, #46	; 0x2e
 8002a90:	d10c      	bne.n	8002aac <_svfiprintf_r+0x130>
 8002a92:	7863      	ldrb	r3, [r4, #1]
 8002a94:	2b2a      	cmp	r3, #42	; 0x2a
 8002a96:	d134      	bne.n	8002b02 <_svfiprintf_r+0x186>
 8002a98:	9b03      	ldr	r3, [sp, #12]
 8002a9a:	3402      	adds	r4, #2
 8002a9c:	1d1a      	adds	r2, r3, #4
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	9203      	str	r2, [sp, #12]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	bfb8      	it	lt
 8002aa6:	f04f 33ff 	movlt.w	r3, #4294967295
 8002aaa:	9305      	str	r3, [sp, #20]
 8002aac:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8002b68 <_svfiprintf_r+0x1ec>
 8002ab0:	2203      	movs	r2, #3
 8002ab2:	4650      	mov	r0, sl
 8002ab4:	7821      	ldrb	r1, [r4, #0]
 8002ab6:	f000 fa1d 	bl	8002ef4 <memchr>
 8002aba:	b138      	cbz	r0, 8002acc <_svfiprintf_r+0x150>
 8002abc:	2240      	movs	r2, #64	; 0x40
 8002abe:	9b04      	ldr	r3, [sp, #16]
 8002ac0:	eba0 000a 	sub.w	r0, r0, sl
 8002ac4:	4082      	lsls	r2, r0
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	3401      	adds	r4, #1
 8002aca:	9304      	str	r3, [sp, #16]
 8002acc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ad0:	2206      	movs	r2, #6
 8002ad2:	4826      	ldr	r0, [pc, #152]	; (8002b6c <_svfiprintf_r+0x1f0>)
 8002ad4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002ad8:	f000 fa0c 	bl	8002ef4 <memchr>
 8002adc:	2800      	cmp	r0, #0
 8002ade:	d038      	beq.n	8002b52 <_svfiprintf_r+0x1d6>
 8002ae0:	4b23      	ldr	r3, [pc, #140]	; (8002b70 <_svfiprintf_r+0x1f4>)
 8002ae2:	bb1b      	cbnz	r3, 8002b2c <_svfiprintf_r+0x1b0>
 8002ae4:	9b03      	ldr	r3, [sp, #12]
 8002ae6:	3307      	adds	r3, #7
 8002ae8:	f023 0307 	bic.w	r3, r3, #7
 8002aec:	3308      	adds	r3, #8
 8002aee:	9303      	str	r3, [sp, #12]
 8002af0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002af2:	4433      	add	r3, r6
 8002af4:	9309      	str	r3, [sp, #36]	; 0x24
 8002af6:	e768      	b.n	80029ca <_svfiprintf_r+0x4e>
 8002af8:	460c      	mov	r4, r1
 8002afa:	2001      	movs	r0, #1
 8002afc:	fb0c 3202 	mla	r2, ip, r2, r3
 8002b00:	e7a6      	b.n	8002a50 <_svfiprintf_r+0xd4>
 8002b02:	2300      	movs	r3, #0
 8002b04:	f04f 0c0a 	mov.w	ip, #10
 8002b08:	4619      	mov	r1, r3
 8002b0a:	3401      	adds	r4, #1
 8002b0c:	9305      	str	r3, [sp, #20]
 8002b0e:	4620      	mov	r0, r4
 8002b10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002b14:	3a30      	subs	r2, #48	; 0x30
 8002b16:	2a09      	cmp	r2, #9
 8002b18:	d903      	bls.n	8002b22 <_svfiprintf_r+0x1a6>
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d0c6      	beq.n	8002aac <_svfiprintf_r+0x130>
 8002b1e:	9105      	str	r1, [sp, #20]
 8002b20:	e7c4      	b.n	8002aac <_svfiprintf_r+0x130>
 8002b22:	4604      	mov	r4, r0
 8002b24:	2301      	movs	r3, #1
 8002b26:	fb0c 2101 	mla	r1, ip, r1, r2
 8002b2a:	e7f0      	b.n	8002b0e <_svfiprintf_r+0x192>
 8002b2c:	ab03      	add	r3, sp, #12
 8002b2e:	9300      	str	r3, [sp, #0]
 8002b30:	462a      	mov	r2, r5
 8002b32:	4638      	mov	r0, r7
 8002b34:	4b0f      	ldr	r3, [pc, #60]	; (8002b74 <_svfiprintf_r+0x1f8>)
 8002b36:	a904      	add	r1, sp, #16
 8002b38:	f3af 8000 	nop.w
 8002b3c:	1c42      	adds	r2, r0, #1
 8002b3e:	4606      	mov	r6, r0
 8002b40:	d1d6      	bne.n	8002af0 <_svfiprintf_r+0x174>
 8002b42:	89ab      	ldrh	r3, [r5, #12]
 8002b44:	065b      	lsls	r3, r3, #25
 8002b46:	f53f af2d 	bmi.w	80029a4 <_svfiprintf_r+0x28>
 8002b4a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002b4c:	b01d      	add	sp, #116	; 0x74
 8002b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b52:	ab03      	add	r3, sp, #12
 8002b54:	9300      	str	r3, [sp, #0]
 8002b56:	462a      	mov	r2, r5
 8002b58:	4638      	mov	r0, r7
 8002b5a:	4b06      	ldr	r3, [pc, #24]	; (8002b74 <_svfiprintf_r+0x1f8>)
 8002b5c:	a904      	add	r1, sp, #16
 8002b5e:	f000 f87d 	bl	8002c5c <_printf_i>
 8002b62:	e7eb      	b.n	8002b3c <_svfiprintf_r+0x1c0>
 8002b64:	0800302a 	.word	0x0800302a
 8002b68:	08003030 	.word	0x08003030
 8002b6c:	08003034 	.word	0x08003034
 8002b70:	00000000 	.word	0x00000000
 8002b74:	080028c9 	.word	0x080028c9

08002b78 <_printf_common>:
 8002b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b7c:	4616      	mov	r6, r2
 8002b7e:	4699      	mov	r9, r3
 8002b80:	688a      	ldr	r2, [r1, #8]
 8002b82:	690b      	ldr	r3, [r1, #16]
 8002b84:	4607      	mov	r7, r0
 8002b86:	4293      	cmp	r3, r2
 8002b88:	bfb8      	it	lt
 8002b8a:	4613      	movlt	r3, r2
 8002b8c:	6033      	str	r3, [r6, #0]
 8002b8e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002b92:	460c      	mov	r4, r1
 8002b94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002b98:	b10a      	cbz	r2, 8002b9e <_printf_common+0x26>
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	6033      	str	r3, [r6, #0]
 8002b9e:	6823      	ldr	r3, [r4, #0]
 8002ba0:	0699      	lsls	r1, r3, #26
 8002ba2:	bf42      	ittt	mi
 8002ba4:	6833      	ldrmi	r3, [r6, #0]
 8002ba6:	3302      	addmi	r3, #2
 8002ba8:	6033      	strmi	r3, [r6, #0]
 8002baa:	6825      	ldr	r5, [r4, #0]
 8002bac:	f015 0506 	ands.w	r5, r5, #6
 8002bb0:	d106      	bne.n	8002bc0 <_printf_common+0x48>
 8002bb2:	f104 0a19 	add.w	sl, r4, #25
 8002bb6:	68e3      	ldr	r3, [r4, #12]
 8002bb8:	6832      	ldr	r2, [r6, #0]
 8002bba:	1a9b      	subs	r3, r3, r2
 8002bbc:	42ab      	cmp	r3, r5
 8002bbe:	dc2b      	bgt.n	8002c18 <_printf_common+0xa0>
 8002bc0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002bc4:	1e13      	subs	r3, r2, #0
 8002bc6:	6822      	ldr	r2, [r4, #0]
 8002bc8:	bf18      	it	ne
 8002bca:	2301      	movne	r3, #1
 8002bcc:	0692      	lsls	r2, r2, #26
 8002bce:	d430      	bmi.n	8002c32 <_printf_common+0xba>
 8002bd0:	4649      	mov	r1, r9
 8002bd2:	4638      	mov	r0, r7
 8002bd4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002bd8:	47c0      	blx	r8
 8002bda:	3001      	adds	r0, #1
 8002bdc:	d023      	beq.n	8002c26 <_printf_common+0xae>
 8002bde:	6823      	ldr	r3, [r4, #0]
 8002be0:	6922      	ldr	r2, [r4, #16]
 8002be2:	f003 0306 	and.w	r3, r3, #6
 8002be6:	2b04      	cmp	r3, #4
 8002be8:	bf14      	ite	ne
 8002bea:	2500      	movne	r5, #0
 8002bec:	6833      	ldreq	r3, [r6, #0]
 8002bee:	f04f 0600 	mov.w	r6, #0
 8002bf2:	bf08      	it	eq
 8002bf4:	68e5      	ldreq	r5, [r4, #12]
 8002bf6:	f104 041a 	add.w	r4, r4, #26
 8002bfa:	bf08      	it	eq
 8002bfc:	1aed      	subeq	r5, r5, r3
 8002bfe:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002c02:	bf08      	it	eq
 8002c04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	bfc4      	itt	gt
 8002c0c:	1a9b      	subgt	r3, r3, r2
 8002c0e:	18ed      	addgt	r5, r5, r3
 8002c10:	42b5      	cmp	r5, r6
 8002c12:	d11a      	bne.n	8002c4a <_printf_common+0xd2>
 8002c14:	2000      	movs	r0, #0
 8002c16:	e008      	b.n	8002c2a <_printf_common+0xb2>
 8002c18:	2301      	movs	r3, #1
 8002c1a:	4652      	mov	r2, sl
 8002c1c:	4649      	mov	r1, r9
 8002c1e:	4638      	mov	r0, r7
 8002c20:	47c0      	blx	r8
 8002c22:	3001      	adds	r0, #1
 8002c24:	d103      	bne.n	8002c2e <_printf_common+0xb6>
 8002c26:	f04f 30ff 	mov.w	r0, #4294967295
 8002c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c2e:	3501      	adds	r5, #1
 8002c30:	e7c1      	b.n	8002bb6 <_printf_common+0x3e>
 8002c32:	2030      	movs	r0, #48	; 0x30
 8002c34:	18e1      	adds	r1, r4, r3
 8002c36:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002c3a:	1c5a      	adds	r2, r3, #1
 8002c3c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002c40:	4422      	add	r2, r4
 8002c42:	3302      	adds	r3, #2
 8002c44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002c48:	e7c2      	b.n	8002bd0 <_printf_common+0x58>
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	4622      	mov	r2, r4
 8002c4e:	4649      	mov	r1, r9
 8002c50:	4638      	mov	r0, r7
 8002c52:	47c0      	blx	r8
 8002c54:	3001      	adds	r0, #1
 8002c56:	d0e6      	beq.n	8002c26 <_printf_common+0xae>
 8002c58:	3601      	adds	r6, #1
 8002c5a:	e7d9      	b.n	8002c10 <_printf_common+0x98>

08002c5c <_printf_i>:
 8002c5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002c60:	7e0f      	ldrb	r7, [r1, #24]
 8002c62:	4691      	mov	r9, r2
 8002c64:	2f78      	cmp	r7, #120	; 0x78
 8002c66:	4680      	mov	r8, r0
 8002c68:	460c      	mov	r4, r1
 8002c6a:	469a      	mov	sl, r3
 8002c6c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002c6e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002c72:	d807      	bhi.n	8002c84 <_printf_i+0x28>
 8002c74:	2f62      	cmp	r7, #98	; 0x62
 8002c76:	d80a      	bhi.n	8002c8e <_printf_i+0x32>
 8002c78:	2f00      	cmp	r7, #0
 8002c7a:	f000 80d5 	beq.w	8002e28 <_printf_i+0x1cc>
 8002c7e:	2f58      	cmp	r7, #88	; 0x58
 8002c80:	f000 80c1 	beq.w	8002e06 <_printf_i+0x1aa>
 8002c84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002c88:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002c8c:	e03a      	b.n	8002d04 <_printf_i+0xa8>
 8002c8e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002c92:	2b15      	cmp	r3, #21
 8002c94:	d8f6      	bhi.n	8002c84 <_printf_i+0x28>
 8002c96:	a101      	add	r1, pc, #4	; (adr r1, 8002c9c <_printf_i+0x40>)
 8002c98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002c9c:	08002cf5 	.word	0x08002cf5
 8002ca0:	08002d09 	.word	0x08002d09
 8002ca4:	08002c85 	.word	0x08002c85
 8002ca8:	08002c85 	.word	0x08002c85
 8002cac:	08002c85 	.word	0x08002c85
 8002cb0:	08002c85 	.word	0x08002c85
 8002cb4:	08002d09 	.word	0x08002d09
 8002cb8:	08002c85 	.word	0x08002c85
 8002cbc:	08002c85 	.word	0x08002c85
 8002cc0:	08002c85 	.word	0x08002c85
 8002cc4:	08002c85 	.word	0x08002c85
 8002cc8:	08002e0f 	.word	0x08002e0f
 8002ccc:	08002d35 	.word	0x08002d35
 8002cd0:	08002dc9 	.word	0x08002dc9
 8002cd4:	08002c85 	.word	0x08002c85
 8002cd8:	08002c85 	.word	0x08002c85
 8002cdc:	08002e31 	.word	0x08002e31
 8002ce0:	08002c85 	.word	0x08002c85
 8002ce4:	08002d35 	.word	0x08002d35
 8002ce8:	08002c85 	.word	0x08002c85
 8002cec:	08002c85 	.word	0x08002c85
 8002cf0:	08002dd1 	.word	0x08002dd1
 8002cf4:	682b      	ldr	r3, [r5, #0]
 8002cf6:	1d1a      	adds	r2, r3, #4
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	602a      	str	r2, [r5, #0]
 8002cfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002d04:	2301      	movs	r3, #1
 8002d06:	e0a0      	b.n	8002e4a <_printf_i+0x1ee>
 8002d08:	6820      	ldr	r0, [r4, #0]
 8002d0a:	682b      	ldr	r3, [r5, #0]
 8002d0c:	0607      	lsls	r7, r0, #24
 8002d0e:	f103 0104 	add.w	r1, r3, #4
 8002d12:	6029      	str	r1, [r5, #0]
 8002d14:	d501      	bpl.n	8002d1a <_printf_i+0xbe>
 8002d16:	681e      	ldr	r6, [r3, #0]
 8002d18:	e003      	b.n	8002d22 <_printf_i+0xc6>
 8002d1a:	0646      	lsls	r6, r0, #25
 8002d1c:	d5fb      	bpl.n	8002d16 <_printf_i+0xba>
 8002d1e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002d22:	2e00      	cmp	r6, #0
 8002d24:	da03      	bge.n	8002d2e <_printf_i+0xd2>
 8002d26:	232d      	movs	r3, #45	; 0x2d
 8002d28:	4276      	negs	r6, r6
 8002d2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d2e:	230a      	movs	r3, #10
 8002d30:	4859      	ldr	r0, [pc, #356]	; (8002e98 <_printf_i+0x23c>)
 8002d32:	e012      	b.n	8002d5a <_printf_i+0xfe>
 8002d34:	682b      	ldr	r3, [r5, #0]
 8002d36:	6820      	ldr	r0, [r4, #0]
 8002d38:	1d19      	adds	r1, r3, #4
 8002d3a:	6029      	str	r1, [r5, #0]
 8002d3c:	0605      	lsls	r5, r0, #24
 8002d3e:	d501      	bpl.n	8002d44 <_printf_i+0xe8>
 8002d40:	681e      	ldr	r6, [r3, #0]
 8002d42:	e002      	b.n	8002d4a <_printf_i+0xee>
 8002d44:	0641      	lsls	r1, r0, #25
 8002d46:	d5fb      	bpl.n	8002d40 <_printf_i+0xe4>
 8002d48:	881e      	ldrh	r6, [r3, #0]
 8002d4a:	2f6f      	cmp	r7, #111	; 0x6f
 8002d4c:	bf0c      	ite	eq
 8002d4e:	2308      	moveq	r3, #8
 8002d50:	230a      	movne	r3, #10
 8002d52:	4851      	ldr	r0, [pc, #324]	; (8002e98 <_printf_i+0x23c>)
 8002d54:	2100      	movs	r1, #0
 8002d56:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002d5a:	6865      	ldr	r5, [r4, #4]
 8002d5c:	2d00      	cmp	r5, #0
 8002d5e:	bfa8      	it	ge
 8002d60:	6821      	ldrge	r1, [r4, #0]
 8002d62:	60a5      	str	r5, [r4, #8]
 8002d64:	bfa4      	itt	ge
 8002d66:	f021 0104 	bicge.w	r1, r1, #4
 8002d6a:	6021      	strge	r1, [r4, #0]
 8002d6c:	b90e      	cbnz	r6, 8002d72 <_printf_i+0x116>
 8002d6e:	2d00      	cmp	r5, #0
 8002d70:	d04b      	beq.n	8002e0a <_printf_i+0x1ae>
 8002d72:	4615      	mov	r5, r2
 8002d74:	fbb6 f1f3 	udiv	r1, r6, r3
 8002d78:	fb03 6711 	mls	r7, r3, r1, r6
 8002d7c:	5dc7      	ldrb	r7, [r0, r7]
 8002d7e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002d82:	4637      	mov	r7, r6
 8002d84:	42bb      	cmp	r3, r7
 8002d86:	460e      	mov	r6, r1
 8002d88:	d9f4      	bls.n	8002d74 <_printf_i+0x118>
 8002d8a:	2b08      	cmp	r3, #8
 8002d8c:	d10b      	bne.n	8002da6 <_printf_i+0x14a>
 8002d8e:	6823      	ldr	r3, [r4, #0]
 8002d90:	07de      	lsls	r6, r3, #31
 8002d92:	d508      	bpl.n	8002da6 <_printf_i+0x14a>
 8002d94:	6923      	ldr	r3, [r4, #16]
 8002d96:	6861      	ldr	r1, [r4, #4]
 8002d98:	4299      	cmp	r1, r3
 8002d9a:	bfde      	ittt	le
 8002d9c:	2330      	movle	r3, #48	; 0x30
 8002d9e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002da2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002da6:	1b52      	subs	r2, r2, r5
 8002da8:	6122      	str	r2, [r4, #16]
 8002daa:	464b      	mov	r3, r9
 8002dac:	4621      	mov	r1, r4
 8002dae:	4640      	mov	r0, r8
 8002db0:	f8cd a000 	str.w	sl, [sp]
 8002db4:	aa03      	add	r2, sp, #12
 8002db6:	f7ff fedf 	bl	8002b78 <_printf_common>
 8002dba:	3001      	adds	r0, #1
 8002dbc:	d14a      	bne.n	8002e54 <_printf_i+0x1f8>
 8002dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8002dc2:	b004      	add	sp, #16
 8002dc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002dc8:	6823      	ldr	r3, [r4, #0]
 8002dca:	f043 0320 	orr.w	r3, r3, #32
 8002dce:	6023      	str	r3, [r4, #0]
 8002dd0:	2778      	movs	r7, #120	; 0x78
 8002dd2:	4832      	ldr	r0, [pc, #200]	; (8002e9c <_printf_i+0x240>)
 8002dd4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002dd8:	6823      	ldr	r3, [r4, #0]
 8002dda:	6829      	ldr	r1, [r5, #0]
 8002ddc:	061f      	lsls	r7, r3, #24
 8002dde:	f851 6b04 	ldr.w	r6, [r1], #4
 8002de2:	d402      	bmi.n	8002dea <_printf_i+0x18e>
 8002de4:	065f      	lsls	r7, r3, #25
 8002de6:	bf48      	it	mi
 8002de8:	b2b6      	uxthmi	r6, r6
 8002dea:	07df      	lsls	r7, r3, #31
 8002dec:	bf48      	it	mi
 8002dee:	f043 0320 	orrmi.w	r3, r3, #32
 8002df2:	6029      	str	r1, [r5, #0]
 8002df4:	bf48      	it	mi
 8002df6:	6023      	strmi	r3, [r4, #0]
 8002df8:	b91e      	cbnz	r6, 8002e02 <_printf_i+0x1a6>
 8002dfa:	6823      	ldr	r3, [r4, #0]
 8002dfc:	f023 0320 	bic.w	r3, r3, #32
 8002e00:	6023      	str	r3, [r4, #0]
 8002e02:	2310      	movs	r3, #16
 8002e04:	e7a6      	b.n	8002d54 <_printf_i+0xf8>
 8002e06:	4824      	ldr	r0, [pc, #144]	; (8002e98 <_printf_i+0x23c>)
 8002e08:	e7e4      	b.n	8002dd4 <_printf_i+0x178>
 8002e0a:	4615      	mov	r5, r2
 8002e0c:	e7bd      	b.n	8002d8a <_printf_i+0x12e>
 8002e0e:	682b      	ldr	r3, [r5, #0]
 8002e10:	6826      	ldr	r6, [r4, #0]
 8002e12:	1d18      	adds	r0, r3, #4
 8002e14:	6961      	ldr	r1, [r4, #20]
 8002e16:	6028      	str	r0, [r5, #0]
 8002e18:	0635      	lsls	r5, r6, #24
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	d501      	bpl.n	8002e22 <_printf_i+0x1c6>
 8002e1e:	6019      	str	r1, [r3, #0]
 8002e20:	e002      	b.n	8002e28 <_printf_i+0x1cc>
 8002e22:	0670      	lsls	r0, r6, #25
 8002e24:	d5fb      	bpl.n	8002e1e <_printf_i+0x1c2>
 8002e26:	8019      	strh	r1, [r3, #0]
 8002e28:	2300      	movs	r3, #0
 8002e2a:	4615      	mov	r5, r2
 8002e2c:	6123      	str	r3, [r4, #16]
 8002e2e:	e7bc      	b.n	8002daa <_printf_i+0x14e>
 8002e30:	682b      	ldr	r3, [r5, #0]
 8002e32:	2100      	movs	r1, #0
 8002e34:	1d1a      	adds	r2, r3, #4
 8002e36:	602a      	str	r2, [r5, #0]
 8002e38:	681d      	ldr	r5, [r3, #0]
 8002e3a:	6862      	ldr	r2, [r4, #4]
 8002e3c:	4628      	mov	r0, r5
 8002e3e:	f000 f859 	bl	8002ef4 <memchr>
 8002e42:	b108      	cbz	r0, 8002e48 <_printf_i+0x1ec>
 8002e44:	1b40      	subs	r0, r0, r5
 8002e46:	6060      	str	r0, [r4, #4]
 8002e48:	6863      	ldr	r3, [r4, #4]
 8002e4a:	6123      	str	r3, [r4, #16]
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e52:	e7aa      	b.n	8002daa <_printf_i+0x14e>
 8002e54:	462a      	mov	r2, r5
 8002e56:	4649      	mov	r1, r9
 8002e58:	4640      	mov	r0, r8
 8002e5a:	6923      	ldr	r3, [r4, #16]
 8002e5c:	47d0      	blx	sl
 8002e5e:	3001      	adds	r0, #1
 8002e60:	d0ad      	beq.n	8002dbe <_printf_i+0x162>
 8002e62:	6823      	ldr	r3, [r4, #0]
 8002e64:	079b      	lsls	r3, r3, #30
 8002e66:	d413      	bmi.n	8002e90 <_printf_i+0x234>
 8002e68:	68e0      	ldr	r0, [r4, #12]
 8002e6a:	9b03      	ldr	r3, [sp, #12]
 8002e6c:	4298      	cmp	r0, r3
 8002e6e:	bfb8      	it	lt
 8002e70:	4618      	movlt	r0, r3
 8002e72:	e7a6      	b.n	8002dc2 <_printf_i+0x166>
 8002e74:	2301      	movs	r3, #1
 8002e76:	4632      	mov	r2, r6
 8002e78:	4649      	mov	r1, r9
 8002e7a:	4640      	mov	r0, r8
 8002e7c:	47d0      	blx	sl
 8002e7e:	3001      	adds	r0, #1
 8002e80:	d09d      	beq.n	8002dbe <_printf_i+0x162>
 8002e82:	3501      	adds	r5, #1
 8002e84:	68e3      	ldr	r3, [r4, #12]
 8002e86:	9903      	ldr	r1, [sp, #12]
 8002e88:	1a5b      	subs	r3, r3, r1
 8002e8a:	42ab      	cmp	r3, r5
 8002e8c:	dcf2      	bgt.n	8002e74 <_printf_i+0x218>
 8002e8e:	e7eb      	b.n	8002e68 <_printf_i+0x20c>
 8002e90:	2500      	movs	r5, #0
 8002e92:	f104 0619 	add.w	r6, r4, #25
 8002e96:	e7f5      	b.n	8002e84 <_printf_i+0x228>
 8002e98:	0800303b 	.word	0x0800303b
 8002e9c:	0800304c 	.word	0x0800304c

08002ea0 <memmove>:
 8002ea0:	4288      	cmp	r0, r1
 8002ea2:	b510      	push	{r4, lr}
 8002ea4:	eb01 0402 	add.w	r4, r1, r2
 8002ea8:	d902      	bls.n	8002eb0 <memmove+0x10>
 8002eaa:	4284      	cmp	r4, r0
 8002eac:	4623      	mov	r3, r4
 8002eae:	d807      	bhi.n	8002ec0 <memmove+0x20>
 8002eb0:	1e43      	subs	r3, r0, #1
 8002eb2:	42a1      	cmp	r1, r4
 8002eb4:	d008      	beq.n	8002ec8 <memmove+0x28>
 8002eb6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002eba:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002ebe:	e7f8      	b.n	8002eb2 <memmove+0x12>
 8002ec0:	4601      	mov	r1, r0
 8002ec2:	4402      	add	r2, r0
 8002ec4:	428a      	cmp	r2, r1
 8002ec6:	d100      	bne.n	8002eca <memmove+0x2a>
 8002ec8:	bd10      	pop	{r4, pc}
 8002eca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002ece:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002ed2:	e7f7      	b.n	8002ec4 <memmove+0x24>

08002ed4 <_sbrk_r>:
 8002ed4:	b538      	push	{r3, r4, r5, lr}
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	4d05      	ldr	r5, [pc, #20]	; (8002ef0 <_sbrk_r+0x1c>)
 8002eda:	4604      	mov	r4, r0
 8002edc:	4608      	mov	r0, r1
 8002ede:	602b      	str	r3, [r5, #0]
 8002ee0:	f7fd fcc4 	bl	800086c <_sbrk>
 8002ee4:	1c43      	adds	r3, r0, #1
 8002ee6:	d102      	bne.n	8002eee <_sbrk_r+0x1a>
 8002ee8:	682b      	ldr	r3, [r5, #0]
 8002eea:	b103      	cbz	r3, 8002eee <_sbrk_r+0x1a>
 8002eec:	6023      	str	r3, [r4, #0]
 8002eee:	bd38      	pop	{r3, r4, r5, pc}
 8002ef0:	2000030c 	.word	0x2000030c

08002ef4 <memchr>:
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	b510      	push	{r4, lr}
 8002ef8:	b2c9      	uxtb	r1, r1
 8002efa:	4402      	add	r2, r0
 8002efc:	4293      	cmp	r3, r2
 8002efe:	4618      	mov	r0, r3
 8002f00:	d101      	bne.n	8002f06 <memchr+0x12>
 8002f02:	2000      	movs	r0, #0
 8002f04:	e003      	b.n	8002f0e <memchr+0x1a>
 8002f06:	7804      	ldrb	r4, [r0, #0]
 8002f08:	3301      	adds	r3, #1
 8002f0a:	428c      	cmp	r4, r1
 8002f0c:	d1f6      	bne.n	8002efc <memchr+0x8>
 8002f0e:	bd10      	pop	{r4, pc}

08002f10 <memcpy>:
 8002f10:	440a      	add	r2, r1
 8002f12:	4291      	cmp	r1, r2
 8002f14:	f100 33ff 	add.w	r3, r0, #4294967295
 8002f18:	d100      	bne.n	8002f1c <memcpy+0xc>
 8002f1a:	4770      	bx	lr
 8002f1c:	b510      	push	{r4, lr}
 8002f1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f22:	4291      	cmp	r1, r2
 8002f24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f28:	d1f9      	bne.n	8002f1e <memcpy+0xe>
 8002f2a:	bd10      	pop	{r4, pc}

08002f2c <_realloc_r>:
 8002f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f30:	4680      	mov	r8, r0
 8002f32:	4614      	mov	r4, r2
 8002f34:	460e      	mov	r6, r1
 8002f36:	b921      	cbnz	r1, 8002f42 <_realloc_r+0x16>
 8002f38:	4611      	mov	r1, r2
 8002f3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f3e:	f7ff bc37 	b.w	80027b0 <_malloc_r>
 8002f42:	b92a      	cbnz	r2, 8002f50 <_realloc_r+0x24>
 8002f44:	f7ff fbcc 	bl	80026e0 <_free_r>
 8002f48:	4625      	mov	r5, r4
 8002f4a:	4628      	mov	r0, r5
 8002f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f50:	f000 f81b 	bl	8002f8a <_malloc_usable_size_r>
 8002f54:	4284      	cmp	r4, r0
 8002f56:	4607      	mov	r7, r0
 8002f58:	d802      	bhi.n	8002f60 <_realloc_r+0x34>
 8002f5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002f5e:	d812      	bhi.n	8002f86 <_realloc_r+0x5a>
 8002f60:	4621      	mov	r1, r4
 8002f62:	4640      	mov	r0, r8
 8002f64:	f7ff fc24 	bl	80027b0 <_malloc_r>
 8002f68:	4605      	mov	r5, r0
 8002f6a:	2800      	cmp	r0, #0
 8002f6c:	d0ed      	beq.n	8002f4a <_realloc_r+0x1e>
 8002f6e:	42bc      	cmp	r4, r7
 8002f70:	4622      	mov	r2, r4
 8002f72:	4631      	mov	r1, r6
 8002f74:	bf28      	it	cs
 8002f76:	463a      	movcs	r2, r7
 8002f78:	f7ff ffca 	bl	8002f10 <memcpy>
 8002f7c:	4631      	mov	r1, r6
 8002f7e:	4640      	mov	r0, r8
 8002f80:	f7ff fbae 	bl	80026e0 <_free_r>
 8002f84:	e7e1      	b.n	8002f4a <_realloc_r+0x1e>
 8002f86:	4635      	mov	r5, r6
 8002f88:	e7df      	b.n	8002f4a <_realloc_r+0x1e>

08002f8a <_malloc_usable_size_r>:
 8002f8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f8e:	1f18      	subs	r0, r3, #4
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	bfbc      	itt	lt
 8002f94:	580b      	ldrlt	r3, [r1, r0]
 8002f96:	18c0      	addlt	r0, r0, r3
 8002f98:	4770      	bx	lr
	...

08002f9c <_init>:
 8002f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f9e:	bf00      	nop
 8002fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fa2:	bc08      	pop	{r3}
 8002fa4:	469e      	mov	lr, r3
 8002fa6:	4770      	bx	lr

08002fa8 <_fini>:
 8002fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002faa:	bf00      	nop
 8002fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fae:	bc08      	pop	{r3}
 8002fb0:	469e      	mov	lr, r3
 8002fb2:	4770      	bx	lr
