Warning (10268): Verilog HDL information at instructionRAM.sv(35): always construct contains both blocking and non-blocking assignments File: C:/Users/minec/Desktop/github/PROJ300/Firmware/UART/sv files/instructionRAM.sv Line: 35
