xst -intstyle ise -ifn "D:/softwares/software saved file/xilinx projects/VLSI_2/Half_subtractor_Dataflow.xst" -ofn "D:/softwares/software saved file/xilinx projects/VLSI_2/Half_subtractor_Dataflow.syr" 
vhdtdtfi -lib work {D:/softwares/software saved file/xilinx projects/VLSI_2/Half_subtractor_Dataflow.v} -lang verilog -prj VLSI_2 -o Half_subtractor_Dataflow.spl -module Half_subtractor_Dataflow -template D:/softwares/Xilinx/xilinx_installed/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 Half_subtractor_Dataflow.spl {D:/softwares/software saved file/xilinx projects/VLSI_2/Half_subtractor_Dataflow.sym} 
vhdtdtfi -lang verilog -prj VLSI_2 -o "D:/softwares/software saved file/xilinx projects/VLSI_2/Half_subtractor_Dataflow.tfi" -lib work "D:/softwares/software saved file/xilinx projects/VLSI_2//Half_subtractor_Dataflow.v" -module Half_subtractor_Dataflow -template D:/softwares/Xilinx/xilinx_installed/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj VLSI_2 -o "D:/softwares/software saved file/xilinx projects/VLSI_2/Half_subtractor_Dataflow.tfi" -lib work "D:/softwares/software saved file/xilinx projects/VLSI_2//Half_subtractor_Dataflow.v" -module Half_subtractor_Dataflow -template D:/softwares/Xilinx/xilinx_installed/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc7a100t-csg324-3 "Half_subtractor_Dataflow.ngc" Half_subtractor_Dataflow.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o Half_subtractor_Dataflow_map.ncd Half_subtractor_Dataflow.ngd Half_subtractor_Dataflow.pcf 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim Half_subtractor_Dataflow.ngc Half_subtractor_Dataflow_synthesis.v 
