Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jan  9 15:44:13 2023
| Host         : DESKTOP-3OP70KP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Project_vDatamemory_wrapper_control_sets_placed.rpt
| Design       : Project_vDatamemory_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   175 |
| Unused register locations in slices containing registers |   419 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      3 |            1 |
|      4 |           42 |
|      5 |            8 |
|      6 |            1 |
|      8 |           20 |
|     10 |            6 |
|     12 |           12 |
|     13 |            5 |
|     14 |            6 |
|     15 |           16 |
|    16+ |           56 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             393 |          121 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             214 |           84 |
| Yes          | No                    | No                     |            1012 |          234 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             890 |          197 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                                                                                                    Enable Signal                                                                                                   |                                                                          Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                                   |                1 |              2 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                                   |                1 |              2 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                         |                                                                                                                                                                   |                1 |              3 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                        | Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                          |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[1][0]              | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[25][0]             | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                        |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[57][0]             | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[9][0]              | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | Project_vDatamemory_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                               | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                   | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                2 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                2 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_5[0]                | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                4 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                3 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_3[0]                | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_4[0]                | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_1[0]                | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_0[0]                | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                          |                                                                                                                                                                   |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_2[0]                | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]                  | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                    | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                             | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                             | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                       |                                                                                                                                                                   |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                             | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                |                                                                                                                                                                   |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                |                                                                                                                                                                   |                2 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                               | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[10][0]                                                                               | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                   |                2 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                   | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                2 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                      | Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                        | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                3 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                      | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/E[0]                                                                                      |                                                                                                                                                                   |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[33][0]             | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[49][0]             | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                            |                1 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[17][0]             | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                       | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              5 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                            | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              5 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                       | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                     | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                1 |              5 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                        | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              5 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                             | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              5 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                       | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                     | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                             | Project_vDatamemory_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                    | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                   | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/p_1_in[7]                                                                                                              | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/p_1_in[15]                                                                                                             | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/p_1_in[31]                                                                                                             | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/p_1_in[23]                                                                                                             | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                            | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                3 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                             | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                   | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                   | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                   | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                   | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                    | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                    | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                   | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                   | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                   | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                   | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                4 |             10 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_1_in                                          |                6 |             10 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                4 |             10 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/p_0_in                                          |                5 |             10 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                4 |             10 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                               | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                            |                5 |             10 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen53_in  |                                                                                                                                                                   |                2 |             12 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_rvalid_i                                                                                                             | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                |                                                                                                                                                                   |                2 |             12 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | Project_vDatamemory_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                     |                4 |             12 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                |                                                                                                                                                                   |                6 |             12 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                         | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                            | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0           |                4 |             12 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                      |                                                                                                                                                                   |                2 |             12 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                    | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                3 |             12 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                   |                5 |             12 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                          |                                                                                                                                                                   |                2 |             12 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4      |                                                                                                                                                                   |                3 |             12 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                                   |                4 |             13 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                                   |                4 |             13 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                         |                                                                                                                                                                   |                3 |             13 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                   |                2 |             13 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                            | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                4 |             13 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                   |                2 |             14 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                                   |                2 |             14 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen411_in |                                                                                                                                                                   |                3 |             14 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                                   |                2 |             14 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen60_in  |                                                                                                                                                                   |                4 |             14 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                   |                2 |             14 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                               | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             15 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                               | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                               | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             15 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             15 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                               | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             15 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                               | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             15 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                               | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                               | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                               | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             15 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             15 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                8 |             16 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                                   |                3 |             16 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                                   |                3 |             16 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                   |                9 |             18 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                |                                                                                                                                                                   |                8 |             18 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                   |               11 |             26 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                |                                                                                                                                                                   |               10 |             26 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                   |                6 |             27 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                |                                                                                                                                                                   |                6 |             27 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                            | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                6 |             27 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                              |                                                                                                                                                                   |                6 |             27 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                   |                5 |             27 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                                   |                8 |             32 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                                   |                9 |             32 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                 | Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                5 |             32 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                | Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                5 |             32 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                |                                                                                                                                                                   |                8 |             32 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/slv_reg_rden                                                                                                           | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                8 |             32 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    |                                                                                                                                                                   |                6 |             32 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                   | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                5 |             32 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                     | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0           |                5 |             32 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                   |               10 |             32 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                   |                6 |             32 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                              |                                                                                                                                                                   |                5 |             32 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                 |                8 |             32 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |               14 |             33 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                     | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                6 |             33 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                     | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                6 |             33 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[10]_2                                                                                           |                                                                                                                                                                   |               11 |             44 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[8]_20                                                                                           |                                                                                                                                                                   |               11 |             44 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[11]_0                                                                                           |                                                                                                                                                                   |               11 |             44 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[11]_3                                                                                           |                                                                                                                                                                   |               11 |             44 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[8]_22                                                                                           |                                                                                                                                                                   |               11 |             44 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[9]_0                                                                                            |                                                                                                                                                                   |               11 |             44 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[10]_3                                                                                           |                                                                                                                                                                   |               11 |             44 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[8]_21                                                                                           |                                                                                                                                                                   |               11 |             44 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[11]_1                                                                                           |                                                                                                                                                                   |               11 |             44 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[8]_23                                                                                           |                                                                                                                                                                   |               11 |             44 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[10]_4                                                                                           |                                                                                                                                                                   |               11 |             44 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[10]_0                                                                                           |                                                                                                                                                                   |               11 |             44 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[9]_2                                                                                            |                                                                                                                                                                   |               11 |             44 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[10]_1                                                                                           |                                                                                                                                                                   |               11 |             44 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[11]_2                                                                                           |                                                                                                                                                                   |               11 |             44 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[9]_1                                                                                            |                                                                                                                                                                   |               11 |             44 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                   |                8 |             45 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                         |                                                                                                                                                                   |               12 |             45 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                   |               12 |             45 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                                   |                7 |             45 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                   |                7 |             45 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                         |                                                                                                                                                                   |               14 |             45 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                   |                7 |             45 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                                   |                7 |             45 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                         |                                                                                                                                                                   |                8 |             45 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 | Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                   |                8 |             45 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |               13 |             47 |
|  Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    |                                                                                                                                                                   |              122 |            395 |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


