Analysis & Synthesis report for sdram_ov5640_vga
Wed Mar 15 10:03:24 2017
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read
 12. State Machine - |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write
 13. State Machine - |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r
 14. State Machine - |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r
 15. State Machine - |sdram_ov5640_sobel_vga|reg_config:reg_config_inst|config_step
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 22. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated
 23. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p
 24. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p
 25. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram
 26. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp
 27. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp
 28. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp
 29. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11
 30. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp
 31. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe11
 32. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 33. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated
 34. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p
 35. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p
 36. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram
 37. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp
 38. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe3
 39. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp
 40. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp
 41. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 42. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4
 43. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2
 44. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 45. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 46. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 47. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 48. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 49. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 50. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 51. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 52. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 53. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 54. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 55. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 56. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 57. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 58. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 59. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 60. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 61. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 62. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 63. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 64. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 65. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 66. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 67. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 68. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated
 69. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated
 70. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay
 71. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15]
 72. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14]
 73. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13]
 74. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12]
 75. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]
 76. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10]
 77. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9]
 78. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8]
 79. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7]
 80. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6]
 81. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5]
 82. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4]
 83. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]
 84. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2]
 85. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1]
 86. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0]
 87. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15]
 88. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14]
 89. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13]
 90. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12]
 91. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]
 92. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10]
 93. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9]
 94. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8]
 95. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7]
 96. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6]
 97. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5]
 98. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4]
 99. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]
100. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2]
101. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1]
102. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0]
103. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:q_final_dff
104. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_final_dff
105. Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component
106. Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component
107. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001
108. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
109. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
110. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0
111. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component
112. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component
113. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component
114. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component
115. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component
116. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component
117. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component
118. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component
119. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component
120. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component
121. Parameter Settings for Inferred Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1
122. Parameter Settings for Inferred Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0
123. altpll Parameter Settings by Entity Instance
124. dcfifo Parameter Settings by Entity Instance
125. altshift_taps Parameter Settings by Entity Instance
126. altmult_add Parameter Settings by Entity Instance
127. lpm_mult Parameter Settings by Entity Instance
128. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top"
129. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0"
130. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2"
131. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1"
132. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0"
133. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2"
134. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1"
135. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0"
136. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0"
137. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0"
138. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo"
139. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo"
140. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top"
141. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top"
142. Port Connectivity Checks: "CMOS_Capture:u_CMOS_Capture"
143. Port Connectivity Checks: "reg_config:reg_config_inst|i2c_com:u1"
144. Port Connectivity Checks: "reg_config:reg_config_inst"
145. Port Connectivity Checks: "system_ctrl:u_system_ctrl|pll_64:u_pll_64"
146. Port Connectivity Checks: "system_ctrl:u_system_ctrl"
147. Elapsed Time Per Partition
148. Analysis & Synthesis Messages
149. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 15 10:03:24 2017     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; sdram_ov5640_vga                          ;
; Top-level Entity Name              ; sdram_ov5640_sobel_vga                    ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 1,872                                     ;
;     Total combinational functions  ; 1,655                                     ;
;     Dedicated logic registers      ; 821                                       ;
; Total registers                    ; 821                                       ;
; Total pins                         ; 79                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 29,392                                    ;
; Embedded Multiplier 9-bit elements ; 30                                        ;
; Total PLLs                         ; 2                                         ;
+------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+------------------------+--------------------+
; Option                                                                     ; Setting                ; Default Value      ;
+----------------------------------------------------------------------------+------------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8            ;                    ;
; Top-level entity name                                                      ; sdram_ov5640_sobel_vga ; sdram_ov5640_vga   ;
; Family name                                                                ; Cyclone IV E           ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; 2                      ;                    ;
; Use smart compilation                                                      ; Off                    ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                     ; On                 ;
; Enable compact report table                                                ; Off                    ; Off                ;
; Restructure Multiplexers                                                   ; Auto                   ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                    ; Off                ;
; Preserve fewer node names                                                  ; On                     ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                    ; Off                ;
; Verilog Version                                                            ; Verilog_2001           ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993              ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                   ; Auto               ;
; Safe State Machine                                                         ; Off                    ; Off                ;
; Extract Verilog State Machines                                             ; On                     ; On                 ;
; Extract VHDL State Machines                                                ; On                     ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                    ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                   ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                    ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                     ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                     ; On                 ;
; Parallel Synthesis                                                         ; On                     ; On                 ;
; DSP Block Balancing                                                        ; Auto                   ; Auto               ;
; NOT Gate Push-Back                                                         ; On                     ; On                 ;
; Power-Up Don't Care                                                        ; On                     ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                    ; Off                ;
; Remove Duplicate Registers                                                 ; On                     ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                    ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                    ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                    ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                    ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                    ; Off                ;
; Ignore SOFT Buffers                                                        ; On                     ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                    ; Off                ;
; Optimization Technique                                                     ; Balanced               ; Balanced           ;
; Carry Chain Length                                                         ; 70                     ; 70                 ;
; Auto Carry Chains                                                          ; On                     ; On                 ;
; Auto Open-Drain Pins                                                       ; On                     ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                    ; Off                ;
; Auto ROM Replacement                                                       ; On                     ; On                 ;
; Auto RAM Replacement                                                       ; On                     ; On                 ;
; Auto DSP Block Replacement                                                 ; On                     ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                   ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                   ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                     ; On                 ;
; Strict RAM Replacement                                                     ; Off                    ; Off                ;
; Allow Synchronous Control Signals                                          ; On                     ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                    ; Off                ;
; Auto RAM Block Balancing                                                   ; On                     ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                    ; Off                ;
; Auto Resource Sharing                                                      ; Off                    ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                    ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                    ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                    ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                     ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                    ; Off                ;
; Timing-Driven Synthesis                                                    ; On                     ; On                 ;
; Report Parameter Settings                                                  ; On                     ; On                 ;
; Report Source Assignments                                                  ; On                     ; On                 ;
; Report Connectivity Checks                                                 ; On                     ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                    ; Off                ;
; Synchronization Register Chain Length                                      ; 2                      ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation     ; Normal compilation ;
; HDL message level                                                          ; Level2                 ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                    ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                   ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                   ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                    ; 100                ;
; Clock MUX Protection                                                       ; On                     ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                    ; Off                ;
; Block Design Naming                                                        ; Auto                   ; Auto               ;
; SDC constraint protection                                                  ; Off                    ; Off                ;
; Synthesis Effort                                                           ; Auto                   ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                     ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                    ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium                 ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                   ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                     ; On                 ;
; Synthesis Seed                                                             ; 1                      ; 1                  ;
+----------------------------------------------------------------------------+------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+------------------------------------------------+-----------------+-----------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                        ; Library ;
+------------------------------------------------+-----------------+-----------------------------------+-------------------------------------------------------------------------------------+---------+
; src/Sobel/SQRT.v                               ; yes             ; User Wizard-Generated File        ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/Sobel/SQRT.v                            ;         ;
; src/Sobel/Sobel.v                              ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/Sobel/Sobel.v                           ;         ;
; src/Sobel/PA_3.v                               ; yes             ; User Wizard-Generated File        ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/Sobel/PA_3.v                            ;         ;
; src/Sobel/MAC_3.v                              ; yes             ; User Wizard-Generated File        ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/Sobel/MAC_3.v                           ;         ;
; src/Sobel/LineBuffer_3.v                       ; yes             ; User Wizard-Generated File        ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/Sobel/LineBuffer_3.v                    ;         ;
; src/sdram_ov5640_sobel_vga.v                   ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_ov5640_sobel_vga.v                ;         ;
; ../src/cmos_i2c_ov7670/reg_config.v            ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/cmos_i2c_ov7670/reg_config.v            ;         ;
; ../src/cmos_i2c_ov7670/power_on_delay.v        ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/cmos_i2c_ov7670/power_on_delay.v        ;         ;
; ../src/cmos_i2c_ov7670/i2c_com.v               ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/cmos_i2c_ov7670/i2c_com.v               ;         ;
; ../src/system_ctrl.v                           ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/system_ctrl.v                           ;         ;
; ../src/sdram_vga_ip/sdram_vga_top.v            ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_vga_top.v            ;         ;
; ../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v     ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v     ;         ;
; ../src/sdram_vga_ip/sdram_ip/rdfifo.v          ; yes             ; User Wizard-Generated File        ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/rdfifo.v          ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdbank_switch.v   ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/sdbank_switch.v   ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_cmd.v       ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/sdram_cmd.v       ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v      ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v      ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_para.v      ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/sdram_para.v      ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_top.v       ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/sdram_top.v       ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_wr_data.v   ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v   ;         ;
; ../src/sdram_vga_ip/sdram_ip/wrfifo.v          ; yes             ; User Wizard-Generated File        ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/wrfifo.v          ;         ;
; ../src/sdram_vga_ip/lcd_ip/lcd_driver.v        ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/lcd_ip/lcd_driver.v        ;         ;
; ../src/sdram_vga_ip/lcd_ip/lcd_para.v          ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/lcd_ip/lcd_para.v          ;         ;
; ../src/sdram_vga_ip/lcd_ip/lcd_top.v           ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/lcd_ip/lcd_top.v           ;         ;
; ../src/cmos_i2c_ov7670/CMOS_Capture.v          ; yes             ; User Verilog HDL File             ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/cmos_i2c_ov7670/CMOS_Capture.v          ;         ;
; pll_64.vhd                                     ; yes             ; User Wizard-Generated File        ; E:/AX301/verilog/sdram_ov5640_sobel_vga/pll_64.vhd                                  ;         ;
; sdram_pll.v                                    ; yes             ; Auto-Found Wizard-Generated File  ; E:/AX301/verilog/sdram_ov5640_sobel_vga/sdram_pll.v                                 ;         ;
; altpll.tdf                                     ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf                           ;         ;
; aglobal121.inc                                 ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                       ;         ;
; stratix_pll.inc                                ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc                      ;         ;
; stratixii_pll.inc                              ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc                    ;         ;
; cycloneii_pll.inc                              ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc                    ;         ;
; db/sdram_pll_altpll.v                          ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/sdram_pll_altpll.v                       ;         ;
; db/pll_64_altpll.v                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/pll_64_altpll.v                          ;         ;
; dcfifo.tdf                                     ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf                           ;         ;
; lpm_counter.inc                                ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.inc                      ;         ;
; lpm_add_sub.inc                                ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc                      ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; a_graycounter.inc                              ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/a_graycounter.inc                    ;         ;
; a_fefifo.inc                                   ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/a_fefifo.inc                         ;         ;
; a_gray2bin.inc                                 ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/a_gray2bin.inc                       ;         ;
; dffpipe.inc                                    ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/dffpipe.inc                          ;         ;
; alt_sync_fifo.inc                              ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                    ;         ;
; lpm_compare.inc                                ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc                      ;         ;
; altsyncram_fifo.inc                            ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                  ;         ;
; db/dcfifo_4en1.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/dcfifo_4en1.tdf                          ;         ;
; db/a_gray2bin_6ib.tdf                          ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/a_gray2bin_6ib.tdf                       ;         ;
; db/a_graycounter_577.tdf                       ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/a_graycounter_577.tdf                    ;         ;
; db/a_graycounter_1lc.tdf                       ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/a_graycounter_1lc.tdf                    ;         ;
; db/altsyncram_mf51.tdf                         ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/altsyncram_mf51.tdf                      ;         ;
; db/dffpipe_oe9.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/dffpipe_oe9.tdf                          ;         ;
; db/alt_synch_pipe_ud8.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/alt_synch_pipe_ud8.tdf                   ;         ;
; db/dffpipe_pe9.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/dffpipe_pe9.tdf                          ;         ;
; db/cmpr_b66.tdf                                ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/cmpr_b66.tdf                             ;         ;
; db/mux_j28.tdf                                 ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/mux_j28.tdf                              ;         ;
; db/dcfifo_nen1.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/dcfifo_nen1.tdf                          ;         ;
; db/alt_synch_pipe_d98.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/alt_synch_pipe_d98.tdf                   ;         ;
; db/alt_synch_pipe_vd8.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/alt_synch_pipe_vd8.tdf                   ;         ;
; db/dffpipe_qe9.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/dffpipe_qe9.tdf                          ;         ;
; altshift_taps.tdf                              ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altshift_taps.tdf                    ;         ;
; lpm_constant.inc                               ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_constant.inc                     ;         ;
; db/shift_taps_7mn.tdf                          ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/shift_taps_7mn.tdf                       ;         ;
; db/altsyncram_8o81.tdf                         ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/altsyncram_8o81.tdf                      ;         ;
; db/cntr_auf.tdf                                ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/cntr_auf.tdf                             ;         ;
; db/cmpr_7ic.tdf                                ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/cmpr_7ic.tdf                             ;         ;
; altmult_add.tdf                                ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altmult_add.tdf                      ;         ;
; stratix_mac_mult.inc                           ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_mac_mult.inc                 ;         ;
; stratix_mac_out.inc                            ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_mac_out.inc                  ;         ;
; db/mult_add_si74.tdf                           ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/mult_add_si74.tdf                        ;         ;
; db/ded_mult_oaa1.tdf                           ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/ded_mult_oaa1.tdf                        ;         ;
; db/dffpipe_b3c.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/dffpipe_b3c.tdf                          ;         ;
; db/ded_mult_qe91.tdf                           ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/ded_mult_qe91.tdf                        ;         ;
; parallel_add.tdf                               ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/parallel_add.tdf                     ;         ;
; pcpa_add.inc                                   ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/pcpa_add.inc                         ;         ;
; csa_add.inc                                    ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/csa_add.inc                          ;         ;
; altshift.inc                                   ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altshift.inc                         ;         ;
; db/par_add_o9f.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/par_add_o9f.tdf                          ;         ;
; altsqrt.tdf                                    ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altsqrt.tdf                          ;         ;
; lpm_add_sub.tdf                                ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                      ;         ;
; addcore.inc                                    ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/addcore.inc                          ;         ;
; look_add.inc                                   ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/look_add.inc                         ;         ;
; bypassff.inc                                   ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc                         ;         ;
; alt_stratix_add_sub.inc                        ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc              ;         ;
; db/add_sub_vqc.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/add_sub_vqc.tdf                          ;         ;
; db/add_sub_uqc.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/add_sub_uqc.tdf                          ;         ;
; db/add_sub_tqc.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/add_sub_tqc.tdf                          ;         ;
; db/add_sub_sqc.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/add_sub_sqc.tdf                          ;         ;
; db/add_sub_rqc.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/add_sub_rqc.tdf                          ;         ;
; db/add_sub_qqc.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/add_sub_qqc.tdf                          ;         ;
; db/add_sub_pqc.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/add_sub_pqc.tdf                          ;         ;
; db/add_sub_oqc.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/add_sub_oqc.tdf                          ;         ;
; db/add_sub_nqc.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/add_sub_nqc.tdf                          ;         ;
; db/add_sub_fpc.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/add_sub_fpc.tdf                          ;         ;
; db/add_sub_epc.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/add_sub_epc.tdf                          ;         ;
; db/add_sub_dpc.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/add_sub_dpc.tdf                          ;         ;
; db/add_sub_cpc.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/add_sub_cpc.tdf                          ;         ;
; db/add_sub_bpc.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/add_sub_bpc.tdf                          ;         ;
; db/add_sub_apc.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/add_sub_apc.tdf                          ;         ;
; db/add_sub_8pc.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/add_sub_8pc.tdf                          ;         ;
; dffpipe.tdf                                    ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/dffpipe.tdf                          ;         ;
; lpm_mult.tdf                                   ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf                         ;         ;
; multcore.inc                                   ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/multcore.inc                         ;         ;
; db/mult_rct.tdf                                ; yes             ; Auto-Generated Megafunction       ; E:/AX301/verilog/sdram_ov5640_sobel_vga/db/mult_rct.tdf                             ;         ;
+------------------------------------------------+-----------------+-----------------------------------+-------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,872 ;
;                                             ;       ;
; Total combinational functions               ; 1655  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 737   ;
;     -- 3 input functions                    ; 568   ;
;     -- <=2 input functions                  ; 350   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1092  ;
;     -- arithmetic mode                      ; 563   ;
;                                             ;       ;
; Total registers                             ; 821   ;
;     -- Dedicated logic registers            ; 821   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 79    ;
; Total memory bits                           ; 29392 ;
; Embedded Multiplier 9-bit elements          ; 30    ;
; Total PLLs                                  ; 2     ;
;     -- PLLs                                 ; 2     ;
;                                             ;       ;
; Maximum fan-out                             ; 511   ;
; Total fan-out                               ; 9211  ;
; Average fan-out                             ; 3.36  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                   ; Library Name ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sdram_ov5640_sobel_vga                                ; 1655 (1)          ; 821 (0)      ; 29392       ; 30           ; 18      ; 6         ; 79   ; 0            ; |sdram_ov5640_sobel_vga                                                                                                                                                                                                               ;              ;
;    |CMOS_Capture:u_CMOS_Capture|                       ; 21 (21)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|CMOS_Capture:u_CMOS_Capture                                                                                                                                                                                   ;              ;
;    |power_on_delay:power_on_delay_inst|                ; 24 (24)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|power_on_delay:power_on_delay_inst                                                                                                                                                                            ;              ;
;    |reg_config:reg_config_inst|                        ; 559 (521)         ; 62 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|reg_config:reg_config_inst                                                                                                                                                                                    ;              ;
;       |i2c_com:u1|                                     ; 38 (38)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|reg_config:reg_config_inst|i2c_com:u1                                                                                                                                                                         ;              ;
;    |sdram_vga_top:u_sdram_vga_top|                     ; 1015 (0)          ; 683 (0)      ; 29392       ; 30           ; 18      ; 6         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top                                                                                                                                                                                 ;              ;
;       |Sobel:Sobel_m0|                                 ; 520 (3)           ; 326 (1)      ; 19152       ; 30           ; 18      ; 6         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0                                                                                                                                                                  ;              ;
;          |LineBuffer_3:b0|                             ; 15 (0)            ; 10 (0)       ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0                                                                                                                                                  ;              ;
;             |altshift_taps:altshift_taps_component|    ; 15 (0)            ; 10 (0)       ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component                                                                                                            ;              ;
;                |shift_taps_7mn:auto_generated|         ; 15 (0)            ; 10 (0)       ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated                                                                              ;              ;
;                   |altsyncram_8o81:altsyncram2|        ; 0 (0)             ; 0 (0)        ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2                                                  ;              ;
;                   |cntr_auf:cntr1|                     ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1                                                               ;              ;
;                      |cmpr_7ic:cmpr4|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4                                                ;              ;
;          |MAC_3:x0|                                    ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0                                                                                                                                                         ;              ;
;             |altmult_add:ALTMULT_ADD_component|        ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component                                                                                                                       ;              ;
;                |mult_add_si74:auto_generated|          ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ;              ;
;                   |ded_mult_oaa1:ded_mult1|            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ;              ;
;                   |ded_mult_oaa1:ded_mult2|            ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ;              ;
;                   |ded_mult_qe91:ded_mult3|            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ;              ;
;          |MAC_3:x1|                                    ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1                                                                                                                                                         ;              ;
;             |altmult_add:ALTMULT_ADD_component|        ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component                                                                                                                       ;              ;
;                |mult_add_si74:auto_generated|          ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ;              ;
;                   |ded_mult_oaa1:ded_mult1|            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ;              ;
;                   |ded_mult_oaa1:ded_mult2|            ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ;              ;
;                   |ded_mult_qe91:ded_mult3|            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ;              ;
;          |MAC_3:x2|                                    ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2                                                                                                                                                         ;              ;
;             |altmult_add:ALTMULT_ADD_component|        ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component                                                                                                                       ;              ;
;                |mult_add_si74:auto_generated|          ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ;              ;
;                   |ded_mult_oaa1:ded_mult1|            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ;              ;
;                   |ded_mult_oaa1:ded_mult2|            ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ;              ;
;                   |ded_mult_qe91:ded_mult3|            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ;              ;
;          |MAC_3:y0|                                    ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0                                                                                                                                                         ;              ;
;             |altmult_add:ALTMULT_ADD_component|        ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component                                                                                                                       ;              ;
;                |mult_add_si74:auto_generated|          ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ;              ;
;                   |ded_mult_oaa1:ded_mult1|            ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ;              ;
;                   |ded_mult_oaa1:ded_mult2|            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ;              ;
;                   |ded_mult_qe91:ded_mult3|            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ;              ;
;          |MAC_3:y1|                                    ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1                                                                                                                                                         ;              ;
;             |altmult_add:ALTMULT_ADD_component|        ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component                                                                                                                       ;              ;
;                |mult_add_si74:auto_generated|          ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ;              ;
;                   |ded_mult_oaa1:ded_mult1|            ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ;              ;
;                   |ded_mult_oaa1:ded_mult2|            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ;              ;
;                   |ded_mult_qe91:ded_mult3|            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ;              ;
;          |MAC_3:y2|                                    ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2                                                                                                                                                         ;              ;
;             |altmult_add:ALTMULT_ADD_component|        ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component                                                                                                                       ;              ;
;                |mult_add_si74:auto_generated|          ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ;              ;
;                   |ded_mult_oaa1:ded_mult1|            ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ;              ;
;                   |ded_mult_oaa1:ded_mult2|            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ;              ;
;                   |ded_mult_qe91:ded_mult3|            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ;              ;
;          |PA_3:pa0|                                    ; 40 (0)            ; 59 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0                                                                                                                                                         ;              ;
;             |parallel_add:parallel_add_component|      ; 40 (0)            ; 59 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component                                                                                                                     ;              ;
;                |par_add_o9f:auto_generated|            ; 40 (40)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated                                                                                          ;              ;
;          |PA_3:pa1|                                    ; 40 (0)            ; 58 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1                                                                                                                                                         ;              ;
;             |parallel_add:parallel_add_component|      ; 40 (0)            ; 58 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component                                                                                                                     ;              ;
;                |par_add_o9f:auto_generated|            ; 40 (40)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated                                                                                          ;              ;
;          |SQRT:sqrt0|                                  ; 198 (0)           ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0                                                                                                                                                       ;              ;
;             |altsqrt:altsqrt_component|                ; 198 (57)          ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component                                                                                                                             ;              ;
;                |dffpipe:a_delay|                       ; 18 (18)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay                                                                                                             ;              ;
;                |dffpipe:b_dffe[11]|                    ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]                                                                                                          ;              ;
;                |dffpipe:r_dffe[11]|                    ; 9 (9)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]                                                                                                          ;              ;
;                |lpm_add_sub:subtractors[10]|           ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]                                                                                                 ;              ;
;                   |add_sub_qqc:auto_generated|         ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                                                      ;              ;
;                |lpm_add_sub:subtractors[11]|           ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]                                                                                                 ;              ;
;                   |add_sub_rqc:auto_generated|         ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated                                                                      ;              ;
;                |lpm_add_sub:subtractors[12]|           ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]                                                                                                 ;              ;
;                   |add_sub_sqc:auto_generated|         ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated                                                                      ;              ;
;                |lpm_add_sub:subtractors[13]|           ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]                                                                                                 ;              ;
;                   |add_sub_tqc:auto_generated|         ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated                                                                      ;              ;
;                |lpm_add_sub:subtractors[14]|           ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]                                                                                                 ;              ;
;                   |add_sub_uqc:auto_generated|         ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated                                                                      ;              ;
;                |lpm_add_sub:subtractors[6]|            ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]                                                                                                  ;              ;
;                   |add_sub_fpc:auto_generated|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                                       ;              ;
;                |lpm_add_sub:subtractors[7]|            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]                                                                                                  ;              ;
;                   |add_sub_nqc:auto_generated|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                                       ;              ;
;                |lpm_add_sub:subtractors[8]|            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]                                                                                                  ;              ;
;                   |add_sub_oqc:auto_generated|         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                                       ;              ;
;                |lpm_add_sub:subtractors[9]|            ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]                                                                                                  ;              ;
;                   |add_sub_pqc:auto_generated|         ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                                       ;              ;
;          |lpm_mult:Mult0|                              ; 4 (0)             ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0                                                                                                                                                   ;              ;
;             |mult_rct:auto_generated|                  ; 4 (4)             ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated                                                                                                                           ;              ;
;          |lpm_mult:Mult1|                              ; 4 (0)             ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1                                                                                                                                                   ;              ;
;             |mult_rct:auto_generated|                  ; 4 (4)             ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated                                                                                                                           ;              ;
;       |lcd_top:u_lcd_top|                              ; 49 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top                                                                                                                                                               ;              ;
;          |lcd_driver:u_lcd_driver|                     ; 49 (49)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver                                                                                                                                       ;              ;
;       |sdbank_switch:u_sdbank_switch|                  ; 13 (13)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch                                                                                                                                                   ;              ;
;       |sdram_2fifo_top:u_sdram_2fifo_top|              ; 433 (0)           ; 319 (0)      ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top                                                                                                                                               ;              ;
;          |dcfifo_ctrl:u_dcfifo_ctrl|                   ; 264 (63)          ; 221 (41)     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl                                                                                                                     ;              ;
;             |rdfifo:u_rdfifo|                          ; 100 (0)           ; 90 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo                                                                                                     ;              ;
;                |dcfifo:dcfifo_component|               ; 100 (0)           ; 90 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ;              ;
;                   |dcfifo_nen1:auto_generated|         ; 100 (15)          ; 90 (34)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated                                                  ;              ;
;                      |a_gray2bin_6ib:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                  ;              ;
;                      |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                  ;              ;
;                      |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ;              ;
;                      |a_graycounter_577:rdptr_g1p|     ; 20 (20)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p                      ;              ;
;                      |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                       ;              ;
;                         |dffpipe_qe9:dffpipe4|         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4  ;              ;
;                      |altsyncram_mf51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram                         ;              ;
;                      |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp                               ;              ;
;                      |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp                               ;              ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ;              ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ;              ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;             |wrfifo:u_wrfifo|                          ; 101 (0)           ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo                                                                                                     ;              ;
;                |dcfifo:dcfifo_component|               ; 101 (0)           ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ;              ;
;                   |dcfifo_4en1:auto_generated|         ; 101 (16)          ; 90 (34)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated                                                  ;              ;
;                      |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ;              ;
;                      |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ;              ;
;                      |a_graycounter_1lc:wrptr_g1p|     ; 20 (20)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ;              ;
;                      |a_graycounter_577:rdptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p                      ;              ;
;                      |alt_synch_pipe_ud8:rs_dgwp|      ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp                       ;              ;
;                         |dffpipe_pe9:dffpipe11|        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11 ;              ;
;                      |altsyncram_mf51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram                         ;              ;
;                      |dffpipe_oe9:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp                               ;              ;
;                      |dffpipe_oe9:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp                               ;              ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ;              ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ;              ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;          |sdram_top:u_sdramtop|                        ; 169 (0)           ; 98 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop                                                                                                                          ;              ;
;             |sdram_cmd:module_002|                     ; 56 (56)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002                                                                                                     ;              ;
;             |sdram_ctrl:module_001|                    ; 109 (109)         ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001                                                                                                    ;              ;
;             |sdram_wr_data:module_003|                 ; 4 (4)             ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003                                                                                                 ;              ;
;    |system_ctrl:u_system_ctrl|                         ; 35 (7)            ; 25 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl                                                                                                                                                                                     ;              ;
;       |pll_64:u_pll_64|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl|pll_64:u_pll_64                                                                                                                                                                     ;              ;
;          |altpll:altpll_component|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component                                                                                                                                             ;              ;
;             |pll_64_altpll:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated                                                                                                                ;              ;
;       |sdram_pll:u_sdram_pll|                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                                                                                                                               ;              ;
;          |altpll:altpll_component|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component                                                                                                                                       ;              ;
;             |sdram_pll_altpll:auto_generated|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                       ;              ;
;       |system_delay:u_system_delay|                    ; 28 (28)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl|system_delay:u_system_delay                                                                                                                                                         ;              ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 798          ; 24           ; 798          ; 24           ; 19152 ; None ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 18          ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 30          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 18          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                        ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                   ; IP Include File                                                            ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0                                              ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/Sobel/LineBuffer_3.v           ;
; Altera ; PARALLEL_ADD               ; N/A     ; N/A          ; N/A          ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0                                                     ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/Sobel/PA_3.v                   ;
; Altera ; PARALLEL_ADD               ; N/A     ; N/A          ; N/A          ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1                                                     ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/Sobel/PA_3.v                   ;
; Altera ; ALTSQRT                    ; N/A     ; N/A          ; N/A          ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0                                                   ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/Sobel/SQRT.v                   ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0                                                     ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/Sobel/MAC_3.v                  ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1                                                     ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/Sobel/MAC_3.v                  ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2                                                     ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/Sobel/MAC_3.v                  ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0                                                     ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/Sobel/MAC_3.v                  ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1                                                     ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/Sobel/MAC_3.v                  ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2                                                     ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/Sobel/MAC_3.v                  ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/rdfifo.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo ; E:/AX301/verilog/sdram_ov5640_sobel_vga/src/sdram_vga_ip/sdram_ip/wrfifo.v ;
; Altera ; ALTPLL                     ; 12.1    ; N/A          ; N/A          ; |sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl|pll_64:u_pll_64                                                                 ; E:/AX301/verilog/sdram_ov5640_sobel_vga/pll_64.vhd                         ;
; Altera ; ALTPLL                     ; N/A     ; N/A          ; N/A          ; |sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                           ; E:/AX301/verilog/sdram_ov5640_sobel_vga/sdram_pll.v                        ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read ;
+----------------+----------------+----------------+----------------+----------------+---------------------------+
; Name           ; state_read.011 ; state_read.010 ; state_read.001 ; state_read.000 ; state_read.100            ;
+----------------+----------------+----------------+----------------+----------------+---------------------------+
; state_read.000 ; 0              ; 0              ; 0              ; 0              ; 0                         ;
; state_read.001 ; 0              ; 0              ; 1              ; 1              ; 0                         ;
; state_read.010 ; 0              ; 1              ; 0              ; 1              ; 0                         ;
; state_read.011 ; 1              ; 0              ; 0              ; 1              ; 0                         ;
; state_read.100 ; 0              ; 0              ; 0              ; 1              ; 1                         ;
+----------------+----------------+----------------+----------------+----------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------------+
; Name            ; state_write.011 ; state_write.010 ; state_write.001 ; state_write.000 ; state_write.100       ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------------+
; state_write.000 ; 0               ; 0               ; 0               ; 0               ; 0                     ;
; state_write.001 ; 0               ; 0               ; 1               ; 1               ; 0                     ;
; state_write.010 ; 0               ; 1               ; 0               ; 1               ; 0                     ;
; state_write.011 ; 1               ; 0               ; 0               ; 1               ; 0                     ;
; state_write.100 ; 0               ; 0               ; 0               ; 1               ; 1                     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r                                                                                                   ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; work_state_r.1011 ; work_state_r.1010 ; work_state_r.1001 ; work_state_r.1000 ; work_state_r.0111 ; work_state_r.0110 ; work_state_r.0101 ; work_state_r.0100 ; work_state_r.0011 ; work_state_r.0010 ; work_state_r.0001 ; work_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; work_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; work_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; work_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; work_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r                                                           ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; init_state_r.1001 ; init_state_r.1000 ; init_state_r.0111 ; init_state_r.0110 ; init_state_r.0101 ; init_state_r.0100 ; init_state_r.0011 ; init_state_r.0010 ; init_state_r.0001 ; init_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; init_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; init_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; init_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; init_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0110 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0111 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.1000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.1001 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |sdram_ov5640_sobel_vga|reg_config:reg_config_inst|config_step ;
+----------------+----------------+----------------+-----------------------------+
; Name           ; config_step.00 ; config_step.10 ; config_step.01              ;
+----------------+----------------+----------------+-----------------------------+
; config_step.00 ; 0              ; 0              ; 0                           ;
; config_step.01 ; 1              ; 0              ; 1                           ;
; config_step.10 ; 1              ; 1              ; 0                           ;
+----------------+----------------+----------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                              ; Reason for Removal                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0..6,11..15]                                                        ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][23]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][22]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][21]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][20]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; system_ctrl:u_system_ctrl|rst_nr1                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                       ;
; system_ctrl:u_system_ctrl|rst_nr2                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                       ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll_lock_sync                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][3]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][11]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; reg_config:reg_config_inst|i2c_data[31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; reg_config:reg_config_inst|i2c_data[27..30]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                       ;
; reg_config:reg_config_inst|i2c_data[14,23..26]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe61                                                                ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe61                                                                ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[9] ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[9] ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[9] ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[9] ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][2]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][10]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][1]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][9]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][4]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][3]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][2]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][1]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][8]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][7]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][6]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[1..5]                                                                                                                                   ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                            ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0] ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[0..6]                                                                               ; Merged with sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[7]                                                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[0..6]                                                                               ; Merged with sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7]                                                        ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe59                                                                ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe59                                      ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[1]                                                                                                                     ; Merged with sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[1]                                                                                                                     ; Merged with sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][12]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; power_on_delay:power_on_delay_inst|cnt1[0..18]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[1][0]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][0]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[1][1]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][1]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read~2                                                                                                                   ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read~3                                                                                                                   ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write~2                                                                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write~3                                                                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~4                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~5                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~6                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~7                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~5                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~6                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~7                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~8                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0110                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; Total Number of Removed Registers = 159                                                                                                                                                    ;                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                          ;
+--------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][3] ; Stuck at GND              ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][11], ;
;                                                                                                              ; due to stuck port data_in ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][7],  ;
;                                                                                                              ;                           ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][6]   ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][2] ; Stuck at GND              ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][10], ;
;                                                                                                              ; due to stuck port data_in ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[1][0],     ;
;                                                                                                              ;                           ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][0]      ;
; system_ctrl:u_system_ctrl|rst_nr1                                                                            ; Stuck at VCC              ; system_ctrl:u_system_ctrl|rst_nr2                                                                               ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][1] ; Stuck at GND              ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][9]   ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][0] ; Stuck at GND              ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][8]   ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[1][1]   ; Lost Fanouts              ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][1]      ;
+--------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 821   ;
; Number of registers using Synchronous Clear  ; 74    ;
; Number of registers using Synchronous Load   ; 39    ;
; Number of registers using Asynchronous Clear ; 577   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 261   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                   ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2]                                                                                                                                                  ; 12      ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3]                                                                                                                                                  ; 15      ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4]                                                                                                                                                  ; 7       ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5]                                                                                                                                                  ; 7       ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1]                                                                                                                                                  ; 13      ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0]                                                                                                                                                  ; 16      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                          ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                          ; 1       ;
; reg_config:reg_config_inst|i2c_com:u1|sclk                                                                                                                                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                              ; 4       ;
; reg_config:reg_config_inst|i2c_com:u1|reg_sdat                                                                                                                                                      ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4    ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; 8       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4    ; 4       ;
; Total number of inverted registers = 40                                                                                                                                                             ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sdram_ov5640_sobel_vga|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sdram_ov5640_sobel_vga|power_on_delay:power_on_delay_inst|cnt2[12]                                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sdram_ov5640_sobel_vga|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1]                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]  ;
; 20:1               ; 5 bits    ; 65 LEs        ; 20 LEs               ; 45 LEs                 ; Yes        ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2] ;
; 32:1               ; 2 bits    ; 42 LEs        ; 8 LEs                ; 34 LEs                 ; Yes        ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]   ;
; 34:1               ; 7 bits    ; 154 LEs       ; 56 LEs               ; 98 LEs                 ; Yes        ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |sdram_ov5640_sobel_vga|reg_config:reg_config_inst|config_step                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                           ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                      ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe11 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                           ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                      ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                              ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                                                          ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                              ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                                                          ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                              ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                                                          ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                              ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                                                          ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                              ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                                                          ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                              ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                                                          ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                                   ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped                                                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                                ;
; LOCK_HIGH                     ; 1                           ; Untyped                                                ;
; LOCK_LOW                      ; 1                           ; Untyped                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                                ;
; SKIP_VCO                      ; OFF                         ; Untyped                                                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                                ;
; BANDWIDTH                     ; 0                           ; Untyped                                                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                                ;
; CLK3_MULTIPLY_BY              ; 2                           ; Signed Integer                                         ;
; CLK2_MULTIPLY_BY              ; 2                           ; Signed Integer                                         ;
; CLK1_MULTIPLY_BY              ; 4                           ; Signed Integer                                         ;
; CLK0_MULTIPLY_BY              ; 12                          ; Signed Integer                                         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                                ;
; CLK3_DIVIDE_BY                ; 1                           ; Signed Integer                                         ;
; CLK2_DIVIDE_BY                ; 1                           ; Signed Integer                                         ;
; CLK1_DIVIDE_BY                ; 25                          ; Signed Integer                                         ;
; CLK0_DIVIDE_BY                ; 25                          ; Signed Integer                                         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                                ;
; VCO_MIN                       ; 0                           ; Untyped                                                ;
; VCO_MAX                       ; 0                           ; Untyped                                                ;
; VCO_CENTER                    ; 0                           ; Untyped                                                ;
; PFD_MIN                       ; 0                           ; Untyped                                                ;
; PFD_MAX                       ; 0                           ; Untyped                                                ;
; M_INITIAL                     ; 0                           ; Untyped                                                ;
; M                             ; 0                           ; Untyped                                                ;
; N                             ; 1                           ; Untyped                                                ;
; M2                            ; 1                           ; Untyped                                                ;
; N2                            ; 1                           ; Untyped                                                ;
; SS                            ; 1                           ; Untyped                                                ;
; C0_HIGH                       ; 0                           ; Untyped                                                ;
; C1_HIGH                       ; 0                           ; Untyped                                                ;
; C2_HIGH                       ; 0                           ; Untyped                                                ;
; C3_HIGH                       ; 0                           ; Untyped                                                ;
; C4_HIGH                       ; 0                           ; Untyped                                                ;
; C5_HIGH                       ; 0                           ; Untyped                                                ;
; C6_HIGH                       ; 0                           ; Untyped                                                ;
; C7_HIGH                       ; 0                           ; Untyped                                                ;
; C8_HIGH                       ; 0                           ; Untyped                                                ;
; C9_HIGH                       ; 0                           ; Untyped                                                ;
; C0_LOW                        ; 0                           ; Untyped                                                ;
; C1_LOW                        ; 0                           ; Untyped                                                ;
; C2_LOW                        ; 0                           ; Untyped                                                ;
; C3_LOW                        ; 0                           ; Untyped                                                ;
; C4_LOW                        ; 0                           ; Untyped                                                ;
; C5_LOW                        ; 0                           ; Untyped                                                ;
; C6_LOW                        ; 0                           ; Untyped                                                ;
; C7_LOW                        ; 0                           ; Untyped                                                ;
; C8_LOW                        ; 0                           ; Untyped                                                ;
; C9_LOW                        ; 0                           ; Untyped                                                ;
; C0_INITIAL                    ; 0                           ; Untyped                                                ;
; C1_INITIAL                    ; 0                           ; Untyped                                                ;
; C2_INITIAL                    ; 0                           ; Untyped                                                ;
; C3_INITIAL                    ; 0                           ; Untyped                                                ;
; C4_INITIAL                    ; 0                           ; Untyped                                                ;
; C5_INITIAL                    ; 0                           ; Untyped                                                ;
; C6_INITIAL                    ; 0                           ; Untyped                                                ;
; C7_INITIAL                    ; 0                           ; Untyped                                                ;
; C8_INITIAL                    ; 0                           ; Untyped                                                ;
; C9_INITIAL                    ; 0                           ; Untyped                                                ;
; C0_MODE                       ; BYPASS                      ; Untyped                                                ;
; C1_MODE                       ; BYPASS                      ; Untyped                                                ;
; C2_MODE                       ; BYPASS                      ; Untyped                                                ;
; C3_MODE                       ; BYPASS                      ; Untyped                                                ;
; C4_MODE                       ; BYPASS                      ; Untyped                                                ;
; C5_MODE                       ; BYPASS                      ; Untyped                                                ;
; C6_MODE                       ; BYPASS                      ; Untyped                                                ;
; C7_MODE                       ; BYPASS                      ; Untyped                                                ;
; C8_MODE                       ; BYPASS                      ; Untyped                                                ;
; C9_MODE                       ; BYPASS                      ; Untyped                                                ;
; C0_PH                         ; 0                           ; Untyped                                                ;
; C1_PH                         ; 0                           ; Untyped                                                ;
; C2_PH                         ; 0                           ; Untyped                                                ;
; C3_PH                         ; 0                           ; Untyped                                                ;
; C4_PH                         ; 0                           ; Untyped                                                ;
; C5_PH                         ; 0                           ; Untyped                                                ;
; C6_PH                         ; 0                           ; Untyped                                                ;
; C7_PH                         ; 0                           ; Untyped                                                ;
; C8_PH                         ; 0                           ; Untyped                                                ;
; C9_PH                         ; 0                           ; Untyped                                                ;
; L0_HIGH                       ; 1                           ; Untyped                                                ;
; L1_HIGH                       ; 1                           ; Untyped                                                ;
; G0_HIGH                       ; 1                           ; Untyped                                                ;
; G1_HIGH                       ; 1                           ; Untyped                                                ;
; G2_HIGH                       ; 1                           ; Untyped                                                ;
; G3_HIGH                       ; 1                           ; Untyped                                                ;
; E0_HIGH                       ; 1                           ; Untyped                                                ;
; E1_HIGH                       ; 1                           ; Untyped                                                ;
; E2_HIGH                       ; 1                           ; Untyped                                                ;
; E3_HIGH                       ; 1                           ; Untyped                                                ;
; L0_LOW                        ; 1                           ; Untyped                                                ;
; L1_LOW                        ; 1                           ; Untyped                                                ;
; G0_LOW                        ; 1                           ; Untyped                                                ;
; G1_LOW                        ; 1                           ; Untyped                                                ;
; G2_LOW                        ; 1                           ; Untyped                                                ;
; G3_LOW                        ; 1                           ; Untyped                                                ;
; E0_LOW                        ; 1                           ; Untyped                                                ;
; E1_LOW                        ; 1                           ; Untyped                                                ;
; E2_LOW                        ; 1                           ; Untyped                                                ;
; E3_LOW                        ; 1                           ; Untyped                                                ;
; L0_INITIAL                    ; 1                           ; Untyped                                                ;
; L1_INITIAL                    ; 1                           ; Untyped                                                ;
; G0_INITIAL                    ; 1                           ; Untyped                                                ;
; G1_INITIAL                    ; 1                           ; Untyped                                                ;
; G2_INITIAL                    ; 1                           ; Untyped                                                ;
; G3_INITIAL                    ; 1                           ; Untyped                                                ;
; E0_INITIAL                    ; 1                           ; Untyped                                                ;
; E1_INITIAL                    ; 1                           ; Untyped                                                ;
; E2_INITIAL                    ; 1                           ; Untyped                                                ;
; E3_INITIAL                    ; 1                           ; Untyped                                                ;
; L0_MODE                       ; BYPASS                      ; Untyped                                                ;
; L1_MODE                       ; BYPASS                      ; Untyped                                                ;
; G0_MODE                       ; BYPASS                      ; Untyped                                                ;
; G1_MODE                       ; BYPASS                      ; Untyped                                                ;
; G2_MODE                       ; BYPASS                      ; Untyped                                                ;
; G3_MODE                       ; BYPASS                      ; Untyped                                                ;
; E0_MODE                       ; BYPASS                      ; Untyped                                                ;
; E1_MODE                       ; BYPASS                      ; Untyped                                                ;
; E2_MODE                       ; BYPASS                      ; Untyped                                                ;
; E3_MODE                       ; BYPASS                      ; Untyped                                                ;
; L0_PH                         ; 0                           ; Untyped                                                ;
; L1_PH                         ; 0                           ; Untyped                                                ;
; G0_PH                         ; 0                           ; Untyped                                                ;
; G1_PH                         ; 0                           ; Untyped                                                ;
; G2_PH                         ; 0                           ; Untyped                                                ;
; G3_PH                         ; 0                           ; Untyped                                                ;
; E0_PH                         ; 0                           ; Untyped                                                ;
; E1_PH                         ; 0                           ; Untyped                                                ;
; E2_PH                         ; 0                           ; Untyped                                                ;
; E3_PH                         ; 0                           ; Untyped                                                ;
; M_PH                          ; 0                           ; Untyped                                                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK3                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                                                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; CBXI_PARAMETER                ; sdram_pll_altpll            ; Untyped                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                                ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                                ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                         ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component ;
+-------------------------------+--------------------------+-----------------------------------------------------+
; Parameter Name                ; Value                    ; Type                                                ;
+-------------------------------+--------------------------+-----------------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                             ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_64 ; Untyped                                             ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                             ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                             ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                             ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                             ;
; INCLK0_INPUT_FREQUENCY        ; 125000                   ; Signed Integer                                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                             ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                             ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                             ;
; LOCK_HIGH                     ; 1                        ; Untyped                                             ;
; LOCK_LOW                      ; 1                        ; Untyped                                             ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                             ;
; SKIP_VCO                      ; OFF                      ; Untyped                                             ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                             ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                             ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                             ;
; BANDWIDTH                     ; 0                        ; Untyped                                             ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                             ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                             ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                             ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                             ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                             ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                             ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                             ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                             ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                             ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                             ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                             ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                             ;
; CLK0_MULTIPLY_BY              ; 65                       ; Signed Integer                                      ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                             ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                             ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                             ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                             ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                             ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                             ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                             ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                             ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                             ;
; CLK0_DIVIDE_BY                ; 8                        ; Signed Integer                                      ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                             ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                             ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                             ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                             ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                             ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                             ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                             ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                             ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                             ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                             ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                             ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                             ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                             ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                             ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                             ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                             ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                             ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                             ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                             ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                             ;
; VCO_MIN                       ; 0                        ; Untyped                                             ;
; VCO_MAX                       ; 0                        ; Untyped                                             ;
; VCO_CENTER                    ; 0                        ; Untyped                                             ;
; PFD_MIN                       ; 0                        ; Untyped                                             ;
; PFD_MAX                       ; 0                        ; Untyped                                             ;
; M_INITIAL                     ; 0                        ; Untyped                                             ;
; M                             ; 0                        ; Untyped                                             ;
; N                             ; 1                        ; Untyped                                             ;
; M2                            ; 1                        ; Untyped                                             ;
; N2                            ; 1                        ; Untyped                                             ;
; SS                            ; 1                        ; Untyped                                             ;
; C0_HIGH                       ; 0                        ; Untyped                                             ;
; C1_HIGH                       ; 0                        ; Untyped                                             ;
; C2_HIGH                       ; 0                        ; Untyped                                             ;
; C3_HIGH                       ; 0                        ; Untyped                                             ;
; C4_HIGH                       ; 0                        ; Untyped                                             ;
; C5_HIGH                       ; 0                        ; Untyped                                             ;
; C6_HIGH                       ; 0                        ; Untyped                                             ;
; C7_HIGH                       ; 0                        ; Untyped                                             ;
; C8_HIGH                       ; 0                        ; Untyped                                             ;
; C9_HIGH                       ; 0                        ; Untyped                                             ;
; C0_LOW                        ; 0                        ; Untyped                                             ;
; C1_LOW                        ; 0                        ; Untyped                                             ;
; C2_LOW                        ; 0                        ; Untyped                                             ;
; C3_LOW                        ; 0                        ; Untyped                                             ;
; C4_LOW                        ; 0                        ; Untyped                                             ;
; C5_LOW                        ; 0                        ; Untyped                                             ;
; C6_LOW                        ; 0                        ; Untyped                                             ;
; C7_LOW                        ; 0                        ; Untyped                                             ;
; C8_LOW                        ; 0                        ; Untyped                                             ;
; C9_LOW                        ; 0                        ; Untyped                                             ;
; C0_INITIAL                    ; 0                        ; Untyped                                             ;
; C1_INITIAL                    ; 0                        ; Untyped                                             ;
; C2_INITIAL                    ; 0                        ; Untyped                                             ;
; C3_INITIAL                    ; 0                        ; Untyped                                             ;
; C4_INITIAL                    ; 0                        ; Untyped                                             ;
; C5_INITIAL                    ; 0                        ; Untyped                                             ;
; C6_INITIAL                    ; 0                        ; Untyped                                             ;
; C7_INITIAL                    ; 0                        ; Untyped                                             ;
; C8_INITIAL                    ; 0                        ; Untyped                                             ;
; C9_INITIAL                    ; 0                        ; Untyped                                             ;
; C0_MODE                       ; BYPASS                   ; Untyped                                             ;
; C1_MODE                       ; BYPASS                   ; Untyped                                             ;
; C2_MODE                       ; BYPASS                   ; Untyped                                             ;
; C3_MODE                       ; BYPASS                   ; Untyped                                             ;
; C4_MODE                       ; BYPASS                   ; Untyped                                             ;
; C5_MODE                       ; BYPASS                   ; Untyped                                             ;
; C6_MODE                       ; BYPASS                   ; Untyped                                             ;
; C7_MODE                       ; BYPASS                   ; Untyped                                             ;
; C8_MODE                       ; BYPASS                   ; Untyped                                             ;
; C9_MODE                       ; BYPASS                   ; Untyped                                             ;
; C0_PH                         ; 0                        ; Untyped                                             ;
; C1_PH                         ; 0                        ; Untyped                                             ;
; C2_PH                         ; 0                        ; Untyped                                             ;
; C3_PH                         ; 0                        ; Untyped                                             ;
; C4_PH                         ; 0                        ; Untyped                                             ;
; C5_PH                         ; 0                        ; Untyped                                             ;
; C6_PH                         ; 0                        ; Untyped                                             ;
; C7_PH                         ; 0                        ; Untyped                                             ;
; C8_PH                         ; 0                        ; Untyped                                             ;
; C9_PH                         ; 0                        ; Untyped                                             ;
; L0_HIGH                       ; 1                        ; Untyped                                             ;
; L1_HIGH                       ; 1                        ; Untyped                                             ;
; G0_HIGH                       ; 1                        ; Untyped                                             ;
; G1_HIGH                       ; 1                        ; Untyped                                             ;
; G2_HIGH                       ; 1                        ; Untyped                                             ;
; G3_HIGH                       ; 1                        ; Untyped                                             ;
; E0_HIGH                       ; 1                        ; Untyped                                             ;
; E1_HIGH                       ; 1                        ; Untyped                                             ;
; E2_HIGH                       ; 1                        ; Untyped                                             ;
; E3_HIGH                       ; 1                        ; Untyped                                             ;
; L0_LOW                        ; 1                        ; Untyped                                             ;
; L1_LOW                        ; 1                        ; Untyped                                             ;
; G0_LOW                        ; 1                        ; Untyped                                             ;
; G1_LOW                        ; 1                        ; Untyped                                             ;
; G2_LOW                        ; 1                        ; Untyped                                             ;
; G3_LOW                        ; 1                        ; Untyped                                             ;
; E0_LOW                        ; 1                        ; Untyped                                             ;
; E1_LOW                        ; 1                        ; Untyped                                             ;
; E2_LOW                        ; 1                        ; Untyped                                             ;
; E3_LOW                        ; 1                        ; Untyped                                             ;
; L0_INITIAL                    ; 1                        ; Untyped                                             ;
; L1_INITIAL                    ; 1                        ; Untyped                                             ;
; G0_INITIAL                    ; 1                        ; Untyped                                             ;
; G1_INITIAL                    ; 1                        ; Untyped                                             ;
; G2_INITIAL                    ; 1                        ; Untyped                                             ;
; G3_INITIAL                    ; 1                        ; Untyped                                             ;
; E0_INITIAL                    ; 1                        ; Untyped                                             ;
; E1_INITIAL                    ; 1                        ; Untyped                                             ;
; E2_INITIAL                    ; 1                        ; Untyped                                             ;
; E3_INITIAL                    ; 1                        ; Untyped                                             ;
; L0_MODE                       ; BYPASS                   ; Untyped                                             ;
; L1_MODE                       ; BYPASS                   ; Untyped                                             ;
; G0_MODE                       ; BYPASS                   ; Untyped                                             ;
; G1_MODE                       ; BYPASS                   ; Untyped                                             ;
; G2_MODE                       ; BYPASS                   ; Untyped                                             ;
; G3_MODE                       ; BYPASS                   ; Untyped                                             ;
; E0_MODE                       ; BYPASS                   ; Untyped                                             ;
; E1_MODE                       ; BYPASS                   ; Untyped                                             ;
; E2_MODE                       ; BYPASS                   ; Untyped                                             ;
; E3_MODE                       ; BYPASS                   ; Untyped                                             ;
; L0_PH                         ; 0                        ; Untyped                                             ;
; L1_PH                         ; 0                        ; Untyped                                             ;
; G0_PH                         ; 0                        ; Untyped                                             ;
; G1_PH                         ; 0                        ; Untyped                                             ;
; G2_PH                         ; 0                        ; Untyped                                             ;
; G3_PH                         ; 0                        ; Untyped                                             ;
; E0_PH                         ; 0                        ; Untyped                                             ;
; E1_PH                         ; 0                        ; Untyped                                             ;
; E2_PH                         ; 0                        ; Untyped                                             ;
; E3_PH                         ; 0                        ; Untyped                                             ;
; M_PH                          ; 0                        ; Untyped                                             ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                             ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                             ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                             ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                             ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                             ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                             ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                             ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                             ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                             ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                             ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                             ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                             ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                             ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                             ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                             ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                             ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                             ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                             ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                             ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                             ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                             ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                             ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                             ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                             ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                             ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                             ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                             ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                             ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                                             ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                             ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                             ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                             ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; CBXI_PARAMETER                ; pll_64_altpll            ; Untyped                                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                             ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                             ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                             ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                                      ;
+-------------------------------+--------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001 ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                       ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 000000100 ; Unsigned Binary                                                                                                            ;
; TRFC_CLK       ; 000000110 ; Unsigned Binary                                                                                                            ;
; TMRD_CLK       ; 000000110 ; Unsigned Binary                                                                                                            ;
; TRCD_CLK       ; 000000010 ; Unsigned Binary                                                                                                            ;
; TCL_CLK        ; 000000011 ; Unsigned Binary                                                                                                            ;
; TDAL_CLK       ; 000000011 ; Unsigned Binary                                                                                                            ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                        ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                                        ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                                                        ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_4en1  ; Untyped                                                                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                        ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                                        ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                                                        ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_nen1  ; Untyped                                                                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0 ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; X1             ; 11111111 ; Unsigned Binary                                               ;
; X2             ; 00000000 ; Unsigned Binary                                               ;
; X3             ; 00000001 ; Unsigned Binary                                               ;
; X4             ; 11111110 ; Unsigned Binary                                               ;
; X5             ; 00000000 ; Unsigned Binary                                               ;
; X6             ; 00000010 ; Unsigned Binary                                               ;
; X7             ; 11111111 ; Unsigned Binary                                               ;
; X8             ; 00000000 ; Unsigned Binary                                               ;
; X9             ; 00000001 ; Unsigned Binary                                               ;
; Y1             ; 00000001 ; Unsigned Binary                                               ;
; Y2             ; 00000010 ; Unsigned Binary                                               ;
; Y3             ; 00000001 ; Unsigned Binary                                               ;
; Y4             ; 00000000 ; Unsigned Binary                                               ;
; Y5             ; 00000000 ; Unsigned Binary                                               ;
; Y6             ; 00000000 ; Unsigned Binary                                               ;
; Y7             ; 11111111 ; Unsigned Binary                                               ;
; Y8             ; 11111110 ; Unsigned Binary                                               ;
; Y9             ; 11111111 ; Unsigned Binary                                               ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                          ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                       ;
; NUMBER_OF_TAPS ; 3              ; Signed Integer                                                                                                ;
; TAP_DISTANCE   ; 800            ; Signed Integer                                                                                                ;
; WIDTH          ; 8              ; Signed Integer                                                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_7mn ; Untyped                                                                                                       ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                     ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                                                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                  ;
; WIDTH_C                               ; 22                ; Untyped                                                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                  ;
; COEF0_0                               ; 0                 ; Untyped                                                                  ;
; COEF0_1                               ; 0                 ; Untyped                                                                  ;
; COEF0_2                               ; 0                 ; Untyped                                                                  ;
; COEF0_3                               ; 0                 ; Untyped                                                                  ;
; COEF0_4                               ; 0                 ; Untyped                                                                  ;
; COEF0_5                               ; 0                 ; Untyped                                                                  ;
; COEF0_6                               ; 0                 ; Untyped                                                                  ;
; COEF0_7                               ; 0                 ; Untyped                                                                  ;
; COEF1_0                               ; 0                 ; Untyped                                                                  ;
; COEF1_1                               ; 0                 ; Untyped                                                                  ;
; COEF1_2                               ; 0                 ; Untyped                                                                  ;
; COEF1_3                               ; 0                 ; Untyped                                                                  ;
; COEF1_4                               ; 0                 ; Untyped                                                                  ;
; COEF1_5                               ; 0                 ; Untyped                                                                  ;
; COEF1_6                               ; 0                 ; Untyped                                                                  ;
; COEF1_7                               ; 0                 ; Untyped                                                                  ;
; COEF2_0                               ; 0                 ; Untyped                                                                  ;
; COEF2_1                               ; 0                 ; Untyped                                                                  ;
; COEF2_2                               ; 0                 ; Untyped                                                                  ;
; COEF2_3                               ; 0                 ; Untyped                                                                  ;
; COEF2_4                               ; 0                 ; Untyped                                                                  ;
; COEF2_5                               ; 0                 ; Untyped                                                                  ;
; COEF2_6                               ; 0                 ; Untyped                                                                  ;
; COEF2_7                               ; 0                 ; Untyped                                                                  ;
; COEF3_0                               ; 0                 ; Untyped                                                                  ;
; COEF3_1                               ; 0                 ; Untyped                                                                  ;
; COEF3_2                               ; 0                 ; Untyped                                                                  ;
; COEF3_3                               ; 0                 ; Untyped                                                                  ;
; COEF3_4                               ; 0                 ; Untyped                                                                  ;
; COEF3_5                               ; 0                 ; Untyped                                                                  ;
; COEF3_6                               ; 0                 ; Untyped                                                                  ;
; COEF3_7                               ; 0                 ; Untyped                                                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                  ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                     ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                                                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                  ;
; WIDTH_C                               ; 22                ; Untyped                                                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                  ;
; COEF0_0                               ; 0                 ; Untyped                                                                  ;
; COEF0_1                               ; 0                 ; Untyped                                                                  ;
; COEF0_2                               ; 0                 ; Untyped                                                                  ;
; COEF0_3                               ; 0                 ; Untyped                                                                  ;
; COEF0_4                               ; 0                 ; Untyped                                                                  ;
; COEF0_5                               ; 0                 ; Untyped                                                                  ;
; COEF0_6                               ; 0                 ; Untyped                                                                  ;
; COEF0_7                               ; 0                 ; Untyped                                                                  ;
; COEF1_0                               ; 0                 ; Untyped                                                                  ;
; COEF1_1                               ; 0                 ; Untyped                                                                  ;
; COEF1_2                               ; 0                 ; Untyped                                                                  ;
; COEF1_3                               ; 0                 ; Untyped                                                                  ;
; COEF1_4                               ; 0                 ; Untyped                                                                  ;
; COEF1_5                               ; 0                 ; Untyped                                                                  ;
; COEF1_6                               ; 0                 ; Untyped                                                                  ;
; COEF1_7                               ; 0                 ; Untyped                                                                  ;
; COEF2_0                               ; 0                 ; Untyped                                                                  ;
; COEF2_1                               ; 0                 ; Untyped                                                                  ;
; COEF2_2                               ; 0                 ; Untyped                                                                  ;
; COEF2_3                               ; 0                 ; Untyped                                                                  ;
; COEF2_4                               ; 0                 ; Untyped                                                                  ;
; COEF2_5                               ; 0                 ; Untyped                                                                  ;
; COEF2_6                               ; 0                 ; Untyped                                                                  ;
; COEF2_7                               ; 0                 ; Untyped                                                                  ;
; COEF3_0                               ; 0                 ; Untyped                                                                  ;
; COEF3_1                               ; 0                 ; Untyped                                                                  ;
; COEF3_2                               ; 0                 ; Untyped                                                                  ;
; COEF3_3                               ; 0                 ; Untyped                                                                  ;
; COEF3_4                               ; 0                 ; Untyped                                                                  ;
; COEF3_5                               ; 0                 ; Untyped                                                                  ;
; COEF3_6                               ; 0                 ; Untyped                                                                  ;
; COEF3_7                               ; 0                 ; Untyped                                                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                  ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                     ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                                                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                  ;
; WIDTH_C                               ; 22                ; Untyped                                                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                  ;
; COEF0_0                               ; 0                 ; Untyped                                                                  ;
; COEF0_1                               ; 0                 ; Untyped                                                                  ;
; COEF0_2                               ; 0                 ; Untyped                                                                  ;
; COEF0_3                               ; 0                 ; Untyped                                                                  ;
; COEF0_4                               ; 0                 ; Untyped                                                                  ;
; COEF0_5                               ; 0                 ; Untyped                                                                  ;
; COEF0_6                               ; 0                 ; Untyped                                                                  ;
; COEF0_7                               ; 0                 ; Untyped                                                                  ;
; COEF1_0                               ; 0                 ; Untyped                                                                  ;
; COEF1_1                               ; 0                 ; Untyped                                                                  ;
; COEF1_2                               ; 0                 ; Untyped                                                                  ;
; COEF1_3                               ; 0                 ; Untyped                                                                  ;
; COEF1_4                               ; 0                 ; Untyped                                                                  ;
; COEF1_5                               ; 0                 ; Untyped                                                                  ;
; COEF1_6                               ; 0                 ; Untyped                                                                  ;
; COEF1_7                               ; 0                 ; Untyped                                                                  ;
; COEF2_0                               ; 0                 ; Untyped                                                                  ;
; COEF2_1                               ; 0                 ; Untyped                                                                  ;
; COEF2_2                               ; 0                 ; Untyped                                                                  ;
; COEF2_3                               ; 0                 ; Untyped                                                                  ;
; COEF2_4                               ; 0                 ; Untyped                                                                  ;
; COEF2_5                               ; 0                 ; Untyped                                                                  ;
; COEF2_6                               ; 0                 ; Untyped                                                                  ;
; COEF2_7                               ; 0                 ; Untyped                                                                  ;
; COEF3_0                               ; 0                 ; Untyped                                                                  ;
; COEF3_1                               ; 0                 ; Untyped                                                                  ;
; COEF3_2                               ; 0                 ; Untyped                                                                  ;
; COEF3_3                               ; 0                 ; Untyped                                                                  ;
; COEF3_4                               ; 0                 ; Untyped                                                                  ;
; COEF3_5                               ; 0                 ; Untyped                                                                  ;
; COEF3_6                               ; 0                 ; Untyped                                                                  ;
; COEF3_7                               ; 0                 ; Untyped                                                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                  ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                     ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                                                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                  ;
; WIDTH_C                               ; 22                ; Untyped                                                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                  ;
; COEF0_0                               ; 0                 ; Untyped                                                                  ;
; COEF0_1                               ; 0                 ; Untyped                                                                  ;
; COEF0_2                               ; 0                 ; Untyped                                                                  ;
; COEF0_3                               ; 0                 ; Untyped                                                                  ;
; COEF0_4                               ; 0                 ; Untyped                                                                  ;
; COEF0_5                               ; 0                 ; Untyped                                                                  ;
; COEF0_6                               ; 0                 ; Untyped                                                                  ;
; COEF0_7                               ; 0                 ; Untyped                                                                  ;
; COEF1_0                               ; 0                 ; Untyped                                                                  ;
; COEF1_1                               ; 0                 ; Untyped                                                                  ;
; COEF1_2                               ; 0                 ; Untyped                                                                  ;
; COEF1_3                               ; 0                 ; Untyped                                                                  ;
; COEF1_4                               ; 0                 ; Untyped                                                                  ;
; COEF1_5                               ; 0                 ; Untyped                                                                  ;
; COEF1_6                               ; 0                 ; Untyped                                                                  ;
; COEF1_7                               ; 0                 ; Untyped                                                                  ;
; COEF2_0                               ; 0                 ; Untyped                                                                  ;
; COEF2_1                               ; 0                 ; Untyped                                                                  ;
; COEF2_2                               ; 0                 ; Untyped                                                                  ;
; COEF2_3                               ; 0                 ; Untyped                                                                  ;
; COEF2_4                               ; 0                 ; Untyped                                                                  ;
; COEF2_5                               ; 0                 ; Untyped                                                                  ;
; COEF2_6                               ; 0                 ; Untyped                                                                  ;
; COEF2_7                               ; 0                 ; Untyped                                                                  ;
; COEF3_0                               ; 0                 ; Untyped                                                                  ;
; COEF3_1                               ; 0                 ; Untyped                                                                  ;
; COEF3_2                               ; 0                 ; Untyped                                                                  ;
; COEF3_3                               ; 0                 ; Untyped                                                                  ;
; COEF3_4                               ; 0                 ; Untyped                                                                  ;
; COEF3_5                               ; 0                 ; Untyped                                                                  ;
; COEF3_6                               ; 0                 ; Untyped                                                                  ;
; COEF3_7                               ; 0                 ; Untyped                                                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                  ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                     ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                                                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                  ;
; WIDTH_C                               ; 22                ; Untyped                                                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                  ;
; COEF0_0                               ; 0                 ; Untyped                                                                  ;
; COEF0_1                               ; 0                 ; Untyped                                                                  ;
; COEF0_2                               ; 0                 ; Untyped                                                                  ;
; COEF0_3                               ; 0                 ; Untyped                                                                  ;
; COEF0_4                               ; 0                 ; Untyped                                                                  ;
; COEF0_5                               ; 0                 ; Untyped                                                                  ;
; COEF0_6                               ; 0                 ; Untyped                                                                  ;
; COEF0_7                               ; 0                 ; Untyped                                                                  ;
; COEF1_0                               ; 0                 ; Untyped                                                                  ;
; COEF1_1                               ; 0                 ; Untyped                                                                  ;
; COEF1_2                               ; 0                 ; Untyped                                                                  ;
; COEF1_3                               ; 0                 ; Untyped                                                                  ;
; COEF1_4                               ; 0                 ; Untyped                                                                  ;
; COEF1_5                               ; 0                 ; Untyped                                                                  ;
; COEF1_6                               ; 0                 ; Untyped                                                                  ;
; COEF1_7                               ; 0                 ; Untyped                                                                  ;
; COEF2_0                               ; 0                 ; Untyped                                                                  ;
; COEF2_1                               ; 0                 ; Untyped                                                                  ;
; COEF2_2                               ; 0                 ; Untyped                                                                  ;
; COEF2_3                               ; 0                 ; Untyped                                                                  ;
; COEF2_4                               ; 0                 ; Untyped                                                                  ;
; COEF2_5                               ; 0                 ; Untyped                                                                  ;
; COEF2_6                               ; 0                 ; Untyped                                                                  ;
; COEF2_7                               ; 0                 ; Untyped                                                                  ;
; COEF3_0                               ; 0                 ; Untyped                                                                  ;
; COEF3_1                               ; 0                 ; Untyped                                                                  ;
; COEF3_2                               ; 0                 ; Untyped                                                                  ;
; COEF3_3                               ; 0                 ; Untyped                                                                  ;
; COEF3_4                               ; 0                 ; Untyped                                                                  ;
; COEF3_5                               ; 0                 ; Untyped                                                                  ;
; COEF3_6                               ; 0                 ; Untyped                                                                  ;
; COEF3_7                               ; 0                 ; Untyped                                                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                  ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                     ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                                                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                  ;
; WIDTH_C                               ; 22                ; Untyped                                                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                  ;
; COEF0_0                               ; 0                 ; Untyped                                                                  ;
; COEF0_1                               ; 0                 ; Untyped                                                                  ;
; COEF0_2                               ; 0                 ; Untyped                                                                  ;
; COEF0_3                               ; 0                 ; Untyped                                                                  ;
; COEF0_4                               ; 0                 ; Untyped                                                                  ;
; COEF0_5                               ; 0                 ; Untyped                                                                  ;
; COEF0_6                               ; 0                 ; Untyped                                                                  ;
; COEF0_7                               ; 0                 ; Untyped                                                                  ;
; COEF1_0                               ; 0                 ; Untyped                                                                  ;
; COEF1_1                               ; 0                 ; Untyped                                                                  ;
; COEF1_2                               ; 0                 ; Untyped                                                                  ;
; COEF1_3                               ; 0                 ; Untyped                                                                  ;
; COEF1_4                               ; 0                 ; Untyped                                                                  ;
; COEF1_5                               ; 0                 ; Untyped                                                                  ;
; COEF1_6                               ; 0                 ; Untyped                                                                  ;
; COEF1_7                               ; 0                 ; Untyped                                                                  ;
; COEF2_0                               ; 0                 ; Untyped                                                                  ;
; COEF2_1                               ; 0                 ; Untyped                                                                  ;
; COEF2_2                               ; 0                 ; Untyped                                                                  ;
; COEF2_3                               ; 0                 ; Untyped                                                                  ;
; COEF2_4                               ; 0                 ; Untyped                                                                  ;
; COEF2_5                               ; 0                 ; Untyped                                                                  ;
; COEF2_6                               ; 0                 ; Untyped                                                                  ;
; COEF2_7                               ; 0                 ; Untyped                                                                  ;
; COEF3_0                               ; 0                 ; Untyped                                                                  ;
; COEF3_1                               ; 0                 ; Untyped                                                                  ;
; COEF3_2                               ; 0                 ; Untyped                                                                  ;
; COEF3_3                               ; 0                 ; Untyped                                                                  ;
; COEF3_4                               ; 0                 ; Untyped                                                                  ;
; COEF3_5                               ; 0                 ; Untyped                                                                  ;
; COEF3_6                               ; 0                 ; Untyped                                                                  ;
; COEF3_7                               ; 0                 ; Untyped                                                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                  ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
; width                  ; 18           ; Signed Integer                                                                                 ;
; size                   ; 3            ; Signed Integer                                                                                 ;
; WIDTHR                 ; 20           ; Signed Integer                                                                                 ;
; SHIFT                  ; 0            ; Signed Integer                                                                                 ;
; REPRESENTATION         ; SIGNED       ; Untyped                                                                                        ;
; PIPELINE               ; 2            ; Signed Integer                                                                                 ;
; MSW_SUBTRACT           ; NO           ; Untyped                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; par_add_o9f  ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
; width                  ; 18           ; Signed Integer                                                                                 ;
; size                   ; 3            ; Signed Integer                                                                                 ;
; WIDTHR                 ; 20           ; Signed Integer                                                                                 ;
; SHIFT                  ; 0            ; Signed Integer                                                                                 ;
; REPRESENTATION         ; SIGNED       ; Untyped                                                                                        ;
; PIPELINE               ; 2            ; Signed Integer                                                                                 ;
; MSW_SUBTRACT           ; NO           ; Untyped                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; par_add_o9f  ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                        ;
; Q_PORT_WIDTH   ; 16    ; Signed Integer                                                                                        ;
; R_PORT_WIDTH   ; 17    ; Signed Integer                                                                                        ;
; PIPELINE       ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 20           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 20           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 40           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 40           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_rct     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 20           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 20           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 40           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 40           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_rct     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                            ;
+-------------------------------+-------------------------------------------------------------------------+
; Name                          ; Value                                                                   ;
+-------------------------------+-------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                       ;
; Entity Instance               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                       ;
; Entity Instance               ; system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component       ;
;     -- OPERATION_MODE         ; NORMAL                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 125000                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                       ;
+-------------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                 ;
; Entity Instance            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                        ;
;     -- LPM_WIDTH           ; 16                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                        ;
;     -- LPM_WIDTH           ; 16                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                             ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                  ;
; Entity Instance            ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 3                                                                                                  ;
;     -- TAP_DISTANCE        ; 800                                                                                                ;
;     -- WIDTH               ; 8                                                                                                  ;
+----------------------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                               ;
+---------------------------------------+-----------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                   ;
+---------------------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                                       ;
; Entity Instance                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                                                             ;
;     -- port_signb                     ; PORT_UNUSED                                                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                  ;
;     -- WIDTH_A                        ; 8                                                                                       ;
;     -- WIDTH_B                        ; 8                                                                                       ;
;     -- WIDTH_RESULT                   ; 18                                                                                      ;
; Entity Instance                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                                                             ;
;     -- port_signb                     ; PORT_UNUSED                                                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                  ;
;     -- WIDTH_A                        ; 8                                                                                       ;
;     -- WIDTH_B                        ; 8                                                                                       ;
;     -- WIDTH_RESULT                   ; 18                                                                                      ;
; Entity Instance                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                                                             ;
;     -- port_signb                     ; PORT_UNUSED                                                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                  ;
;     -- WIDTH_A                        ; 8                                                                                       ;
;     -- WIDTH_B                        ; 8                                                                                       ;
;     -- WIDTH_RESULT                   ; 18                                                                                      ;
; Entity Instance                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                                                             ;
;     -- port_signb                     ; PORT_UNUSED                                                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                  ;
;     -- WIDTH_A                        ; 8                                                                                       ;
;     -- WIDTH_B                        ; 8                                                                                       ;
;     -- WIDTH_RESULT                   ; 18                                                                                      ;
; Entity Instance                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                                                             ;
;     -- port_signb                     ; PORT_UNUSED                                                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                  ;
;     -- WIDTH_A                        ; 8                                                                                       ;
;     -- WIDTH_B                        ; 8                                                                                       ;
;     -- WIDTH_RESULT                   ; 18                                                                                      ;
; Entity Instance                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                                                             ;
;     -- port_signb                     ; PORT_UNUSED                                                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                  ;
;     -- WIDTH_A                        ; 8                                                                                       ;
;     -- WIDTH_B                        ; 8                                                                                       ;
;     -- WIDTH_RESULT                   ; 18                                                                                      ;
+---------------------------------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                      ;
+---------------------------------------+-------------------------------------------------------------+
; Name                                  ; Value                                                       ;
+---------------------------------------+-------------------------------------------------------------+
; Number of entity instances            ; 2                                                           ;
; Entity Instance                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 20                                                          ;
;     -- LPM_WIDTHB                     ; 20                                                          ;
;     -- LPM_WIDTHP                     ; 40                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 20                                                          ;
;     -- LPM_WIDTHB                     ; 20                                                          ;
;     -- LPM_WIDTHP                     ; 40                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
+---------------------------------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; lcd_en   ; Output ; Info     ; Explicitly unconnected                                                              ;
; lcd_xpos ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lcd_ypos ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0"                                                                                                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; radical   ; Input  ; Warning  ; Input port expression (20 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "radical[31..20]" will be connected to GND. ;
; remainder ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2" ;
+---------------+-------+----------+------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                        ;
+---------------+-------+----------+------------------------------------------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND                                   ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC                                   ;
; datab_1[7..2] ; Input ; Info     ; Stuck at GND                                   ;
; datab_1[1]    ; Input ; Info     ; Stuck at VCC                                   ;
; datab_1[0]    ; Input ; Info     ; Stuck at GND                                   ;
; datab_2[7..1] ; Input ; Info     ; Stuck at GND                                   ;
; datab_2[0]    ; Input ; Info     ; Stuck at VCC                                   ;
+---------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1" ;
+---------+-------+----------+------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                              ;
+---------+-------+----------+------------------------------------------------------+
; datab_0 ; Input ; Info     ; Stuck at GND                                         ;
; datab_1 ; Input ; Info     ; Stuck at GND                                         ;
; datab_2 ; Input ; Info     ; Stuck at GND                                         ;
+---------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0" ;
+---------------+-------+----------+------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                        ;
+---------------+-------+----------+------------------------------------------------+
; datab_0       ; Input ; Info     ; Stuck at VCC                                   ;
; datab_1[7..1] ; Input ; Info     ; Stuck at VCC                                   ;
; datab_1[0]    ; Input ; Info     ; Stuck at GND                                   ;
; datab_2       ; Input ; Info     ; Stuck at VCC                                   ;
+---------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2" ;
+---------------+-------+----------+------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                        ;
+---------------+-------+----------+------------------------------------------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND                                   ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC                                   ;
; datab_1       ; Input ; Info     ; Stuck at GND                                   ;
; datab_2       ; Input ; Info     ; Stuck at VCC                                   ;
+---------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1" ;
+---------------+-------+----------+------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                        ;
+---------------+-------+----------+------------------------------------------------+
; datab_0[7..2] ; Input ; Info     ; Stuck at GND                                   ;
; datab_0[1]    ; Input ; Info     ; Stuck at VCC                                   ;
; datab_0[0]    ; Input ; Info     ; Stuck at GND                                   ;
; datab_1       ; Input ; Info     ; Stuck at GND                                   ;
; datab_2[7..1] ; Input ; Info     ; Stuck at VCC                                   ;
; datab_2[0]    ; Input ; Info     ; Stuck at GND                                   ;
+---------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0" ;
+---------------+-------+----------+------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                        ;
+---------------+-------+----------+------------------------------------------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND                                   ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC                                   ;
; datab_1       ; Input ; Info     ; Stuck at GND                                   ;
; datab_2       ; Input ; Info     ; Stuck at VCC                                   ;
+---------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0"                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0"                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; iTHRESHOLD[7..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; iTHRESHOLD[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; iTHRESHOLD[1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; iTHRESHOLD[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; iDVAL            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; iDATA[9..6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; oDVAL            ; Output ; Info     ; Explicitly unconnected                                                              ;
; oDATA[9..6]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo" ;
+---------+---------+------------------+------------------------------------------------------------------------------------------------+
; Port    ; Type    ; Severity         ; Details                                                                                        ;
+---------+---------+------------------+------------------------------------------------------------------------------------------------+
; full    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                         ;
; empty   ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                         ;
; rdusedw ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                         ;
+---------+---------+------------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo" ;
+---------+---------+------------------+------------------------------------------------------------------------------------------------+
; Port    ; Type    ; Severity         ; Details                                                                                        ;
+---------+---------+------------------+------------------------------------------------------------------------------------------------+
; full    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                         ;
; empty   ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                         ;
; wrusedw ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                         ;
+---------+---------+------------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top"                                    ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; wr_length[7..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_length[8]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_length[7..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_length[8]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_addr[19..0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_max_addr[17..16]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_max_addr[13..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_max_addr[19]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_max_addr[18]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_max_addr[15]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_max_addr[14]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_addr[19..0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_max_addr[17..16]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_max_addr[13..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_max_addr[19]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_max_addr[18]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_max_addr[15]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_max_addr[14]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sys_data_out[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sys_data_out[4..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top"                                                                                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_addr ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; lcd_dclk   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; lcd_sync   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; lcd_blank  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CMOS_Capture:u_CMOS_Capture"                                             ;
+---------------+---------+------------------+--------------------------------------------------------+
; Port          ; Type    ; Severity         ; Details                                                ;
+---------------+---------+------------------+--------------------------------------------------------+
; CMOS_RST_N    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; CMOS_PWDN     ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; CMOS_FPS_DATA ; Output  ; Info             ; Explicitly unconnected                                 ;
+---------------+---------+------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_config:reg_config_inst|i2c_com:u1"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "reg_config:reg_config_inst" ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; reg_index ; Output ; Info     ; Explicitly unconnected ;
; clock_20k ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_ctrl:u_system_ctrl|pll_64:u_pll_64"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "system_ctrl:u_system_ctrl" ;
+--------+--------+----------+--------------------------+
; Port   ; Type   ; Severity ; Details                  ;
+--------+--------+----------+--------------------------+
; rst_n  ; Input  ; Info     ; Stuck at VCC             ;
; clk_c1 ; Output ; Info     ; Explicitly unconnected   ;
+--------+--------+----------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Wed Mar 15 10:03:10 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_sobel_vga -c sdram_ov5640_vga
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file src/sobel/sqrt.v
    Info (12023): Found entity 1: SQRT
Info (12021): Found 1 design units, including 1 entities, in source file src/sobel/sobel.v
    Info (12023): Found entity 1: Sobel
Info (12021): Found 1 design units, including 1 entities, in source file src/sobel/pa_3.v
    Info (12023): Found entity 1: PA_3
Info (12021): Found 1 design units, including 1 entities, in source file src/sobel/mac_3.v
    Info (12023): Found entity 1: MAC_3
Info (12021): Found 1 design units, including 1 entities, in source file src/sobel/linebuffer_3.v
    Info (12023): Found entity 1: LineBuffer_3
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_ov5640_sobel_vga.v
    Info (12023): Found entity 1: sdram_ov5640_sobel_vga
Info (12021): Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov7670/reg_config.v
    Info (12023): Found entity 1: reg_config
Warning (10229): Verilog HDL Expression warning at power_on_delay.v(25): truncated literal to match 18 bits
Info (12021): Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov7670/power_on_delay.v
    Info (12023): Found entity 1: power_on_delay
Info (12021): Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov7670/i2c_com.v
    Info (12023): Found entity 1: i2c_com
Info (12021): Found 2 design units, including 2 entities, in source file src/system_ctrl.v
    Info (12023): Found entity 1: system_ctrl
    Info (12023): Found entity 2: system_delay
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_vga_top.v
    Info (12023): Found entity 1: sdram_vga_top
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v
    Info (12023): Found entity 1: dcfifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdbank_switch.v
    Info (12023): Found entity 1: sdbank_switch
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v
    Info (12023): Found entity 1: sdram_2fifo_top
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 0 design units, including 0 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_wr_data.v
    Info (12023): Found entity 1: sdram_wr_data
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/wrfifo.v
    Info (12023): Found entity 1: wrfifo
Info (12021): Found 1 design units, including 1 entities, in source file core/osd_rom.v
    Info (12023): Found entity 1: osd_rom
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_display.v
    Info (12023): Found entity 1: lcd_display
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_driver.v
    Info (12023): Found entity 1: lcd_driver
Info (12021): Found 0 design units, including 0 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_para.v
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_top.v
    Info (12023): Found entity 1: lcd_top
Info (12021): Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov7670/cmos_capture.v
    Info (12023): Found entity 1: CMOS_Capture
Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/CMOS_Capture.v is missing
Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/I2C_AV_Config.v is missing
Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/I2C_Controller.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/dcfifo_ctrl.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/rdfifo.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_2fifo_top.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_cmd.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_ctrl.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_para.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_top.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_wr_data.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/wrfifo.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdbank_switch.v is missing
Warning (12019): Can't analyze file -- file ../src/lcd_ip/lcd_driver.v is missing
Warning (12019): Can't analyze file -- file ../src/lcd_ip/lcd_top.v is missing
Info (12021): Found 2 design units, including 1 entities, in source file pll_64.vhd
    Info (12022): Found design unit 1: pll_64-SYN
    Info (12023): Found entity 1: pll_64
Warning (10236): Verilog HDL Implicit Net warning at sdram_ov5640_sobel_vga.v(48): created implicit net for "rst_n"
Warning (10236): Verilog HDL Implicit Net warning at sdram_ov5640_sobel_vga.v(87): created implicit net for "Config_Done"
Warning (10236): Verilog HDL Implicit Net warning at reg_config.v(29): created implicit net for "ack"
Warning (10236): Verilog HDL Implicit Net warning at reg_config.v(32): created implicit net for "tr_end"
Info (12127): Elaborating entity "sdram_ov5640_sobel_vga" for the top level hierarchy
Warning (10034): Output port "LED" at sdram_ov5640_sobel_vga.v(47) has no driver
Info (12128): Elaborating entity "system_ctrl" for hierarchy "system_ctrl:u_system_ctrl"
Info (12128): Elaborating entity "system_delay" for hierarchy "system_ctrl:u_system_ctrl|system_delay:u_system_delay"
Warning (12125): Using design file sdram_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sdram_pll
Info (12128): Elaborating entity "sdram_pll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "2"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: sdram_pll_altpll
Info (12128): Elaborating entity "sdram_pll_altpll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated"
Info (12128): Elaborating entity "pll_64" for hierarchy "system_ctrl:u_system_ctrl|pll_64:u_pll_64"
Info (12128): Elaborating entity "altpll" for hierarchy "system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component"
Info (12133): Instantiated megafunction "system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "8"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "65"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "125000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_64"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_64_altpll.v
    Info (12023): Found entity 1: pll_64_altpll
Info (12128): Elaborating entity "pll_64_altpll" for hierarchy "system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated"
Info (12128): Elaborating entity "power_on_delay" for hierarchy "power_on_delay:power_on_delay_inst"
Info (12128): Elaborating entity "reg_config" for hierarchy "reg_config:reg_config_inst"
Info (12128): Elaborating entity "i2c_com" for hierarchy "reg_config:reg_config_inst|i2c_com:u1"
Warning (10230): Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_com.v(31): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_com.v(43): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "CMOS_Capture" for hierarchy "CMOS_Capture:u_CMOS_Capture"
Info (12128): Elaborating entity "sdram_vga_top" for hierarchy "sdram_vga_top:u_sdram_vga_top"
Info (12128): Elaborating entity "sdram_2fifo_top" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001"
Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(231): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002"
Info (12128): Elaborating entity "sdram_wr_data" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003"
Info (12128): Elaborating entity "dcfifo_ctrl" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl"
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_4en1.tdf
    Info (12023): Found entity 1: dcfifo_4en1
Info (12128): Elaborating entity "dcfifo_4en1" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mf51.tdf
    Info (12023): Found entity 1: altsyncram_mf51
Info (12128): Elaborating entity "altsyncram_mf51" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ud8
Info (12128): Elaborating entity "alt_synch_pipe_ud8" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11"
Info (12128): Elaborating entity "alt_synch_pipe_ud8" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nen1.tdf
    Info (12023): Found entity 1: dcfifo_nen1
Info (12128): Elaborating entity "dcfifo_nen1" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_d98
Info (12128): Elaborating entity "alt_synch_pipe_d98" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4"
Info (12128): Elaborating entity "sdbank_switch" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch"
Info (12128): Elaborating entity "Sobel" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0"
Warning (10230): Verilog HDL assignment warning at Sobel.v(147): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "LineBuffer_3" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component"
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component"
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "tap_distance" = "800"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_7mn.tdf
    Info (12023): Found entity 1: shift_taps_7mn
Info (12128): Elaborating entity "shift_taps_7mn" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8o81.tdf
    Info (12023): Found entity 1: altsyncram_8o81
Info (12128): Elaborating entity "altsyncram_8o81" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf
    Info (12023): Found entity 1: cntr_auf
Info (12128): Elaborating entity "cntr_auf" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4"
Info (12128): Elaborating entity "MAC_3" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0"
Info (12128): Elaborating entity "altmult_add" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "SCANA"
    Info (12134): Parameter "input_source_a2" = "SCANA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "3"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_result" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_si74.tdf
    Info (12023): Found entity 1: mult_add_si74
Info (12128): Elaborating entity "mult_add_si74" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_oaa1.tdf
    Info (12023): Found entity 1: ded_mult_oaa1
Info (12128): Elaborating entity "ded_mult_oaa1" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info (12023): Found entity 1: dffpipe_b3c
Info (12128): Elaborating entity "dffpipe_b3c" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_qe91.tdf
    Info (12023): Found entity 1: ded_mult_qe91
Info (12128): Elaborating entity "ded_mult_qe91" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3"
Info (12128): Elaborating entity "PA_3" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0"
Info (12128): Elaborating entity "parallel_add" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component"
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component"
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component" with the following parameter:
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "pipeline" = "2"
    Info (12134): Parameter "representation" = "SIGNED"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "size" = "3"
    Info (12134): Parameter "width" = "18"
    Info (12134): Parameter "widthr" = "20"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_o9f.tdf
    Info (12023): Found entity 1: par_add_o9f
Info (12128): Elaborating entity "par_add_o9f" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated"
Info (12128): Elaborating entity "SQRT" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0"
Info (12128): Elaborating entity "altsqrt" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" with the following parameter:
    Info (12134): Parameter "pipeline" = "2"
    Info (12134): Parameter "q_port_width" = "16"
    Info (12134): Parameter "r_port_width" = "17"
    Info (12134): Parameter "width" = "32"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vqc.tdf
    Info (12023): Found entity 1: add_sub_vqc
Info (12128): Elaborating entity "add_sub_vqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]|add_sub_vqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uqc.tdf
    Info (12023): Found entity 1: add_sub_uqc
Info (12128): Elaborating entity "add_sub_uqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tqc.tdf
    Info (12023): Found entity 1: add_sub_tqc
Info (12128): Elaborating entity "add_sub_tqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf
    Info (12023): Found entity 1: add_sub_sqc
Info (12128): Elaborating entity "add_sub_sqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf
    Info (12023): Found entity 1: add_sub_rqc
Info (12128): Elaborating entity "add_sub_rqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf
    Info (12023): Found entity 1: add_sub_qqc
Info (12128): Elaborating entity "add_sub_qqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf
    Info (12023): Found entity 1: add_sub_pqc
Info (12128): Elaborating entity "add_sub_pqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf
    Info (12023): Found entity 1: add_sub_oqc
Info (12128): Elaborating entity "add_sub_oqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf
    Info (12023): Found entity 1: add_sub_nqc
Info (12128): Elaborating entity "add_sub_nqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info (12023): Found entity 1: add_sub_fpc
Info (12128): Elaborating entity "add_sub_fpc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info (12023): Found entity 1: add_sub_epc
Info (12128): Elaborating entity "add_sub_epc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf
    Info (12023): Found entity 1: add_sub_dpc
Info (12128): Elaborating entity "add_sub_dpc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf
    Info (12023): Found entity 1: add_sub_cpc
Info (12128): Elaborating entity "add_sub_cpc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf
    Info (12023): Found entity 1: add_sub_bpc
Info (12128): Elaborating entity "add_sub_bpc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf
    Info (12023): Found entity 1: add_sub_apc
Info (12128): Elaborating entity "add_sub_apc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[0]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0]"
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "lcd_top" for hierarchy "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top"
Info (12128): Elaborating entity "lcd_driver" for hierarchy "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]"
Info (13014): Ignored 359 buffer(s)
    Info (13016): Ignored 15 CARRY_SUM buffer(s)
    Info (13019): Ignored 344 SOFT buffer(s)
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|Mult0"
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rct.tdf
    Info (12023): Found entity 1: mult_rct
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_out8"
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 24 buffer(s)
    Info (13019): Ignored 24 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "S_DQM[0]" is stuck at GND
    Warning (13410): Pin "S_DQM[1]" is stuck at GND
    Warning (13410): Pin "S_A[12]" is stuck at GND
    Warning (13410): Pin "LED[0]" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 34 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/AX301/verilog/sdram_ov5640_sobel_vga/sdram_ov5640_vga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY1"
Info (21057): Implemented 2054 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 49 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 1899 logic cells
    Info (21064): Implemented 44 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 30 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 548 megabytes
    Info: Processing ended: Wed Mar 15 10:03:24 2017
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/AX301/verilog/sdram_ov5640_sobel_vga/sdram_ov5640_vga.map.smsg.


