{
 "system_diagram_metadata": {
  "schema_version": {
   "major": "2",
   "minor": "0",
   "patch": "0"
  },
  "xsa": {
   "vendor": "xilinx.com",
   "board_id": "vck190",
   "name": "xilinx_vck190_base_202420_1",
   "version_major": "1",
   "version_minor": "0",
   "description": " A base platform targeting VCK190 which is the first Versal AI Core series evaluation kit, enabling designers to develop solutions using AI and DSP engines capable of delivering over 100X greater compute performance compared to current server class CPUs. This board includes 8GB of DDR4 UDIMM, 8GB LPDDR4 component, 400 AI engines, 1968 DSP engines, Dual-Core Arm® Cortex®-A72 and Dual-Core Cortex-R5. More information at https://www.xilinx.com/products/boards-and-kits/vck190.html",
   "generated_by": {
    "name": "Vivado",
    "version": "2024.2",
    "cl": "5238659",
    "time_stamp": "Fri Nov  8 12:54:53 2024"
   },
   "board": {
    "name": "xilinx.com:vck190:3.3",
    "vendor": "xilinx.com",
    "part": "xcvc1902-vsva2197-2MP-e-S",
    "board_part": "xilinx.com:vck190:part0:3.3"
   },
   "available_resources": {
    "LUT": "899840",
    "REG": "",
    "BRAM": "967",
    "DSP": "1968",
    "URAM": ""
   },
   "device_topology": [
    {
     "id": "0",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "DDR",
     "slr": "",
     "spTag": "DDR"
    },
    {
     "id": "1",
     "type": "Dram",
     "used": "yes",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "DDR",
     "slr": "",
     "spTag": "DDR"
    },
    {
     "id": "2",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "LPDDR",
     "slr": "",
     "spTag": "LPDDR"
    }
   ],
   "design_intent": [
    "embedded"
   ],
   "clocks": [
    {
     "name": "CPU",
     "orig_name": "CPU",
     "id": -1,
     "default": false,
     "type": "RESERVED",
     "spec_frequency": 1,
     "spec_period": 1000,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 6",
     "orig_name": "clk_wizard_0_clk_out1_o1",
     "id": 6,
     "default": false,
     "type": "CT_UNKNOWN",
     "spec_frequency": 625,
     "spec_period": 1.6,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 2",
     "orig_name": "clk_wizard_0_clk_out1_o2",
     "id": 2,
     "default": false,
     "type": "CT_UNKNOWN",
     "spec_frequency": 312.5,
     "spec_period": 3.2,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 0",
     "orig_name": "clk_wizard_0_clk_out1_o3",
     "id": 0,
     "default": false,
     "type": "CT_UNKNOWN",
     "spec_frequency": 156.25,
     "spec_period": 6.4,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 3",
     "orig_name": "clk_wizard_0_clk_out1_o4",
     "id": 3,
     "default": false,
     "type": "CT_UNKNOWN",
     "spec_frequency": 78.125,
     "spec_period": 12.8,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 1",
     "orig_name": "clk_wizard_0_clk_out2",
     "id": 1,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 104.166666,
     "spec_period": 9.6,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 4",
     "orig_name": "clk_wizard_0_clk_out3",
     "id": 4,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 208.333333,
     "spec_period": 4.8,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 5",
     "orig_name": "clk_wizard_0_clk_out4",
     "id": 5,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 416.666666,
     "spec_period": 2.4,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    }
   ]
  },
  "xclbin": {
   "generated_by": {
    "name": "v++",
    "version": "2024.2.1",
    "cl": "5263293",
    "time_stamp": "2024-12-15-08:40:55",
    "options": "/tools/xilinx/Vitis/2024.2/bin/unwrapped/lnx64.o/v++ -l --platform xilinx_vck190_base_202420_1 -t hw harness.xo --freqhz=128000000:harness_1.ap_clk --config ../config/link.cfg -o harness.xsa ",
    "xclbin_name": "harness",
    "uuid": "d044f3e6-1ffe-4b8a-b12e-c1eb82171c96",
    "link_uuid": "d044f3e6-1ffe-4b8a-b12e-c1eb82171c96",
    "package_uuid": "",
    "system_compile_flow": false
   },
   "user_regions": [
    {
     "name": "OCL_REGION_0",
     "type": "clc_region",
     "instance_path": "",
     "available_resources": {
      "LUT": "",
      "REG": "",
      "BRAM": "",
      "DSP": "",
      "by_SLR": [],
      "URAM": ""
     },
     "kernels": [
      {
       "name": "harness",
       "ports": [
        {
         "name": "M_AXI_GMEM0",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "1024",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "M_AXI_GMEM1",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "512",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "S_AXI_CONTROL",
         "mode": "slave",
         "range": "0x48",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "numEvents",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x10",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "1",
         "name": "inputNumList",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM0",
         "size": "0x8",
         "offset": "0x18",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "2",
         "name": "inFeatureList",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM0",
         "size": "0x8",
         "offset": "0x24",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "3",
         "name": "outputNumList",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM1",
         "size": "0x8",
         "offset": "0x30",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "4",
         "name": "outFeatureList",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM1",
         "size": "0x8",
         "offset": "0x3C",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [
        {
         "port_name": "ap_clk",
         "id": "",
         "requested_frequency": 330.03300330033005,
         "achieved_frequency": 0,
         "associated_busif": "",
         "annotation": ""
        }
       ]
      }
     ],
     "compute_units": [
      {
       "id": "0",
       "kernel_name": "harness",
       "cu_name": "harness_1",
       "base_address": "",
       "actual_resources": [
        {
         "design_state": "routed",
         "LUT": "22157",
         "REG": "20261",
         "BRAM": "30",
         "DSP": "118",
         "URAM": "3"
        },
        {
         "design_state": "synthesized",
         "LUT": "23011",
         "REG": "20291",
         "BRAM": "30",
         "DSP": "118",
         "URAM": "3"
        },
        {
         "design_state": "fully_placed",
         "LUT": "22157",
         "REG": "20261",
         "BRAM": "30",
         "DSP": "118",
         "URAM": "3"
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [
        {
         "port_name": "ap_clk",
         "id": "not_specified",
         "requested_frequency": 127.999999,
         "achieved_frequency": 0,
         "associated_busif": "s_axi_control:m_axi_gmem0:m_axi_gmem1",
         "annotation": ""
        }
       ],
       "reset_port_names": [
        "ap_rst_n"
       ],
       "slr_resources": []
      }
     ],
     "connectivity": [
      {
       "id": "0",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "1",
        "arg_name": "inputNumList",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "1",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "1",
        "arg_name": "inputNumList",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "2",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "2",
        "arg_name": "inFeatureList",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "3",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "2",
        "arg_name": "inFeatureList",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "4",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "3",
        "arg_name": "outputNumList",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "5",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "3",
        "arg_name": "outputNumList",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "6",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "4",
        "arg_name": "outFeatureList",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "7",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "4",
        "arg_name": "outFeatureList",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "8",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "harness_1",
        "port_name": "m_axi_gmem0"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "axi_ic_noc_ddr4_S00_AXI",
        "port_name": "S00_AXI"
       }
      },
      {
       "id": "9",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "harness_1",
        "port_name": "m_axi_gmem0"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "axis_ila_0",
        "port_name": "SLOT_0_AXI"
       }
      },
      {
       "id": "10",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "harness_1",
        "port_name": "m_axi_gmem0"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "System_DPA",
        "port_name": "MON_M_AXI"
       }
      },
      {
       "id": "11",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "harness_1",
        "port_name": "m_axi_gmem1"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "noc_ddr4",
        "port_name": "S01_AXI"
       }
      },
      {
       "id": "12",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "harness_1",
        "port_name": "m_axi_gmem1"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "axis_ila_0",
        "port_name": "SLOT_1_AXI"
       }
      },
      {
       "id": "13",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "harness_1",
        "port_name": "m_axi_gmem1"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "System_DPA",
        "port_name": "MON_M_AXI1"
       }
      },
      {
       "id": "14",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "axi_smc_vip_hier",
        "port_name": "M06_AXI"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "harness_1",
        "port_name": "s_axi_control"
       }
      },
      {
       "id": "15",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "axis_ila_0",
        "port_name": "SLOT_2_AXI"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "harness_1",
        "port_name": "s_axi_control"
       }
      },
      {
       "id": "16",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "System_DPA",
        "port_name": "MON_S_AXI"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "harness_1",
        "port_name": "s_axi_control"
       }
      },
      {
       "id": "17",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "clk_wiz",
        "port_name": "clk_out1"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "harness_1",
        "port_name": "ap_clk"
       }
      },
      {
       "id": "18",
       "node1": {
        "type": "ip_reset",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "psr_clk_wiz_clk_out1_128mhz",
        "port_name": "peripheral_aresetn"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "harness_1",
        "port_name": "ap_rst_n"
       }
      },
      {
       "id": "19",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "clk_wizard_0",
        "port_name": "clk_out4"
       },
       "node2": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "clk_wiz",
        "port_name": "clk_in1"
       }
      }
     ]
    }
   ]
  }
 }
}

