{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 17:58:52 2018 " "Info: Processing started: Sun Oct 28 17:58:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off five_to_one_mult_comp -c five_to_one_mult_comp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off five_to_one_mult_comp -c five_to_one_mult_comp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S\[1\] M\[1\] 11.743 ns Longest " "Info: Longest tpd from source pin \"S\[1\]\" to destination pin \"M\[1\]\" is 11.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns S\[1\] 1 PIN PIN_C6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 5; PIN Node = 'S\[1\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.824 ns) + CELL(0.275 ns) 6.959 ns Mux1~0 2 COMB LCCOMB_X1_Y4_N0 1 " "Info: 2: + IC(5.824 ns) + CELL(0.275 ns) = 6.959 ns; Loc. = LCCOMB_X1_Y4_N0; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { S[1] Mux1~0 } "NODE_NAME" } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.420 ns) 7.641 ns Mux1~1 3 COMB LCCOMB_X1_Y4_N10 1 " "Info: 3: + IC(0.262 ns) + CELL(0.420 ns) = 7.641 ns; Loc. = LCCOMB_X1_Y4_N10; Fanout = 1; COMB Node = 'Mux1~1'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { Mux1~0 Mux1~1 } "NODE_NAME" } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 8.342 ns Mux1~2 4 COMB LCCOMB_X1_Y4_N12 1 " "Info: 4: + IC(0.263 ns) + CELL(0.438 ns) = 8.342 ns; Loc. = LCCOMB_X1_Y4_N12; Fanout = 1; COMB Node = 'Mux1~2'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { Mux1~1 Mux1~2 } "NODE_NAME" } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(2.662 ns) 11.743 ns M\[1\] 5 PIN PIN_AC1 0 " "Info: 5: + IC(0.739 ns) + CELL(2.662 ns) = 11.743 ns; Loc. = PIN_AC1; Fanout = 0; PIN Node = 'M\[1\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "3.401 ns" { Mux1~2 M[1] } "NODE_NAME" } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.655 ns ( 39.64 % ) " "Info: Total cell delay = 4.655 ns ( 39.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.088 ns ( 60.36 % ) " "Info: Total interconnect delay = 7.088 ns ( 60.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "11.743 ns" { S[1] Mux1~0 Mux1~1 Mux1~2 M[1] } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "11.743 ns" { S[1] {} S[1]~combout {} Mux1~0 {} Mux1~1 {} Mux1~2 {} M[1] {} } { 0.000ns 0.000ns 5.824ns 0.262ns 0.263ns 0.739ns } { 0.000ns 0.860ns 0.275ns 0.420ns 0.438ns 2.662ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 17:58:53 2018 " "Info: Processing ended: Sun Oct 28 17:58:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
