verilog work "../../../src/verilog-tb/uart_sim.v"
verilog work "../../../src/verilog-tb/uart_sim.v" "netgen/translate/s6base_top_translate.v"
verilog work "../../../src/verilog-tb/uart_sim.v" "../../../src/verilog-tb/s6base_tb.v"
