/************************************************************
                        Course          :       CSC456
                        Source          :       msi.cc
                        Instructor      :       Ed Gehringer
                        Email Id        :       efg@ncsu.edu
------------------------------------------------------------
        Â© Please do not replicate this code without consulting
                the owner & instructor! Thanks!
*************************************************************/
#include <stdlib.h>
#include <assert.h>
#include <stdio.h>
using namespace std;
#include "main.h"
#include "writethrough.h"

void writethrough::PrRd(ulong addr, int processor_number) {
        cache_state state;
        current_cycle++;
        reads++;
        cache_line * line = find_line(addr);
        if(line == NULL) {
                memory_transactions++;
                read_misses++;
                cache_line *newline = allocate_line(addr);
                newline->set_state(V);
                bus_reads++;
                sendBusRd(addr, processor_number);
        }
        else {
                state=line->get_state();
                if (state == I){
                        memory_transactions++;
                        read_misses++;
                        cache_line *newline = allocate_line(addr);
                        newline->set_state(V);
                        bus_reads++;
                        sendBusRd(addr, processor_number);
                }
             else if (state == V){
                update_LRU(line);
                }
             }
}

void writethrough::PrWr(ulong addr, int processor_number) {
    current_cycle++;
    writes++;
    write_backs = writes
    cache_line * line = find_line(addr);

    if (line == NULL || line->get_state() == I){
                cache_line *newline = allocate_line(addr);
                newline->set_state(I);
                write_misses++;
                bus_writes++;
                sendBusWr(addr, processor_number);
                memory_transactions++;
     }
    else
{
                update_LRU(line);
                bus_writes++;
                sendBusWr(addr, processor_number);
                
         }
}

void writethrough::BusRd(ulong addr) {
}

void writethrough::BusWr(ulong addr) {
        cache_line * line=find_line(addr);
        invalidations++;
        if(line != NULL) {
                if (line->get_state() == V) {
                        
                        line->set_state(I);
                }
        } 
}

bool writethrough::writeback_needed(cache_state state) {
	return true;
}
