/*

Xilinx Vivado v2018.2 (64-bit) [Major: 2018, Minor: 2]
SW Build: 2258646 on Thu Jun 14 20:03:12 MDT 2018
IP Build: 2256618 on Thu Jun 14 22:10:49 MDT 2018

Process ID: 22008
License: Customer

Current time: 	Fri May 10 16:38:19 SGT 2024
Time zone: 	Singapore Time (Asia/Singapore)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 12

Screen size: 1920x1080
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 181 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	C:/Xilinx/Vivado/2018.2/tps/win64/jre
Java executable location: 	C:/Xilinx/Vivado/2018.2/tps/win64/jre/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 2 GB


User name: 	clare
User home directory: C:/Users/clare
User working directory: C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation
User country: 	SG
User language: 	en
User locale: 	en_SG

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2018.2
RDI_DATADIR: C:/Xilinx/Vivado/2018.2/data
RDI_BINDIR: C:/Xilinx/Vivado/2018.2/bin

Vivado preferences file location: C:/Users/clare/AppData/Roaming/Xilinx/Vivado/2018.2/vivado.xml
Vivado preferences directory: C:/Users/clare/AppData/Roaming/Xilinx/Vivado/2018.2/
Vivado layouts directory: C:/Users/clare/AppData/Roaming/Xilinx/Vivado/2018.2/layouts
PlanAhead jar file location: 	C:/Xilinx/Vivado/2018.2/lib/classes/planAhead.jar
Vivado log file location: 	C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/vivado.log
Vivado journal file location: 	C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/vivado.jou
Engine tmp dir: 	C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/.Xil/Vivado-22008-DESKTOP-ON9THH6

Xilinx Environment Variables
----------------------------
XILINX: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_DSP: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_PLANAHEAD: C:/Xilinx/Vivado/2018.2
XILINX_SDK: C:/Xilinx/SDK/2018.2
XILINX_VIVADO: C:/Xilinx/Vivado/2018.2
XILINX_VIVADO_HLS: C:/Xilinx/Vivado/2018.2


GUI allocated memory:	281 MB
GUI max memory:		3,052 MB
Engine allocated memory: 641 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// TclEventType: PROJECT_OPEN_DIALOG
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// Opening Vivado Project: C:\Users\clare\Documents\NUS Stuff\Y2S2\EE2026\github\EE2026\Verilog Evaluation\verilog_evaluation.xpr. Version: Vivado v2018.2 
// bx (ck):  Open Project : addNotify
// TclEventType: DEBUG_PROBE_SET_CHANGE
// [GUI Memory]: 89 MB (+90719kb) [00:00:04]
// [Engine Memory]: 503 MB (+376109kb) [00:00:04]
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: open_project {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.xpr} 
// Tcl Message: INFO: [Project 1-313] Project file moved from 'C:/Users/Clarence/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-16036-DESKTOP-BT3RTOA/PrjAr/_X_' since last save. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// [GUI Memory]: 99 MB (+6423kb) [00:00:06]
// [Engine Memory]: 595 MB (+69662kb) [00:00:06]
// [GUI Memory]: 112 MB (+7856kb) [00:00:07]
// [Engine Memory]: 638 MB (+14535kb) [00:00:07]
// Project name: verilog_evaluation; location: C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation; part: xc7a35tcpg236-1
// HMemoryUtils.trashcanNow. Engine heap size: 653 MB. GUI used memory: 43 MB. Current time: 5/10/24 4:38:20 PM SGT
dismissDialog("Open Project"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, taskBLEDhandler (taskBLEDhandler.v)]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, taskBLEDhandler (taskBLEDhandler.v)]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, assignment2 (assignment2.v)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, assignment2 (assignment2.v)]", 3, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, assignment3 (assignment3.v)]", 2, true); // B (D, ck) - Node
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectCheckBox(PAResourceQtoS.RemoveSourcesDialog_ALSO_DELETE, "Also delete the project local file/directory from disk", true); // g (Q, aE): TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/assignment3.v}}] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/assignment3.v}} 
// Tcl Message: file delete -force {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/assignment3.v} 
// [Engine Memory]: 671 MB (+553kb) [00:00:27]
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 671 MB. GUI used memory: 46 MB. Current time: 5/10/24 4:38:40 PM SGT
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, assignment2 (assignment2.v)]", 2, true); // B (D, ck) - Node
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/assignment2.v}}] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/assignment2.v}} 
// Tcl Message: file delete -force {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/assignment2.v} 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "taskBLEDhandler.v", 1); // k (j, ck)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Text]", 18, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, LSB_4_bit_adder (LSB_4_bit_adder.v)]", 2, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, taskD_checker (taskD_checker.v)]", 17, false, true, false, false, false, false); // B (D, ck) - Shift Key
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectCheckBox(PAResourceQtoS.RemoveSourcesDialog_ALSO_DELETE, "Also delete  project local files/directories from disk", true); // g (Q, aE): TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LSB_4_bit_adder.v}}] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/MSB_3_bit_adder.v}}] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_100hz.v}}] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_10hz.v}}] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_1hz.v}}] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_200hz.v}}] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_20hz.v}}] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_2hz.v}}] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/counter.v}}] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/led_A_handler.v}}] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/new/taskBLEDhandler.v}}] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskB_buttons.v}}] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskC_anodeswitcher.v}}] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskC_cycler.v}}] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskC_counter.v}}] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskD_checker.v}}] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, one_bit_adder (one_bit_adder.v)]", 2, false); // B (D, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectCheckBox(PAResourceQtoS.RemoveSourcesDialog_ALSO_DELETE, "Also delete the project local file/directory from disk", true); // g (Q, aE): TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/one_bit_adder.v}}] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/one_bit_adder.v}} 
// Tcl Message: file delete -force {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/one_bit_adder.v} 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, main (main.v)]", 1); // B (D, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, main (main.v), taskBhandler : taskBhandler (taskBhandler.v)]", 4); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, main (main.v), taskChandler : taskChandler (taskChandler.v)]", 7); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, main (main.v), taskChandler : taskChandler (taskChandler.v), taskC_segdisplay : taskC_segdisplay (taskC_segdisplay.v)]", 9); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, main (main.v), taskBhandler : taskBhandler (taskBhandler.v), rightgate : rightgate (rightgate.v)]", 6); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, main (main.v), taskBhandler : taskBhandler (taskBhandler.v), leftgate : leftgate (leftgate.v)]", 5); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, main (main.v), taskBhandler : taskBhandler (taskBhandler.v)]", 4); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, main (main.v), taskChandler : taskChandler (taskChandler.v)]", 5); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, main (main.v)]", 1); // B (D, ck)
