# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_4/project_5.srcs/sources_1/new/T_FF.vhd" \
"../../../../../project_4/project_5.srcs/sources_1/new/bai_4.vhd" \
"../../../../../project_4/project_5.srcs/sim_1/new/tb_bai_4.vhd" \

# Do not sort compile order
nosort
