// Seed: 4083872930
module module_0 (
    input  wor  id_0,
    output tri1 id_1
);
  logic [7:0] id_3;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_21 = 0;
  assign module_1.id_2 = 0;
  assign id_3[1'd0] = id_0;
endmodule
module module_1 #(
    parameter id_5 = 32'd12
) (
    output supply0 id_0,
    output supply1 id_1,
    output tri1 id_2,
    input wire id_3,
    input uwire id_4,
    output tri _id_5,
    input tri0 id_6,
    input tri0 id_7
);
  logic [1 : id_5] id_9;
  module_0 modCall_1 (
      id_7,
      id_0
  );
endmodule
module module_2 (
    input tri0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input uwire id_6,
    input wire id_7
    , id_26,
    output tri0 id_8,
    input wor id_9,
    output supply0 id_10,
    output tri0 id_11,
    output supply1 id_12,
    input tri1 id_13,
    output wand id_14,
    input wire id_15,
    input supply0 id_16,
    input tri id_17,
    input wor id_18,
    input supply0 id_19
    , id_27,
    input wand id_20,
    input tri1 id_21,
    input wor id_22,
    output supply0 id_23,
    input uwire id_24
);
  assign id_8 = 1 + 1'b0;
endmodule
