<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Proyecto_AHW.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ing_inv_cableada_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sistema_clave.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sistema_clave.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sistema_clave.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sistema_clave.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sistema_clave.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sistema_clave.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sistema_clave.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sistema_clave.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sistema_clave.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sistema_clave.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sistema_clave.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sistema_clave.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sistema_clave.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sistema_clave.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sistema_clave.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sistema_clave.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sistema_clave.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sistema_clave.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sistema_clave.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sistema_clave.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sistema_clave.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sistema_clave.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sistema_clave.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sistema_clave_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sistema_clave_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sistema_clave_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sistema_clave_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sistema_clave_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sistema_clave_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sistema_clave_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sistema_clave_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sistema_clave_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sistema_clave_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sistema_clave_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sistema_clave_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sistema_clave_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sistema_clave_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sistema_clave_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sistema_clave_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sistema_clave_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sistema_clave_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sistema_clave_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sistema_clave_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1611676053" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1611676053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611761375" xil_pn:in_ck="-1561085285070626647" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1611761375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Módulos/ing_inv_cableada.vhd"/>
      <outfile xil_pn:name="Módulos/ing_inv_cableada_tb.vhd"/>
      <outfile xil_pn:name="Módulos/ing_inv_programada.vhd"/>
      <outfile xil_pn:name="Módulos/prog.vhd"/>
      <outfile xil_pn:name="Módulos/prog_sim.vhd"/>
      <outfile xil_pn:name="Módulos/sistema_clave.vhd"/>
      <outfile xil_pn:name="Módulos/sistema_clave_tb.vhd"/>
      <outfile xil_pn:name="Picoblaze/interrupcion_pblaze.vhd"/>
      <outfile xil_pn:name="Picoblaze/kcpsm3.vhd"/>
      <outfile xil_pn:name="Picoblaze/micro_total.vhd"/>
      <outfile xil_pn:name="Picoblaze/picoblaze_pkg.vhd"/>
      <outfile xil_pn:name="Picoblaze/prog_fin.vhd"/>
      <outfile xil_pn:name="Picoblaze/puertos_in.vhd"/>
      <outfile xil_pn:name="Picoblaze/puertos_out.vhd"/>
      <outfile xil_pn:name="Picoblaze/sim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1611709832" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6108639159297707317" xil_pn:start_ts="1611709832">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611709832" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2367475703254370931" xil_pn:start_ts="1611709832">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611617059" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2005800848055562069" xil_pn:start_ts="1611617059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611761375" xil_pn:in_ck="-1561085285070626647" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1611761375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Módulos/ing_inv_cableada.vhd"/>
      <outfile xil_pn:name="Módulos/ing_inv_cableada_tb.vhd"/>
      <outfile xil_pn:name="Módulos/ing_inv_programada.vhd"/>
      <outfile xil_pn:name="Módulos/prog.vhd"/>
      <outfile xil_pn:name="Módulos/prog_sim.vhd"/>
      <outfile xil_pn:name="Módulos/sistema_clave.vhd"/>
      <outfile xil_pn:name="Módulos/sistema_clave_tb.vhd"/>
      <outfile xil_pn:name="Picoblaze/interrupcion_pblaze.vhd"/>
      <outfile xil_pn:name="Picoblaze/kcpsm3.vhd"/>
      <outfile xil_pn:name="Picoblaze/micro_total.vhd"/>
      <outfile xil_pn:name="Picoblaze/picoblaze_pkg.vhd"/>
      <outfile xil_pn:name="Picoblaze/prog_fin.vhd"/>
      <outfile xil_pn:name="Picoblaze/puertos_in.vhd"/>
      <outfile xil_pn:name="Picoblaze/puertos_out.vhd"/>
      <outfile xil_pn:name="Picoblaze/sim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1611761378" xil_pn:in_ck="-1561085285070626647" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4820231283995421224" xil_pn:start_ts="1611761375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sistema_clave_tb_beh.prj"/>
      <outfile xil_pn:name="sistema_clave_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1611761378" xil_pn:in_ck="3144750797750413053" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8843537412800809979" xil_pn:start_ts="1611761378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sistema_clave_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1611616387" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8887356174099693221" xil_pn:start_ts="1611616387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611616387" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2005800848055562069" xil_pn:start_ts="1611616387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611616387" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1611616387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611616387" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8789831702272856739" xil_pn:start_ts="1611616387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611616387" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1611616387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611616387" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="9035214465779588469" xil_pn:start_ts="1611616387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611759093" xil_pn:in_ck="7595543485298079111" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5312449313028617832" xil_pn:start_ts="1611759086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sistema_clave.lso"/>
      <outfile xil_pn:name="sistema_clave.ngc"/>
      <outfile xil_pn:name="sistema_clave.ngr"/>
      <outfile xil_pn:name="sistema_clave.prj"/>
      <outfile xil_pn:name="sistema_clave.stx"/>
      <outfile xil_pn:name="sistema_clave.syr"/>
      <outfile xil_pn:name="sistema_clave.xst"/>
      <outfile xil_pn:name="sistema_clave_tb_beh.prj"/>
      <outfile xil_pn:name="sistema_clave_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1611616994" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5712908967290338952" xil_pn:start_ts="1611616994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611759097" xil_pn:in_ck="3149779122024975622" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="57762234243646104" xil_pn:start_ts="1611759093">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sistema_clave.bld"/>
      <outfile xil_pn:name="sistema_clave.ngd"/>
      <outfile xil_pn:name="sistema_clave_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1611759101" xil_pn:in_ck="3149779122024975623" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1611759097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="sistema_clave.pcf"/>
      <outfile xil_pn:name="sistema_clave_map.map"/>
      <outfile xil_pn:name="sistema_clave_map.mrp"/>
      <outfile xil_pn:name="sistema_clave_map.ncd"/>
      <outfile xil_pn:name="sistema_clave_map.ngm"/>
      <outfile xil_pn:name="sistema_clave_map.xrpt"/>
      <outfile xil_pn:name="sistema_clave_summary.xml"/>
      <outfile xil_pn:name="sistema_clave_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1611759115" xil_pn:in_ck="-2681776821454796896" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1611759101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="sistema_clave.ncd"/>
      <outfile xil_pn:name="sistema_clave.pad"/>
      <outfile xil_pn:name="sistema_clave.par"/>
      <outfile xil_pn:name="sistema_clave.ptwx"/>
      <outfile xil_pn:name="sistema_clave.unroutes"/>
      <outfile xil_pn:name="sistema_clave.xpi"/>
      <outfile xil_pn:name="sistema_clave_pad.csv"/>
      <outfile xil_pn:name="sistema_clave_pad.txt"/>
      <outfile xil_pn:name="sistema_clave_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1611759122" xil_pn:in_ck="3149779122024975491" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1611759115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sistema_clave.bgn"/>
      <outfile xil_pn:name="sistema_clave.bit"/>
      <outfile xil_pn:name="sistema_clave.drc"/>
      <outfile xil_pn:name="sistema_clave.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1611759115" xil_pn:in_ck="3149779122024975491" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1611759113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="sistema_clave.twr"/>
      <outfile xil_pn:name="sistema_clave.twx"/>
    </transform>
  </transforms>

</generated_project>
