

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s'
================================================================
* Date:           Wed Jun 15 23:30:44 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    28320|  2885100| 0.142 ms | 14.425 ms |  28320|  2885100|   none  |
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |    28319|  2885099|  8 ~ 815 |          -|          -|  3540|    no    |
        | + ReuseLoop  |      799|      799|         1|          1|          1|   800|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    421|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    3970|   1173|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    505|    -|
|Register         |        -|      -|    4271|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    8241|   2099|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       7|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s  |        0|      0|  3970|  1028|    0|
    |myproject_axi_mux_83_32_1_1_U21                                  |myproject_axi_mux_83_32_1_1                           |        0|      0|     0|   145|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                            |                                                      |        0|      0|  3970|  1173|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln245_fu_777_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln247_fu_788_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln250_fu_737_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln252_fu_748_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln411_fu_674_p2     |     +    |      0|  0|  27|          20|          11|
    |i_fu_668_p2             |     +    |      0|  0|  12|          12|           1|
    |ir_fu_720_p2            |     +    |      0|  0|  14|          10|           1|
    |and_ln215_3_fu_656_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln215_4_fu_662_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln215_fu_650_p2     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_189        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_198        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln206_fu_817_p2    |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln215_4_fu_604_p2  |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln215_5_fu_624_p2  |   icmp   |      0|  0|  18|          30|           1|
    |icmp_ln215_6_fu_644_p2  |   icmp   |      0|  0|  18|          30|           1|
    |icmp_ln215_fu_594_p2    |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln237_fu_732_p2    |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln241_fu_772_p2    |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln404_fu_726_p2    |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |select_ln247_fu_793_p3  |  select  |      0|  0|  32|           1|           3|
    |select_ln252_fu_753_p3  |  select  |      0|  0|  32|           1|           3|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 421|         389|          70|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  89|         18|    1|         18|
    |ap_done                                |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_phi_fu_525_p4  |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_133_phi_fu_495_p16    |  15|          3|   32|         96|
    |ap_phi_mux_tmp_V_134_phi_fu_464_p16    |  15|          3|   32|         96|
    |ap_phi_mux_tmp_V_135_phi_fu_433_p16    |  15|          3|   32|         96|
    |ap_phi_mux_tmp_V_136_phi_fu_402_p16    |  15|          3|   32|         96|
    |ap_phi_mux_tmp_V_137_phi_fu_371_p16    |  15|          3|   32|         96|
    |ap_phi_mux_tmp_V_138_phi_fu_340_p16    |  15|          3|   32|         96|
    |ap_phi_mux_tmp_V_139_phi_fu_309_p16    |  15|          3|   32|         96|
    |ap_phi_mux_tmp_V_140_phi_fu_278_p16    |  15|          3|   32|         96|
    |data_V_V_blk_n                         |   9|          2|    1|          2|
    |i_0_i18_reg_151                        |   9|          2|   12|         24|
    |ir1_0_i_i_i17_reg_163                  |   9|          2|   10|         20|
    |pX_9                                   |   9|          2|   32|         64|
    |pY_9                                   |   9|          2|   32|         64|
    |phi_mul_reg_262                        |   9|          2|   20|         40|
    |real_start                             |   9|          2|    1|          2|
    |res_V_V_blk_n                          |   9|          2|    1|          2|
    |res_V_V_din                            |  44|          9|   32|        288|
    |sX_9                                   |   9|          2|   32|         64|
    |storemerge_i_reg_521                   |   9|          2|   32|         64|
    |tmp_V_13316_reg_174                    |   9|          2|   32|         64|
    |tmp_V_133_reg_490                      |   9|          2|   32|         64|
    |tmp_V_13414_reg_185                    |   9|          2|   32|         64|
    |tmp_V_134_reg_459                      |   9|          2|   32|         64|
    |tmp_V_13512_reg_196                    |   9|          2|   32|         64|
    |tmp_V_135_reg_428                      |   9|          2|   32|         64|
    |tmp_V_13610_reg_207                    |   9|          2|   32|         64|
    |tmp_V_136_reg_397                      |   9|          2|   32|         64|
    |tmp_V_1378_reg_218                     |   9|          2|   32|         64|
    |tmp_V_137_reg_366                      |   9|          2|   32|         64|
    |tmp_V_1386_reg_229                     |   9|          2|   32|         64|
    |tmp_V_138_reg_335                      |   9|          2|   32|         64|
    |tmp_V_1394_reg_240                     |   9|          2|   32|         64|
    |tmp_V_139_reg_304                      |   9|          2|   32|         64|
    |tmp_V_1402_reg_251                     |   9|          2|   32|         64|
    |tmp_V_140_reg_273                      |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 505|        107| 1007|       2510|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+------+----+------+-----------+
    |                                     Name                                     |  FF  | LUT| Bits | Const Bits|
    +------------------------------------------------------------------------------+------+----+------+-----------+
    |and_ln215_4_reg_875                                                           |     1|   0|     1|          0|
    |ap_CS_fsm                                                                     |    17|   0|    17|          0|
    |ap_done_reg                                                                   |     1|   0|     1|          0|
    |grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start_reg  |     1|   0|     1|          0|
    |i_0_i18_reg_151                                                               |    12|   0|    12|          0|
    |i_reg_879                                                                     |    12|   0|    12|          0|
    |icmp_ln215_4_reg_858                                                          |     1|   0|     1|          0|
    |icmp_ln215_reg_848                                                            |     1|   0|     1|          0|
    |icmp_ln237_reg_900                                                            |     1|   0|     1|          0|
    |icmp_ln241_reg_909                                                            |     1|   0|     1|          0|
    |ir1_0_i_i_i17_reg_163                                                         |    10|   0|    10|          0|
    |layer_in_V_21                                                                 |  3200|   0|  3200|          0|
    |pX_9                                                                          |    32|   0|    32|          0|
    |pX_9_load_reg_869                                                             |    32|   0|    32|          0|
    |pY_9                                                                          |    32|   0|    32|          0|
    |pY_9_load_reg_863                                                             |    32|   0|    32|          0|
    |phi_mul_reg_262                                                               |    20|   0|    20|          0|
    |sX_9                                                                          |    32|   0|    32|          0|
    |sX_9_load_reg_843                                                             |    32|   0|    32|          0|
    |sY_9                                                                          |    32|   0|    32|          0|
    |sY_9_load_reg_853                                                             |    32|   0|    32|          0|
    |select_ln247_reg_913                                                          |    32|   0|    32|          0|
    |select_ln252_reg_904                                                          |    32|   0|    32|          0|
    |start_once_reg                                                                |     1|   0|     1|          0|
    |storemerge_i_reg_521                                                          |    32|   0|    32|          0|
    |tmp_V_130_reg_828                                                             |    32|   0|    32|          0|
    |tmp_V_131_reg_833                                                             |    32|   0|    32|          0|
    |tmp_V_132_reg_838                                                             |    32|   0|    32|          0|
    |tmp_V_13316_reg_174                                                           |    32|   0|    32|          0|
    |tmp_V_133_reg_490                                                             |    32|   0|    32|          0|
    |tmp_V_13414_reg_185                                                           |    32|   0|    32|          0|
    |tmp_V_134_reg_459                                                             |    32|   0|    32|          0|
    |tmp_V_13512_reg_196                                                           |    32|   0|    32|          0|
    |tmp_V_135_reg_428                                                             |    32|   0|    32|          0|
    |tmp_V_13610_reg_207                                                           |    32|   0|    32|          0|
    |tmp_V_136_reg_397                                                             |    32|   0|    32|          0|
    |tmp_V_1378_reg_218                                                            |    32|   0|    32|          0|
    |tmp_V_137_reg_366                                                             |    32|   0|    32|          0|
    |tmp_V_1386_reg_229                                                            |    32|   0|    32|          0|
    |tmp_V_138_reg_335                                                             |    32|   0|    32|          0|
    |tmp_V_1394_reg_240                                                            |    32|   0|    32|          0|
    |tmp_V_139_reg_304                                                             |    32|   0|    32|          0|
    |tmp_V_1402_reg_251                                                            |    32|   0|    32|          0|
    |tmp_V_140_reg_273                                                             |    32|   0|    32|          0|
    |tmp_V_reg_823                                                                 |    32|   0|    32|          0|
    +------------------------------------------------------------------------------+------+----+------+-----------+
    |Total                                                                         |  4271|   0|  4271|          0|
    +------------------------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                        res_V_V                        |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                        res_V_V                        |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                        res_V_V                        |    pointer   |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+

