<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Lecture 16: Associative Cache Control - Lectures on Computer Architecture</title>
    <link rel="stylesheet" href="../../assets/css/style.css">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">
    <!-- KaTeX for math rendering -->
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.css">
    <script defer src="https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.js"></script>
    <script defer src="https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/contrib/auto-render.min.js" onload="renderMathInElement(document.body);"></script>

    <!-- Prism.js for code syntax highlighting -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism.min.css">
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/prism.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-c.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-asm6502.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-bash.min.js"></script>
</head>
<body>
    <header class="lecture-header">
        <div class="container">
            <a href="../../index.html" class="back-link">
                <svg width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
                    <line x1="19" y1="12" x2="5" y2="12"></line>
                    <polyline points="12 19 5 12 12 5"></polyline>
                </svg>
                Back to All Lectures
            </a>
            <h1 class="lecture-title">Lecture 16: Associative Cache Control</h1>
            <p class="lecture-meta">Lectures on Computer Architecture</p>
        </div>
    </header>

    <main class="lecture-content-area container">
        <div class="content-body">
            <!-- Video Section -->
            <div class="video-container">
                <div class="video-thumbnail">
                    <a href="https://www.youtube.com/watch?v=eez7NbgXk9g" target="_blank" class="video-play-overlay">
                        <img src="https://img.youtube.com/vi/eez7NbgXk9g/maxresdefault.jpg" 
                             alt="Lecture 16 Video Thumbnail"
                             onerror="this.src='https://img.youtube.com/vi/eez7NbgXk9g/hqdefault.jpg'">
                        <div class="play-button">
                            <svg width="68" height="48" viewBox="0 0 68 48" fill="none">
                                <path d="M66.52 7.74c-.78-2.93-2.49-5.41-5.42-6.19C55.79.13 34 0 34 0S12.21.13 6.9 1.55c-2.93.78-4.63 3.26-5.42 6.19C.06 13.05 0 24 0 24s.06 10.95 1.48 16.26c.78 2.93 2.49 5.41 5.42 6.19C12.21 47.87 34 48 34 48s21.79-.13 27.1-1.55c2.93-.78 4.64-3.26 5.42-6.19C67.94 34.95 68 24 68 24s-.06-10.95-1.48-16.26z" fill="red"/>
                                <path d="M45 24L27 14v20" fill="white"/>
                            </svg>
                        </div>
                    </a>
                </div>
                <div class="video-info">
                    <p class="video-notice">
                        <svg width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2">
                            <circle cx="12" cy="12" r="10"></circle>
                            <line x1="12" y1="16" x2="12" y2="12"></line>
                            <line x1="12" y1="8" x2="12.01" y2="8"></line>
                        </svg>
                        Click the thumbnail above to watch the video lecture on YouTube
                    </p>
                </div>
            </div>

            
<em>By Dr. Isuru Nawinne</em>

<h2>16.1 Introduction</h2>

<p>This lecture explores advanced cache design techniques that significantly impact memory system performance. We examine write policies—specifically write-through and write-back strategies—understanding how each handles the critical challenge of maintaining consistency between cache and main memory while balancing performance and complexity. The lecture then progresses to associative cache organizations, from direct-mapped through set-associative to fully-associative designs, revealing how different levels of associativity affect hit rates, access latency, and hardware complexity. Through detailed examples and performance analysis, we discover how modern cache systems make strategic trade-offs between speed, capacity utilization, and implementation cost to achieve optimal memory hierarchy performance.</p>


<h2>16.2 Recap: Write Access in Direct Mapped Cache</h2>

<h3>16.2.1 Write-Through Policy</h3>

<ul>
<li>When a write access occurs, the cache controller determines if it's a hit or miss through tag comparison</li>
<li>On a write hit: The block is in cache, update it. The cache copy becomes different from memory (inconsistent)</li>
<li>Write-through solution: Always write to both cache and memory simultaneously</li>
<li>On a write miss: Stall the CPU, fetch the missing block from memory, update the cache, and write to memory</li>
</ul>

<h3>16.2.2 Advantages of Write-Through</h3>

<ul>
<li>Simple to implement - straightforward cache controller design</li>
<li>Old blocks can be discarded without concern since memory is always up-to-date</li>
<li>Can overlap writing and tag comparison operations since corrupted data can be safely discarded on a miss</li>
</ul>

<h3>16.2.3 Disadvantages of Write-Through</h3>

<ul>
<li>Generates heavy write traffic to memory</li>
<li>Every cache write triggers a memory write</li>
<li>Bus between cache and memory can become congested</li>
<li>Inefficient when programs have many store instructions</li>
<li>CPU must stall for 10-100 clock cycles on each memory write</li>
</ul>

<h3>16.2.4 Write Buffer Solution</h3>

<ul>
<li>A FIFO (First In First Out) queue between cache and memory</li>
<li>Cache puts write requests in the buffer instead of directly to memory</li>
<li>Memory processes requests from buffer at its own speed</li>
<li>Allows CPU to continue without waiting for memory</li>
<li>Works well for burst writes (short sequences of writes with gaps between)</li>
<li>Limitation: If CPU generates continuous writes, buffer fills up and CPU must still stall</li>
</ul>

<h2>16.3 Write-Back Policy</h2>

<h3>16.3.1 Basic Concept</h3>

<ul>
<li>Write to cache only, not to memory immediately</li>
<li>Allow cache and memory to be inconsistent</li>
<li>Write blocks back to memory only when evicted from cache</li>
</ul>

<h3>16.3.2 Dirty Bit</h3>

<ul>
<li>An additional bit array in cache structure (alongside valid, tag, data)</li>
<li>Tracks whether a cache block has been modified</li>
<li>Set when block is written to cache</li>
<li>Indicates that memory copy is not up-to-date</li>
</ul>

<h3>16.3.3 Write-Back Operations</h3>

<p><strong>On Write Hit:</strong></p>

<ul>
<li>Simply update the cache entry</li>
<li>Set the dirty bit to indicate inconsistency</li>
<li>Do not write to memory</li>
</ul>

<p><strong>On Read Miss:</strong></p>

<ul>
<li>Fetch missing block from memory</li>
<li>If old block at that entry is dirty (dirty bit = 1):
<ul>
<li>Write old block back to memory first</li>
<li>Then fetch new block and overwrite</li>
</ul>
</li>
<li>If old block is not dirty:
<ul>
<li>Directly fetch new block and overwrite</li>
</ul>
</li>
</ul>

<p><strong>On Write Miss:</strong></p>

<ul>
<li>If old block is dirty:
<ul>
<li>Write old block back to memory</li>
</ul>
</li>
<li>Fetch new block from memory</li>
<li>Update cache entry only (not memory)</li>
</ul>

<h3>16.3.4 Advantages of Write-Back</h3>

<ul>
<li>Significantly reduces write traffic to memory</li>
<li>More efficient when programs have many write accesses</li>
<li>Cache is fast; only writing to cache most of the time</li>
<li>Write buffer can be used for evicted dirty blocks</li>
</ul>

<h3>16.3.5 Disadvantages of Write-Back</h3>

<ul>
<li>More complex cache controller</li>
<li>Need to maintain and check dirty bit</li>
<li>More hardware required</li>
<li>More logic in controller design</li>
</ul>

<h3>16.3.6 Write-Back Cache Structure</h3>

<ul>
<li>Data array</li>
<li>Tag array</li>
<li>Valid bit array</li>
<li>Dirty bit array (new addition)</li>
</ul>

<h2>16.4 Cache Performance</h2>

<h3>16.4.1 Average Access Time Formula</h3>

<pre><code>T_avg = Hit Latency + Miss Rate × Miss Penalty
</code></pre>

<p><strong>Where:</strong></p>

<ul>
<li>Hit Latency: Time to determine a hit (always present)</li>
<li>Miss Rate: 1 - Hit Rate (fraction of accesses that are misses)</li>
<li>Miss Penalty: Time to fetch missing block from memory</li>
<li>Can be expressed in absolute time (nanoseconds) or clock cycles</li>
</ul>

<h3>16.4.2 Example Calculation</h3>

<p><strong>Given:</strong></p>

<ul>
<li>Miss Penalty = 20 CPU cycles</li>
<li>Hit Rate = 95% (0.95)</li>
<li>Hit Latency = 1 CPU cycle</li>
<li>Clock Period = 1 nanosecond (1 GHz)</li>
</ul>

<pre><code>T_avg = 1 + (1 - 0.95) × 20 
      = 1 + 0.05 × 20 
      = 2 cycles 
      = 2 nanoseconds
</code></pre>

<p><strong>If hit rate improves to 99.9%:</strong></p>

<pre><code>T_avg = 1 + (1 - 0.999) × 20 
      = 1 + 0.001 × 20 
      = 1.02 cycles
</code></pre>

<p>This shows significant improvement from better hit rate.</p>

<h3>16.4.3 Performance Example Problem</h3>

<p><strong>Given:</strong></p>

<ul>
<li>Program with 36% load/store instructions</li>
<li>Ideal CPI = 2 (assuming perfect caches)</li>
<li>Instruction cache miss rate = 2%</li>
<li>Data cache miss rate = 4%</li>
<li>Miss penalty = 100 cycles</li>
</ul>

<p><strong>Calculating Actual CPI:</strong></p>

<ul>
<li>Stalls from instruction cache misses: I × 0.02 × 100 = 2I cycles</li>
<li>Stalls from data cache misses: I × 0.36 × 0.04 × 100 = 1.44I cycles</li>
<li>Total stall cycles: 3.44I</li>
<li>Actual CPI = 2 + 3.44 = 5.44 cycles per instruction</li>
</ul>

<strong>Speedup with ideal caches:</strong> 5.44 / 2 = 2.72×

<p><strong>CPI with no caches:</strong></p>

<ul>
<li>Every instruction fetch: 100 cycles</li>
<li>36% need data memory: 0.36 × 100 = 36 cycles</li>
<li>Total CPI = 2 + 100 + 36 = 138 cycles</li>
<li>Slowdown without caches: 138 / 5.44 = 25.37×</li>
</ul>


<h2>16.5 Improving Cache Performance</h2>

<h3>16.5.1 Three Factors to Improve</h3>

<ol>
<li>Hit Rate - increase the percentage of hits</li>
<li>Hit Latency - reduce time to determine hits</li>
<li>Miss Penalty - reduce time to fetch missing blocks</li>
</ol>

<h3>16.5.2 Improving Hit Rate</h3>

<p><strong>Method 1: Larger Cache Size</strong></p>

<ul>
<li>More cache blocks means more index bits</li>
<li>Reduces probability of multiple addresses mapping to same index</li>
<li>Better exploitation of temporal locality</li>
<li>Trade-off: Higher cost (SRAM is expensive, ~$2000 per gigabyte)</li>
<li>Trade-off: More chip area required</li>
</ul>

<h3>16.5.3 Direct Mapped Cache Limitation</h3>

<ul>
<li>Multiple memory blocks can map to same cache index</li>
<li>Even with empty cache blocks elsewhere, conflicts cause evictions</li>
<li>Temporal locality suggests recently accessed blocks should stay</li>
<li>But direct mapping forces eviction even when space is available</li>
</ul>


<h2>16.6 Fully Associative Cache</h2>

<h3>16.6.1 Concept</h3>

<ul>
<li>Eliminate index field - no fixed mapping</li>
<li>A block can be placed anywhere in cache</li>
<li>Address divided into: Tag + Offset (no index)</li>
<li>Tag is larger since no index bits</li>
</ul>

<h3>16.6.2 Finding Blocks</h3>

<ul>
<li>Cannot use index to locate block</li>
<li>Sequential search is too slow</li>
<li>Solution: Parallel tag comparison</li>
<li>Compare incoming tag with all stored tags simultaneously</li>
<li>Requires one comparator per cache entry</li>
</ul>

<h3>16.6.3 Implementation</h3>

<ul>
<li>Need duplicate comparator hardware for each entry</li>
<li>Practical only for small number of entries (8, 16, 32, 64)</li>
<li>As entries increase: more comparators, longer wires, more delays</li>
</ul>

<h3>16.6.4 Block Placement</h3>

<ul>
<li>Find first available invalid entry</li>
<li>Use sequential logic to search for invalid bit</li>
<li>Takes more time than direct mapped</li>
</ul>

<h3>16.6.5 Block Replacement</h3>

<p>When all entries are valid, need replacement policy to choose which block to evict.</p>

<h3>16.6.6 Replacement Policies</h3>

<p>When all entries are valid, need replacement policy to choose which block to evict.</p>

<ol>
<li><strong>LRU (Least Recently Used) - IDEAL:</strong>
<ul>
<li>Evict the block that was used longest ago</li>
<li>Best exploits temporal locality</li>
<li>Very complex to implement</li>
<li>Need to timestamp every access</li>
<li>Expensive in hardware</li>
</ul>
</li>

<li><strong>Pseudo-LRU (PLRU):</strong>
<ul>
<li>Approximation of LRU</li>
<li>Simpler mechanism than true LRU</li>
<li>90-99% of time picks least recently used</li>
<li>Better balance of performance and complexity</li>
</ul>
</li>

<li><strong>FIFO (First In First Out):</strong>
<ul>
<li>Evict block that entered cache first</li>
<li>Very simple implementation</li>
<li>Only update when new block fetched (not on every access)</li>
<li>Lower likelihood of picking LRU block</li>
<li>Used in embedded systems for simplicity and low power</li>
</ul>
</li>
</ol>

<h3>16.6.7 Fully Associative - Advantages</h3>

<ul>
<li>High utilization of cache space</li>
<li>Better hit rate (fewer conflict misses)</li>
<li>Can choose replacement policy based on needs</li>
</ul>

<h3>16.6.8 Fully Associative - Disadvantages</h3>

<ul>
<li>Block placement is slow (increases miss penalty)</li>
<li>Higher power consumption</li>
<li>Higher cost (more hardware)</li>
<li>Parallel tag comparison requires duplicate hardware</li>
</ul>


<h2>16.7 Set Associative Cache</h2>

<h3>16.7.1 Concept</h3>

<ul>
<li>Combines direct mapped and fully associative approaches</li>
<li>Add multiple "ways" - duplicate the tag/valid/data arrays</li>
<li>Each index refers to a "set" containing multiple blocks</li>
<li>Called "N-way set associative" where N is number of ways</li>
</ul>

<h3>16.7.2 Two-Way Set Associative</h3>

<ul>
<li>Two copies of tag/valid/data arrays</li>
<li>Each index points to a set with 2 blocks</li>
<li>Index field selects the set</li>
<li>Tag comparison done in parallel within the set</li>
<li>Doubles cache capacity compared to direct mapped with same number of sets</li>
</ul>

<h3>16.7.3 Read Access Process</h3>

<ol>
<li>Use index to select correct set (via demultiplexer)</li>
<li>Extract both stored tags from the set</li>
<li>Parallel comparison of both tags with incoming tag</li>
<li>Each way has hit status (hit0, hit1)</li>
<li>Use encoder to generate select signal for multiplexer</li>
<li>Select correct data block based on which way hit</li>
<li>Use offset to select correct word within block</li>
</ol>

<h3>16.7.4 Important Notes</h3>

<ul>
<li>Only one tag can match (each tag identifies unique block)</li>
<li>If no tags match, it's a miss</li>
<li>More complex hardware than direct mapped</li>
<li>Higher hit latency due to encoding and multiplexing delays</li>
</ul>


<h2>16.8 Associativity Spectrum</h2>

<h3>16.8.1 For an 8-Block Cache, Different Organizations</h3>

<ol>
<li><strong>1-way set associative (Direct Mapped):</strong>
<ul>
<li>8 entries, 1 way each</li>
<li>3-bit index</li>
<li>Each block has fixed location</li>
</ul>
</li>
<li><strong>2-way set associative:</strong>
<ul>
<li>4 entries, 2 ways each</li>
<li>2-bit index</li>
<li>Each set can hold 2 different blocks</li>
</ul>
</li>
</ol>

<img src="../img/Memory%20Systems.jpg" alt="Memory System" width="500">

<ol start="3">
<li><strong>4-way set associative:</strong>
<ul>
<li>2 entries, 4 ways each</li>
<li>1-bit index</li>
<li>Each set can hold 4 different blocks</li>
</ul>
</li>
<li><strong>8-way set associative (Fully Associative):</strong>
<ul>
<li>1 entry, 8 ways</li>
<li>No index field (0 bits)</li>
<li>Any block can go anywhere</li>
</ul>
</li>
</ol>

<h3>16.8.2 Design Considerations</h3>

<ul>
<li>Choice depends on: program behavior, CPU architecture, performance goals, power budget</li>
<li>Higher associativity → better hit rate</li>
<li>Higher associativity → higher hit latency</li>
<li>Higher associativity → more power consumption and cost</li>
</ul>


<h2>16.9 Associativity Comparison Example</h2>

<h3>16.9.1 Setup</h3>

<ul>
<li>Four-block cache (4 different blocks)</li>
<li>Block size = 1 word = 4 bytes</li>
<li>8-bit addresses</li>
<li>Compare: Direct Mapped, 2-way Set Associative, Fully Associative (4-way)</li>
</ul>

<h3>Initial State</h3>

<ul>
<li>All valid bits = 0 (invalid)</li>
<li>All tags = 0</li>
<li>Data unknown (don't care)</li>
</ul>

<h3>16.9.2 Tag and Index Sizes</h3>

<ul>
<li>Direct Mapped: 4-bit tag, 2-bit index, 2-bit offset</li>
<li>2-way Set Associative: 5-bit tag, 1-bit index, 2-bit offset</li>
<li>Fully Associative: 6-bit tag, 0-bit index, 2-bit offset</li>
</ul>

<h3>16.9.3 Memory Access Sequence</h3>

<p><strong>Access 1: Block Address 0</strong></p>

<ul>
<li>All three caches: MISS (cold miss - first time accessed)</li>
<li>All valid bits were 0</li>
<li>Fetch from memory, update tag, set valid bit</li>
</ul>

<strong>Score:</strong> Direct Mapped: 0 hits, 1 miss | 2-way: 0 hits, 1 miss | Fully: 0 hits, 1 miss

<p><strong>Access 2: Block Address 8</strong></p>

<ul>
<li>All three caches: MISS (cold miss - first time accessed)</li>
<li>Tags don't match existing entries</li>
<li>Fetch from memory, place in cache</li>
</ul>

<strong>Score:</strong> Direct Mapped: 0 hits, 2 misses | 2-way: 0 hits, 2 misses | Fully: 0 hits, 2 misses

<p><strong>Access 3: Block Address 0 (repeated)</strong></p>

<ul>
<li>Direct Mapped: MISS (conflict miss - block 8 overwrote block 0 at same index)</li>
<li>2-way Set Associative: HIT (both blocks 0 and 8 fit in same set)</li>
<li>Fully Associative: HIT (both blocks present)</li>
<li>Demonstrates advantage of associativity</li>
</ul>

<strong>Score:</strong> Direct Mapped: 0 hits, 3 misses | 2-way: 1 hit, 2 misses | Fully: 1 hit, 2 misses

<p><strong>Access 4: Block Address 6</strong></p>

<ul>
<li>All three: MISS (cold miss)</li>
<li>2-way: Set full, need replacement</li>
<li>LRU replacement: evict block 8 (least recently used)</li>
<li>FIFO replacement: would evict block 0 (first in)</li>
<li>Fully Associative: Still has empty space</li>
</ul>

<strong>Score:</strong> Direct Mapped: 0 hits, 4 misses | 2-way: 1 hit, 3 misses | Fully: 1 hit, 3 misses

<p><strong>Access 5: Block Address 8 (repeated)</strong></p>

<ul>
<li>Direct Mapped: MISS (conflict miss - keeps conflicting at index 0)</li>
<li>2-way: MISS (conflict miss - block 8 was evicted by block 6)</li>
<li>Fully Associative: HIT (block 8 still in cache)</li>
</ul>

<h3>Final Score</h3>

<ul>
<li>Direct Mapped: 0 hits, 5 misses (all misses after cold misses)</li>
<li>2-way Set Associative: 1 hit, 4 misses (one conflict miss)</li>
<li>Fully Associative: 2 hits, 3 misses (only cold misses)</li>
</ul>

<h3>16.9.4 Types of Misses</h3>

<ol>
<li><strong>Cold Misses:</strong> First access to address (unavoidable)</li>
<li><strong>Conflict Misses:</strong> Block evicted due to mapping, accessed again later</li>
</ol>

<h3>16.9.5 Key Observations</h3>

<ul>
<li>Higher associativity reduces conflict misses</li>
<li>Fully associative eliminates conflict misses (only cold misses remain)</li>
<li>But higher associativity increases hit latency and cost</li>
</ul>


<h2>16.10 Trade-Offs Summary</h2>

<h3>16.10.1 Hit Rate</h3>

<ul>
<li>Increases with higher associativity</li>
<li>Direct mapped has most conflict misses</li>
<li>Fully associative has only cold misses</li>
</ul>

<h3>16.10.2 Hit Latency</h3>

<ul>
<li>Increases with higher associativity</li>
<li>More comparators, encoders, multiplexers add delay</li>
<li>Direct mapped is fastest</li>
</ul>

<h3>16.10.3 Power and Cost</h3>

<ul>
<li>Increases with higher associativity</li>
<li>More hardware for parallel comparison</li>
<li>More complex control logic</li>
</ul>

<h3>16.10.4 Design Decision Factors</h3>

<ul>
<li>Application requirements</li>
<li>Performance goals</li>
<li>Power budget</li>
<li>Cost constraints</li>
<li>Embedded systems often use lower associativity (FIFO replacement)</li>
<li>High-performance systems use higher associativity (PLRU replacement)</li>
</ul>


<h2>Key Takeaways</h2>

<ol>
<li><strong>Write policies</strong> manage cache-memory consistency:
<ul>
<li>Write-through: Simple but generates heavy memory traffic</li>
<li>Write-back: More efficient but requires dirty bit tracking</li>
</ul>
</li>
<li><strong>Write buffers</strong> improve write-through performance by decoupling cache and memory writes</li>
<li><strong>Cache performance</strong> depends on three factors: hit rate, hit latency, and miss penalty</li>
<li><strong>Associativity spectrum</strong> ranges from direct-mapped (1-way) to fully associative (N-way)</li>
<li><strong>Higher associativity</strong> reduces conflict misses and improves hit rate but increases complexity</li>
<li><strong>Set-associative caches</strong> balance the trade-offs between direct-mapped and fully associative designs</li>
<li><strong>Replacement policies</strong> (LRU, PLRU, FIFO) determine which block to evict in associative caches</li>
<li><strong>Design decisions</strong> must balance performance, power consumption, cost, and complexity</li>
<li><strong>Real-world caches</strong> use different associativity levels based on application requirements</li>
<li><strong>Performance analysis</strong> shows that even small improvements in hit rate significantly reduce average access time</li>
</ol>


<h2>Summary</h2>

<p>This lecture examines two critical aspects of cache design: write policies and associativity. Write-through and write-back policies each offer distinct trade-offs between simplicity and efficiency, with write buffers providing a middle ground that improves performance without excessive complexity. The exploration of associative cache organizations reveals how different levels of associativity—from direct-mapped through set-associative to fully-associative—affect hit rates, access latency, and hardware complexity. Through detailed performance analysis and practical examples, we discover that while higher associativity generally improves hit rates by reducing conflict misses, it comes at the cost of increased hit latency, power consumption, and implementation complexity. Modern cache systems carefully balance these competing factors, with set-associative designs emerging as an effective compromise that captures most of the benefits of full associativity while maintaining reasonable complexity. Understanding these design trade-offs is essential for optimizing memory hierarchy performance in real-world computer systems.</p>

            
            <div class="lecture-nav">
                <a href="lecture-15.html" class="nav-btn">← Previous Lecture</a>
                <a href="lecture-17.html" class="nav-btn">Next Lecture →</a>
            </div>
        </div>
    </main>

    <footer>
        <div class="container">
            <p>&copy; 2025 CO224 Computer Architecture Lecture Series. All rights reserved.</p>
            <p>Department of Computer Engineering, University of Peradeniya</p>
        </div>
    </footer>
</body>
</html>
