/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [23:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_15z;
  wire [28:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [29:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  reg [16:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z[2] | ~(in_data[126]);
  assign celloutsig_1_10z = celloutsig_1_3z | ~(celloutsig_1_8z);
  assign celloutsig_0_26z = celloutsig_0_9z | celloutsig_0_4z;
  assign celloutsig_1_2z = ~(in_data[130] ^ celloutsig_1_1z);
  assign celloutsig_1_5z = ~(celloutsig_1_1z ^ celloutsig_1_4z);
  assign celloutsig_0_9z = ~(celloutsig_0_1z ^ celloutsig_0_2z);
  assign celloutsig_0_18z = ~(celloutsig_0_6z ^ celloutsig_0_15z[1]);
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_1z } + { celloutsig_1_7z[2:0], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_18z };
  assign celloutsig_1_7z = celloutsig_1_0z[5:2] & { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_12z = { in_data[190:181], celloutsig_1_4z } & { celloutsig_1_7z[3:1], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_15z = celloutsig_0_12z[12:8] & celloutsig_0_5z[10:6];
  assign celloutsig_0_39z = { celloutsig_0_11z[21:17], celloutsig_0_26z } >= celloutsig_0_12z[13:8];
  assign celloutsig_1_15z = { celloutsig_1_12z[2:0], celloutsig_1_2z } >= { celloutsig_1_0z[6:4], celloutsig_1_10z };
  assign celloutsig_0_1z = { celloutsig_0_0z[0], celloutsig_0_0z } >= { celloutsig_0_0z[1], celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_0z[6:1], celloutsig_1_4z } <= { celloutsig_1_0z[4:1], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_5z = { in_data[24:17], celloutsig_0_0z } % { 1'h1, celloutsig_0_3z[15:6] };
  assign celloutsig_0_7z = { celloutsig_0_3z[14:10], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, celloutsig_0_3z[15:8] };
  assign celloutsig_0_42z = celloutsig_0_25z[0] ? { celloutsig_0_36z[2:1], 1'h0 } : { in_data[60:59], celloutsig_0_39z };
  assign celloutsig_1_0z = in_data[144] ? in_data[184:177] : in_data[164:157];
  assign celloutsig_0_25z = celloutsig_0_18z ? celloutsig_0_22z[3:0] : { celloutsig_0_5z[9:8], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_28z = celloutsig_0_17z[6] ? celloutsig_0_17z[28:20] : { celloutsig_0_7z[7:0], celloutsig_0_26z };
  assign celloutsig_1_3z = celloutsig_1_0z[6:2] !== celloutsig_1_0z[5:1];
  assign celloutsig_1_8z = celloutsig_1_0z[6:0] !== celloutsig_1_0z[7:1];
  assign celloutsig_1_18z = { celloutsig_1_0z[5:0], celloutsig_1_5z } !== { celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_41z = ~ celloutsig_0_11z[15:4];
  assign celloutsig_1_6z = | in_data[172:152];
  assign celloutsig_0_4z = | { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_8z = | { in_data[61:60], celloutsig_0_0z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_6z = ~^ celloutsig_0_3z[16:8];
  assign celloutsig_1_4z = ^ { in_data[104:103], celloutsig_1_3z };
  assign celloutsig_0_12z = celloutsig_0_11z[19:3] << { in_data[78:70], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_22z = celloutsig_0_5z[10:2] - celloutsig_0_7z;
  assign celloutsig_0_11z = { in_data[78:77], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z } ~^ { in_data[66:45], celloutsig_0_8z, celloutsig_0_6z };
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[38:36];
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 17'h00000;
    else if (celloutsig_1_18z) celloutsig_0_3z = in_data[33:17];
  assign celloutsig_0_2z = ~((celloutsig_0_1z & in_data[19]) | (in_data[33] & celloutsig_0_0z[1]));
  assign { celloutsig_0_10z[6], celloutsig_0_10z[7], celloutsig_0_10z[11:8], celloutsig_0_10z[5], celloutsig_0_10z[3:1] } = { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z[9:6], celloutsig_0_2z, celloutsig_0_0z } ~^ { celloutsig_0_7z[2], celloutsig_0_7z[3], celloutsig_0_7z[7:4], celloutsig_0_7z[1], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z };
  assign { celloutsig_0_17z[2:1], celloutsig_0_17z[3], celloutsig_0_17z[28:4] } = ~ { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[87:63] };
  assign { celloutsig_0_36z[6], celloutsig_0_36z[7], celloutsig_0_36z[11:8], celloutsig_0_36z[5], celloutsig_0_36z[3:1], celloutsig_0_36z[20:12], celloutsig_0_36z[29:21] } = ~ { celloutsig_0_10z[6], celloutsig_0_10z[7], celloutsig_0_10z[11:8], celloutsig_0_10z[5], celloutsig_0_10z[3:1], celloutsig_0_28z, celloutsig_0_7z };
  assign { celloutsig_0_10z[4], celloutsig_0_10z[0] } = 2'h3;
  assign celloutsig_0_17z[0] = celloutsig_0_17z[2];
  assign { celloutsig_0_36z[4], celloutsig_0_36z[0] } = 2'h0;
  assign { out_data[128], out_data[101:96], out_data[43:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
