{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Computer Organization Final Project - Mark Jordan and Brian Fedorka"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "%matplotlib inline\n",
    "import matplotlib.pyplot as plt\n",
    "import numpy as np"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Probably gotta fix 2s complement on immediate values"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Processor():\n",
    "    # displays the purpose of program before starting the loop\n",
    "    print('This program emulates the hardware of a processor.')\n",
    "    print('The Program Counter (PC) will be displayed before each instruction is computed.')\n",
    "    print('The outcome of the instruction will be shown after the computed instruction.')\n",
    "    print(' ')\n",
    "\n",
    "    ## filename = input('Enter the text file with the program: ', 's')\n",
    "\n",
    "    # all matricies (instructions, memory, registers)\n",
    "    ##Instruction_Memory = np.loadtxt(filename)\n",
    "\n",
    "    i = 0\n",
    "    Data_Memory_Array = []\n",
    "    while i<=127:\n",
    "        Data_Memory_Array.append(np.binary_repr(i, width=16))\n",
    "        i+=1\n",
    "\n",
    "    i=0\n",
    "    Register_File = []\n",
    "    while i<=15:\n",
    "        Register_File.append(np.binary_repr(0, width=16))\n",
    "        i+=1\n",
    "\n",
    "    MAR = '0000000000000000' # Memory Access Register\n",
    "    PC = 0 #starts the program counter at 0 (first instruction)\n",
    "    \n",
    "    # Main loop\n",
    "    while PC <= 127:\n",
    "        print(\"PC = \", PC) # shows instruction being performed\n",
    "\n",
    "        # function call to retrieve current instruction. This returns the\n",
    "        # current instruction from the Instruction_Memory matrix\n",
    "        Instruction = Instruction_Fetch(PC,Instruction_Memory)\n",
    "\n",
    "        # calls function to create control signals. It returns all signal values\n",
    "        # along with the immediate (if it's R-type, the immediate is all 0's)\n",
    "        Zero_Extend, Write_Choice, Opcode, Register_A, Register_B, Immediate, Jump, Jump_Amount, Branch, ALU_Operation, Mem_Read, Mem_Write, ALU_Src, Mem_toReg, Reg_Write = Control_Unit(Instruction)\n",
    "\n",
    "        # function to sign extend the immediate (only for I-type)\n",
    "        # is also done w/ J & R but has no effect on program outcome\n",
    "        Sixteen_Bit_Immediate = Immediate_Extend(Zero_Extend, Immediate)\n",
    "\n",
    "        # function that takes the value of each register and loads contents then\n",
    "        # brings it back to the main file\n",
    "        Data_A, Data_B, Shamt, RegisterA_Number = Register_Data_Fetch(Register_A, Register_B, Register_File, ALU_Operation)\n",
    "\n",
    "        # Because the first register is always operated on(with exception of\n",
    "        # Jump), it is just propegated through the bus. However, it is renamed\n",
    "        # to ALU_Input1 for consistency\n",
    "        ALU_Input1 = Data_A\n",
    "\n",
    "        # function that takes RB and the Immediate and returns which\n",
    "        # data will be operated on\n",
    "        ALU_Input2 = ALU_MUX(Data_B, Sixteen_Bit_Immediate, ALU_Src)\n",
    "\n",
    "        # function for the ALU. Performs all arithmetic operations. Active for\n",
    "        # all instructions except jump, lw, and sw\n",
    "        ALU_Output,Branch_Result = ALU(ALU_Input1, ALU_Input2, ALU_Operation, Shamt)\n",
    "\n",
    "        # function that either writes data to a memory location or reads data in\n",
    "        # from memory location\n",
    "        Data_Memory_Array, Mem_Data = Data_Memory(Data_Memory_Array, MAR, Mem_Read, Mem_Write, ALU_Output)\n",
    "\n",
    "        # function that acts as the memory multiplexor. If it's lw, the data is\n",
    "        # from the data memory stage, otherwise, it's from the ALU\n",
    "        Write_Data_Input = Memory_Mux(Mem_toReg, ALU_Output, Mem_Data)\n",
    "\n",
    "        # file that writes data to the register files, Data is always written to\n",
    "        # RA except when La operation is performed\n",
    "        Register_File, MAR = Write_Data(Reg_Write, Write_Choice, Write_Data_Input, RegisterA_Number, Register_File, MAR)\n",
    "\n",
    "        # adder that increments the Progam Counter by 1 each loop\n",
    "        PC = Program_Counter_Increase(PC)\n",
    "\n",
    "        # adder that performs the branch target. If the branch is not taken, the\n",
    "        # value calculated has no effect of the program outcome\n",
    "        PC_Branch, Branch_Amount = Branch_Adder(Branch, PC, Sixteen_Bit_Immediate)\n",
    "\n",
    "        # MUX that determines an input signal that'll make branch address will be taken, or the\n",
    "        # PC will stay the same (AND gate)\n",
    "        Branch_Mux_Src = Branch_AND_Gate(Branch, Branch_Result)\n",
    "\n",
    "        # either takes the branch or does nothing with PC (MUX for branching)\n",
    "        PC = Branch_Mux(PC, PC_Branch, Branch_Mux_Src)\n",
    "\n",
    "        # MUX that determines whether a jump is taken or not\n",
    "        PC = Jump_Mux(PC, Jump, Jump_Amount)\n",
    "\n",
    "        print(' ') #empty line after each instruction is run\n",
    "        input(\"Press any key to continue \") #pause at the end of each instruction to display the result of the operation and where it is stored\n",
    "    print(\" \")\n",
    "    print(\"The final state of each register is: \")\n",
    "    print(\" \")\n",
    "    print(\"MAR = \", MAR)\n",
    "    for i in range(0,16):\n",
    "        print(\"Register \", i, \" = \", Register_File[i])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def Program_Counter_Increase(PC):\n",
    "    PC += 1\n",
    "    return PC"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Instruction_Fetch(PC, Instruction_Memory):\n",
    "    Temp_ins = Instruction_Memory[PC]\n",
    "    Instruction = [Temp_ins[0:1],Temp_ins[1:2],Temp_ins[2:3],Temp_ins[3:4],Temp_ins[4:5],Temp_ins[5:6],Temp_ins[6:7],Temp_ins[7:8],Temp_ins[8:9],Temp_ins[9:10],Temp_ins[10:11],Temp_ins[11:12],Temp_ins[12:13],Temp_ins[13:14],Temp_ins[14:15],Temp_ins[15:16]]\n",
    "    return Instruction"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Control_Unit(Instruction):\n",
    "    Opcode = Instruction[0:4]\n",
    "    Zero_Extend = 0\n",
    "    Jump_Amount = [0,0,0,0,0,0,0,0,0,0,0,0]\n",
    "    Write_Choice = 0\n",
    "    \n",
    "    # R-Type Instructions\n",
    "    if Opcode == [0,0,0,0]:\n",
    "        Register_A = Instruction[4:8]\n",
    "        Register_B = Instruction[8:12]\n",
    "        Immediate = [0,0,0,0,0,0,0,0]\n",
    "        Jump = 0\n",
    "        Branch = 0\n",
    "        Mem_Read = 0\n",
    "        Mem_Write = 0\n",
    "        ALU_Src = 0\n",
    "        Mem_toReg = 0\n",
    "        Reg_Write = 1\n",
    "        Function_Code = Instruction[12:16]\n",
    "        if Function_Code == [0,0,0,1]:\n",
    "            print(\"R-type Instruction - Add\")\n",
    "            ALU_Operation = \"Add\"\n",
    "        elif Function_Code == [0,0,1,0]:\n",
    "            print(\"R-type Instruction - Subtract\")\n",
    "            ALU_Operation = \"Sub\"\n",
    "        elif Function_Code == [0,0,1,1]:\n",
    "            print(\"R-type Instruction - Nor\")\n",
    "            ALU_Operation = \"Nor\"\n",
    "        elif Function_Code == [0,1,0,0]:\n",
    "            print(\"R-type Instruction - Shift Logical Left\")\n",
    "            ALU_Operation = \"SLL\"\n",
    "        elif Function_Code == [0,1,0,1]:\n",
    "            print(\"R-type Instruction - Shift Logical Right\")\n",
    "            ALU_Operation = \"SLR\"\n",
    "        else:\n",
    "            print(\"Error, no matching Function_Code\")\n",
    "        print(\"Register adressing is used\")\n",
    "       \n",
    "    \n",
    "    \n",
    "    # I-type Instructions\n",
    "    if Opcode != [0,0,0,0] and Opcode != [0,1,1,1]:\n",
    "        Immediate = Instruction[8:16]\n",
    "        Register_A = Instruction[4:8]\n",
    "        Register_B = [0,0,0,0] # unused\n",
    "        Jump = 0\n",
    "        \n",
    "    # la instruction\n",
    "    if Opcode == [0,0,0,1]:\n",
    "        print(\"I-type Instruction - la\")\n",
    "        print(\"Base addressing is used\")\n",
    "        Write_Choice = 1\n",
    "        Branch = 0\n",
    "        Mem_Read = 0\n",
    "        Mem_Write = 0\n",
    "        ALU_Src = 1\n",
    "        Mem_toReg = 0\n",
    "        Reg_Write = 1\n",
    "        ALU_Operation = \"Add\"\n",
    "        \n",
    "    # lw instruction\n",
    "    if Opcode == [0,0,1,0]:\n",
    "        print(\"I-type Instruction - lw \")\n",
    "        print(\"Base addressing is used\")\n",
    "        Branch = 0\n",
    "        Mem_Read = 1\n",
    "        Mem_Write = 0\n",
    "        ALU_Src = 0\n",
    "        Mem_toReg = 1\n",
    "        Reg_Write = 1\n",
    "        ALU_Operation = \"None\"\n",
    "\n",
    "    # sw instruction\n",
    "    if Opcode == [0,0,1,1]:\n",
    "        print(\"I-type Instruction - sw \")\n",
    "        print(\"Base addressing is used\")\n",
    "        Branch = 0\n",
    "        Mem_Read = 0\n",
    "        Mem_Write = 1\n",
    "        ALU_Src = 0\n",
    "        Mem_toReg = 0\n",
    "        Reg_Write = 0\n",
    "        ALU_Operation = \"None\"\n",
    "    \n",
    "    # beq instructions\n",
    "    if Opcode == [0,1,0,0]:\n",
    "        print(\"I-type Instruction - beq \")\n",
    "        print(\"PC-relative addressing is used if branch is taken\")\n",
    "        Branch = 1\n",
    "        Mem_Read = 0\n",
    "        Mem_Write = 0\n",
    "        ALU_Src = 2      \n",
    "        Mem_toReg = 0\n",
    "        Reg_Write = 0\n",
    "        ALU_Operation = \"Add\"\n",
    "    \n",
    "    # blt instructions\n",
    "    if Opcode == [1,0,0,0]:\n",
    "        print(\"I-type Instruction - blt \")\n",
    "        print(\"PC-relative addressing is used if branch is taken\")\n",
    "        Branch = 1\n",
    "        Mem_Read = 0\n",
    "        Mem_Write = 0\n",
    "        ALU_Src = 2      \n",
    "        Mem_toReg = 0\n",
    "        Reg_Write = 0\n",
    "        ALU_Operation = \"Sub\"\n",
    "        \n",
    "    # addi instructions\n",
    "    if Opcode == [0,1,0,1]:\n",
    "        print(\"I-type Instruction - addi \")\n",
    "        print(\"Immediate addressing is used\")\n",
    "        Branch = 0\n",
    "        Mem_Read = 0\n",
    "        Mem_Write = 0\n",
    "        ALU_Src = 1\n",
    "        Mem_toReg = 0\n",
    "        Reg_Write = 1\n",
    "        ALU_Operation = \"Add\"\n",
    "    \n",
    "    # ori instructions\n",
    "    if Opcode == [0,1,1,0]:\n",
    "        print(\"I-type Instruction - ori \")\n",
    "        print(\"Immediate addressing is used\")\n",
    "        Zero_Extend = 1\n",
    "        Branch = 0\n",
    "        Mem_Read = 0\n",
    "        Mem_Write = 0\n",
    "        ALU_Src = 1\n",
    "        Mem_toReg = 0\n",
    "        Reg_Write = 1\n",
    "        ALU_Operation = \"OR\"\n",
    "        \n",
    "    # Jump instructions\n",
    "    if Opcode == [0,1,1,1]:\n",
    "        print(\"J-type Instruction - Jump \")\n",
    "        print(\"Pseudo-direct addressing is used\")\n",
    "        for i in range(4,16):\n",
    "            Jump_Amount[i-4] = Instruction[i]\n",
    "        Immediate = [0,0,0,0,0,0,0,0]\n",
    "        Register_A = [0,0,0,0]\n",
    "        Register_B = [0,0,0,0]\n",
    "        Jump = 1\n",
    "        Branch = 0\n",
    "        Mem_Read = 0\n",
    "        Mem_Write = 0\n",
    "        ALU_Src = 0\n",
    "        Mem_toReg = 0\n",
    "        Reg_Write = 0\n",
    "        ALU_Operation = \"None\"\n",
    "        \n",
    "    return Zero_Extend, Write_Choice, Opcode, Register_A, Register_B, Immediate, Jump, Jump_Amount, Branch, ALU_Operation, Mem_Read, Mem_Write, ALU_Src, Mem_toReg, Reg_Write"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Immediate_Extend(Zero_Extend, Immediate):\n",
    "    i = 0\n",
    "    if Zero_Extend == 0: # sign extend\n",
    "        while i <= 7:\n",
    "            Immediate = np.insert(Immediate, 0, 0)\n",
    "            i += 1\n",
    "    if Zero_Extend == 1: # zero extend\n",
    "        while i <= 7:\n",
    "            a = Immediate[0]\n",
    "            Immediate = np.insert(Immediate, 0, a)\n",
    "            i += 1\n",
    "    Sixteen_Bit_Immediate = Immediate\n",
    "    return Sixteen_Bit_Immediate"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Register_Data_Fetch(Register_A, Register_B, Register_File, ALU_Operation):\n",
    "    a = Register_A[0]\n",
    "    b = Register_A[1]\n",
    "    c = Register_A[2]\n",
    "    d = Register_A[3]\n",
    "    RegisterA_Number = 8*a+4*b+2*c+d\n",
    "   \n",
    "    a = Register_B[0]\n",
    "    b = Register_B[1]\n",
    "    c = Register_B[2]\n",
    "    d = Register_B[3]\n",
    "    RegisterB_Number = 8*a+4*b+2*c+d\n",
    "    \n",
    "    Data_A = Register_File[RegisterA_Number]\n",
    "    Data_B = Register_File[RegisterB_Number]\n",
    "    \n",
    "    if ALU_Operation == \"SLL\" or ALU_Operation == \"SLR\":\n",
    "        Shamt = RegisterB_Number\n",
    "\n",
    "    # RegisterA_Number is used for Write_Data to write to register A.\n",
    "    return Data_A, Data_B, Shamt, RegisterA_Number"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# ALU_Input2 is sixteen bit extended, or Data_B, or 16 0s. \n",
    "# ALU_Input1 is Data_A\n",
    "they are all less than 7 bits, plus sign extension"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def ALU_Mux(Data_B, Sixteen_Bit_Immediate, ALU_Src):\n",
    "    if ALU_Src == 0:\n",
    "        ALU_Input2 = Data_B\n",
    "    if ALU_Src == 1:\n",
    "        ALU_Input2 = Sixteen_Bit_Immediate\n",
    "    if ALU_Src == 2:\n",
    "        ALU_Input2 = [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0]\n",
    "    return ALU_Input2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def ALU(ALU_Input1, ALU_Input2, ALU_Operation, Shamt):\n",
    "    Branch_Result = 0\n",
    "    ALU_Output = np.zeros_like(ALU_Input2)\n",
    "    a = int(ALU_Input1[0])\n",
    "    b = int(ALU_Input1[1])\n",
    "    c = int(ALU_Input1[2])\n",
    "    d = int(ALU_Input1[3])\n",
    "    e = int(ALU_Input1[4])\n",
    "    f = int(ALU_Input1[5])\n",
    "    g = int(ALU_Input1[6])\n",
    "    h = int(ALU_Input1[7])\n",
    "    j = int(ALU_Input1[8])\n",
    "    k = int(ALU_Input1[9])\n",
    "    l = int(ALU_Input1[10])\n",
    "    m = int(ALU_Input1[11])\n",
    "    n = int(ALU_Input1[12])\n",
    "    o = int(ALU_Input1[13])\n",
    "    p = int(ALU_Input1[14])\n",
    "    q = int(ALU_Input1[15])\n",
    "    ALU_Input1_Number = q+2*p+4*o+8*n+16*m+32*l+64*k+128*j+256*h+512*g+1024*f+2048*e+4096*d+8192*c+16384*b+32768*a\n",
    "    \n",
    "    a = ALU_Input2[0]\n",
    "    b = ALU_Input2[1]\n",
    "    c = ALU_Input2[2]\n",
    "    d = ALU_Input2[3]\n",
    "    e = ALU_Input2[4]\n",
    "    f = ALU_Input2[5]\n",
    "    g = ALU_Input2[6]\n",
    "    h = ALU_Input2[7]\n",
    "    j = ALU_Input2[8]\n",
    "    k = ALU_Input2[9]\n",
    "    l = ALU_Input2[10]\n",
    "    m = ALU_Input2[11]\n",
    "    n = ALU_Input2[12]\n",
    "    o = ALU_Input2[13]\n",
    "    p = ALU_Input2[14]\n",
    "    q = ALU_Input2[15]\n",
    "    ALU_Input2_Number = q+2*p+4*o+8*n+16*m+32*l+64*k+128*j+256*h+512*g+1024*f+2048*e+4096*d+8192*c+16384*b+32768*a\n",
    "    \n",
    "    \n",
    "    ## MAY HAVE ISSUES WITH ALU_OUTPUT FOR ADD AND SUB\n",
    "    \n",
    "    if ALU_Operation == \"Add\":\n",
    "        ALU_Output_Number = ALU_Input1_Number+ALU_Input2_Number\n",
    "        ALU_Output = np.binary_repr(ALU_Output_Number, width=16)\n",
    "        if ALU_Output_Number == 0:\n",
    "            Branch_Result = 1\n",
    "        \n",
    "    if ALU_Operation == \"Sub\":\n",
    "        ALU_Output_Number = ALU_Input1_Number-ALU_Input2_Number\n",
    "        ALU_Output = np.binary_repr(ALU_Output_Number, width=16)\n",
    "        if ALU_Output_Number < 0:\n",
    "            Branch_Result = 1\n",
    "            \n",
    "    if ALU_Operation == \"Or\":\n",
    "        i = 0\n",
    "        while i < 15:\n",
    "            a = ALU_Input1[i]\n",
    "            b = ALU_Input2[i]\n",
    "            if a == 1 or b == 1:\n",
    "                ALU_Output[i] = 1\n",
    "            else:\n",
    "                ALU_Output[i] = 0\n",
    "            i += 1\n",
    "        \n",
    "    if ALU_Operation == \"Nor\":\n",
    "        i = 0\n",
    "        while i < 15:\n",
    "            a = ALU_Input1[i]\n",
    "            b = ALU_Input2[i]\n",
    "            if a == 1 or b == 1:\n",
    "                ALU_Output[i] = 0\n",
    "            else:\n",
    "                ALU_Output[i] = 1\n",
    "            i += 1\n",
    "            \n",
    "    if ALU_Operation == \"SLL\":\n",
    "        i = 0\n",
    "        while i < Shamt:\n",
    "            ALU_Input1.append(0)\n",
    "            del ALU_Input1[0]\n",
    "            i += 1\n",
    "        ALU_Output = ALU_Input1\n",
    "        \n",
    "    if ALU_Operation == \"SLR\":\n",
    "        i = 0\n",
    "        while i < Shamt:\n",
    "            ALU_Input1.insert(0,0)\n",
    "            del ALU_Input1[-1]\n",
    "            i += 1\n",
    "        ALU_Output = ALU_Input1\n",
    "    \n",
    "    return ALU_Output, Branch_Result"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Data_Memory(Data_Memory_Array, MAR, Mem_Read, Mem_Write, ALU_Output):\n",
    "    MAR_Number = int(MAR, 2)\n",
    "    if Mem_Write == 1:\n",
    "        Data_Memory_Array[MAR_Number] = ALU_Output\n",
    "        Mem_Data = Data_Memory_Array[MAR_Number] # just here to have an output\n",
    "    if Mem_Read == 1:\n",
    "        Mem_Data = Data_Memory_Array[MAR_Number]\n",
    "    return Data_Memory_Array, Mem_Data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Memory_Mux(Mem_toReg, ALU_Output, Mem_Data):\n",
    "    if Mem_toReg == 0:\n",
    "        Write_Data_Input = ALU_Output\n",
    "    if Mem_toReg == 1:\n",
    "        Write_Data_Input = Mem_Data\n",
    "    return Write_Data_Input"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Write_Data(Reg_Write, Write_Choice, Write_Data_Input, RegisterA_Number, Register_File, MAR):\n",
    "    if Reg_Write == 1:\n",
    "        if Write_Choice == 0:\n",
    "            Register_File[RegisterA_Number] = Write_Data_Input\n",
    "        if Write_Choice == 1:\n",
    "            MAR = Write_Data_Input\n",
    "    return Register_File, MAR"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Branch_Adder(Branch, PC, Sixteen_Bit_Immediate):\n",
    "    Sixteen_Bit_Immediate_String = \"\".join(str(e) for e in Sixteen_Bit_Immediate)\n",
    "    Sixteen_Bit_Immediate_Number = int(Sixteen_Bit_Immediate_String,2)\n",
    "    Branch_Amount = Sixteen_Bit_Immediate_Number\n",
    "    PC_Branch = PC+Branch_Amount    \n",
    "    return PC_Branch, Branch_Amount"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Branch_AND_Gate(Branch, Branch_Result):\n",
    "    if Branch == 1:\n",
    "        if Branch_Result == 1:\n",
    "            Branch_Mux_Src = 1\n",
    "        else:\n",
    "            Branch_Mux_Src = 0\n",
    "    else:\n",
    "        Branch_Mux_Src = 0\n",
    "    return Branch_Mux_Src"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Branch_Mux(PC, PC_Branch, Branch_Mux_Src):\n",
    "    if Branch_Mux_Src == 0:\n",
    "        PC = PC\n",
    "    if Branch_Mux_Src == 1:\n",
    "        PC = PC_Branch\n",
    "    return PC"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Jump_Mux(PC, Jump, Jump_Amount):\n",
    "    if Jump == 0:\n",
    "        PC = PC\n",
    "    if Jump == 1:\n",
    "        PC = Jump_Amount\n",
    "    return PC"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "anaconda-cloud": {},
  "kernelspec": {
   "display_name": "Python [Root]",
   "language": "python",
   "name": "Python [Root]"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.5.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 0
}
