// Seed: 2734368349
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1[1-$display] = 1;
  assign id_3[1'b0] = "";
  module_0();
  assign id_4[1'b0] = 1;
  logic [7:0] id_5 = id_2;
  id_6(
      .id_0(id_4), .id_1(id_2[1]), .id_2(id_5), .id_3(id_5[1] < 1), .id_4(id_2[1]), .id_5(1)
  );
endmodule
