#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Jun 15 13:44:59 2017
# Process ID: 111700
# Current directory: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_system_ila_0_synth_1
# Command line: vivado -log b2000t_c2c_bram_system_ila_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source b2000t_c2c_bram_system_ila_0.tcl
# Log file: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_system_ila_0_synth_1/b2000t_c2c_bram_system_ila_0.vds
# Journal file: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_system_ila_0_synth_1/vivado.jou
#-----------------------------------------------------------
source b2000t_c2c_bram_system_ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1316.656 ; gain = 301.469 ; free physical = 87430 ; free virtual = 190626
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_system_ila_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/synth/b2000t_c2c_bram_system_ila_0.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_6d24' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/hdl/bd_6d24.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_g_inst_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_1/synth/bd_6d24_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_g_inst_0_gigantic_mux' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_1/bd_6d24_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_g_inst_0_gigantic_mux' (1#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_1/bd_6d24_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_g_inst_0' (2#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_1/synth/bd_6d24_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_ila_lib_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_0/synth/bd_6d24_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (10#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (11#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (21#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (23#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (25#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (30#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_ila_lib_0' (48#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_0/synth/bd_6d24_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_slot_0_ar_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_5/synth/bd_6d24_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (49#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_slot_0_ar_0' (50#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_5/synth/bd_6d24_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_slot_0_aw_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_2/synth/bd_6d24_slot_0_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_slot_0_aw_0' (51#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_2/synth/bd_6d24_slot_0_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_slot_0_b_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_4/synth/bd_6d24_slot_0_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_slot_0_b_0' (52#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_4/synth/bd_6d24_slot_0_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_slot_0_r_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_6/synth/bd_6d24_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized0' (52#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_slot_0_r_0' (53#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_6/synth/bd_6d24_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_slot_0_w_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_3/synth/bd_6d24_slot_0_w_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized1' (53#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_slot_0_w_0' (54#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_3/synth/bd_6d24_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24' (55#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/hdl/bd_6d24.v:13]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_system_ila_0' (56#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/synth/b2000t_c2c_bram_system_ila_0.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1648.473 ; gain = 633.285 ; free physical = 87098 ; free virtual = 190296
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1648.473 ; gain = 633.285 ; free physical = 87098 ; free virtual = 190296
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2209.867 ; gain = 0.004 ; free physical = 86695 ; free virtual = 189893
Finished Constraint Validation : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 2209.867 ; gain = 1194.680 ; free physical = 86694 ; free virtual = 189892
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 2209.867 ; gain = 1194.680 ; free physical = 86694 ; free virtual = 189892
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 2209.867 ; gain = 1194.680 ; free physical = 86695 ; free virtual = 189892
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 2209.867 ; gain = 1194.680 ; free physical = 86690 ; free virtual = 189888
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:14 . Memory (MB): peak = 2209.867 ; gain = 1194.680 ; free physical = 86672 ; free virtual = 189869
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:02:24 . Memory (MB): peak = 2209.867 ; gain = 1194.680 ; free physical = 86654 ; free virtual = 189852
Finished Timing Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:25 . Memory (MB): peak = 2209.867 ; gain = 1194.680 ; free physical = 86655 ; free virtual = 189852
Finished Technology Mapping : Time (s): cpu = 00:02:25 ; elapsed = 00:02:26 . Memory (MB): peak = 2209.867 ; gain = 1194.680 ; free physical = 86651 ; free virtual = 189849
Finished IO Insertion : Time (s): cpu = 00:02:26 ; elapsed = 00:02:27 . Memory (MB): peak = 2209.867 ; gain = 1194.680 ; free physical = 86651 ; free virtual = 189849
Finished Renaming Generated Instances : Time (s): cpu = 00:02:26 ; elapsed = 00:02:27 . Memory (MB): peak = 2209.867 ; gain = 1194.680 ; free physical = 86651 ; free virtual = 189849
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:26 ; elapsed = 00:02:27 . Memory (MB): peak = 2209.867 ; gain = 1194.680 ; free physical = 86651 ; free virtual = 189849
Finished Renaming Generated Ports : Time (s): cpu = 00:02:26 ; elapsed = 00:02:27 . Memory (MB): peak = 2209.867 ; gain = 1194.680 ; free physical = 86651 ; free virtual = 189849
Finished Handling Custom Attributes : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 2209.867 ; gain = 1194.680 ; free physical = 86651 ; free virtual = 189849
Finished Renaming Generated Nets : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 2209.867 ; gain = 1194.680 ; free physical = 86651 ; free virtual = 189849

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    71|
|2     |CFGLUT5  |   203|
|3     |LUT1     |    34|
|4     |LUT2     |    56|
|5     |LUT3     |   110|
|6     |LUT4     |   287|
|7     |LUT5     |   191|
|8     |LUT6     |   790|
|9     |MUXF7    |    60|
|10    |MUXF8    |     3|
|11    |RAMB36E1 |     5|
|12    |SRL16E   |   181|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  2522|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 2209.867 ; gain = 1194.680 ; free physical = 86651 ; free virtual = 189849
synth_design: Time (s): cpu = 00:02:24 ; elapsed = 00:02:25 . Memory (MB): peak = 2209.867 ; gain = 1018.707 ; free physical = 86627 ; free virtual = 189824
