<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 0 (means success: 1)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel6.v.html" target="file-frame">third_party/tests/ivtest/ivltests/bitsel6.v</a>
time_elapsed: 8.308s
ram usage: 186856 KB
</pre>
<pre class="log">

sh scr.sh --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../../third_party/tests/ivtest/ivltests/bitsel6.v.html" target="file-frame">third_party/tests/ivtest/ivltests/bitsel6.v</a>
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel6.v.html#l-64" target="file-frame">third_party/tests/ivtest/ivltests/bitsel6.v:64</a>:3: Unsupported: Ignoring delay on this delayed statement.
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-LITENDIAN: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel6.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/bitsel6.v:29</a>:8: Little bit endian vector: MSB &lt; LSB of bit range: 0:63
%Warning-LITENDIAN: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel6.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/bitsel6.v:30</a>:8: Little bit endian vector: MSB &lt; LSB of bit range: 1:64
Using constant indices:
    1=v[ 9]
    1=v[18]
    0=v[45]
    0=v[54]
Using calcuated indices:
target0[ 0]=0, mux0=0
target1[ 1]=0, mux1=0
target0[ 1]=0, mux0=0
target1[ 2]=0, mux1=0
target0[ 2]=0, mux0=0
target1[ 3]=0, mux1=0
target0[ 3]=0, mux0=0
target1[ 4]=0, mux1=0
target0[ 4]=0, mux0=0
target1[ 5]=0, mux1=0
target0[ 5]=0, mux0=0
target1[ 6]=0, mux1=0
target0[ 6]=0, mux0=0
target1[ 7]=0, mux1=0
target0[ 7]=0, mux0=0
target1[ 8]=0, mux1=0
target0[ 8]=0, mux0=0
target1[ 9]=0, mux1=0
target0[ 9]=1, mux0=0
target1[10]=1, mux1=0
FAILED -- target0[idx] != mux0
- <a href="../../../../third_party/tests/ivtest/ivltests/bitsel6.v.html#l-69" target="file-frame">third_party/tests/ivtest/ivltests/bitsel6.v:69</a>: Verilog $finish
FAILED -- target1[idx+1] != mux1
- <a href="../../../../third_party/tests/ivtest/ivltests/bitsel6.v.html#l-74" target="file-frame">third_party/tests/ivtest/ivltests/bitsel6.v:74</a>: Verilog $finish
- <a href="../../../../third_party/tests/ivtest/ivltests/bitsel6.v.html#l-74" target="file-frame">third_party/tests/ivtest/ivltests/bitsel6.v:74</a>: Second verilog $finish, exiting

</pre>
</body>