In this project I'm attempting to write RTL code using Verilog for RISC-V
Single cycle proccessor.

The project consist of 100 Days and it is mudular such as advanced days will
make use in the previous days.

The project was made with the help and the insperation of Rahul Behl which was the first to
do it and my thanks are given to him.    
