// Seed: 4155719894
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9 = id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  always @(posedge id_1 or posedge 1);
  wire id_3;
  module_0(
      id_3, id_3, id_1, id_1, id_3, id_1, id_3, id_3
  );
  wire id_4;
endmodule
