# ram-and-rom-design-in-verilog