###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        18675   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12406   # Number of read row buffer hits
num_read_cmds                  =        18675   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6279   # Number of ACT commands
num_pre_cmds                   =         6268   # Number of PRE commands
num_ondemand_pres              =         1867   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2812124   # Cyles of rank active rank.0
rank_active_cycles.1           =      2134784   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7187876   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7865216   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        16989   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          240   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           55   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           17   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           24   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           13   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            5   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            5   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            8   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1311   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5743   # Read request latency (cycles)
read_latency[40-59]            =         4327   # Read request latency (cycles)
read_latency[60-79]            =         2184   # Read request latency (cycles)
read_latency[80-99]            =          796   # Read request latency (cycles)
read_latency[100-119]          =          663   # Read request latency (cycles)
read_latency[120-139]          =          453   # Read request latency (cycles)
read_latency[140-159]          =          362   # Read request latency (cycles)
read_latency[160-179]          =          289   # Read request latency (cycles)
read_latency[180-199]          =          276   # Read request latency (cycles)
read_latency[200-]             =         3582   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.52976e+07   # Read energy
act_energy                     =  1.71793e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.45018e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.7753e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.75477e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.33211e+09   # Active standby energy rank.1
average_read_latency           =      154.166   # Average read request latency (cycles)
average_interarrival           =      535.411   # Average request interarrival latency (cycles)
total_energy                   =  1.11095e+10   # Total energy (pJ)
average_power                  =      1110.95   # Average power (mW)
average_bandwidth              =      0.15936   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        16589   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        11969   # Number of read row buffer hits
num_read_cmds                  =        16589   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4632   # Number of ACT commands
num_pre_cmds                   =         4620   # Number of PRE commands
num_ondemand_pres              =           83   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2346169   # Cyles of rank active rank.0
rank_active_cycles.1           =      2451345   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7653831   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7548655   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        14884   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          234   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           77   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           34   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           23   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           16   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           12   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            5   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1294   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6462   # Read request latency (cycles)
read_latency[40-59]            =         4681   # Read request latency (cycles)
read_latency[60-79]            =         1350   # Read request latency (cycles)
read_latency[80-99]            =          665   # Read request latency (cycles)
read_latency[100-119]          =          436   # Read request latency (cycles)
read_latency[120-139]          =          310   # Read request latency (cycles)
read_latency[140-159]          =          298   # Read request latency (cycles)
read_latency[160-179]          =          236   # Read request latency (cycles)
read_latency[180-199]          =          182   # Read request latency (cycles)
read_latency[200-]             =         1969   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.68868e+07   # Read energy
act_energy                     =  1.26732e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.67384e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.62335e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.46401e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.52964e+09   # Active standby energy rank.1
average_read_latency           =      97.2192   # Average read request latency (cycles)
average_interarrival           =      602.737   # Average request interarrival latency (cycles)
total_energy                   =  1.10751e+10   # Total energy (pJ)
average_power                  =      1107.51   # Average power (mW)
average_bandwidth              =     0.141559   # Average bandwidth
