

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_176_2'
================================================================
* Date:           Sun Oct 12 09:48:03 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32780|    32780|  0.328 ms|  0.328 ms|  32780|  32780|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_176_2  |    32778|    32778|        12|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rms_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %rms"   --->   Operation 16 'read' 'rms_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc15.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_13 = load i16 %i" [activation_accelerator.cpp:177]   --->   Operation 19 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.10ns)   --->   "%icmp_ln176 = icmp_eq  i16 %i_13, i16 32768" [activation_accelerator.cpp:176]   --->   Operation 21 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%add_ln176 = add i16 %i_13, i16 1" [activation_accelerator.cpp:176]   --->   Operation 23 'add' 'add_ln176' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %for.inc15.i.split, void %if.end69.loopexit.exitStub" [activation_accelerator.cpp:176]   --->   Operation 24 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_13, i32 2, i32 14" [activation_accelerator.cpp:177]   --->   Operation 25 'partselect' 'lshr_ln' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i13 %lshr_ln" [activation_accelerator.cpp:177]   --->   Operation 26 'zext' 'zext_ln177' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln177" [activation_accelerator.cpp:177]   --->   Operation 27 'getelementptr' 'x_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln177" [activation_accelerator.cpp:177]   --->   Operation 28 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln177" [activation_accelerator.cpp:177]   --->   Operation 29 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln177" [activation_accelerator.cpp:177]   --->   Operation 30 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i16 %i_13" [activation_accelerator.cpp:177]   --->   Operation 31 'trunc' 'trunc_ln177' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:177]   --->   Operation 32 'load' 'x_load' <Predicate = (!icmp_ln176)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:177]   --->   Operation 33 'load' 'x_2_load' <Predicate = (!icmp_ln176)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:177]   --->   Operation 34 'load' 'x_4_load' <Predicate = (!icmp_ln176)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:177]   --->   Operation 35 'load' 'x_6_load' <Predicate = (!icmp_ln176)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln177" [activation_accelerator.cpp:179]   --->   Operation 36 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln177" [activation_accelerator.cpp:179]   --->   Operation 37 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln177" [activation_accelerator.cpp:179]   --->   Operation 38 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln177" [activation_accelerator.cpp:179]   --->   Operation 39 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.44ns)   --->   "%switch_ln179 = switch i2 %trunc_ln177, void %arrayidx141.i.case.3, i2 0, void %arrayidx141.i.case.0, i2 1, void %arrayidx141.i.case.1, i2 2, void %arrayidx141.i.case.2" [activation_accelerator.cpp:179]   --->   Operation 40 'switch' 'switch_ln179' <Predicate = (!icmp_ln176)> <Delay = 0.44>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln176 = store i16 %add_ln176, i16 %i" [activation_accelerator.cpp:176]   --->   Operation 41 'store' 'store_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln176 = br void %for.inc15.i" [activation_accelerator.cpp:176]   --->   Operation 42 'br' 'br_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:177]   --->   Operation 43 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:177]   --->   Operation 44 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:177]   --->   Operation 45 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:177]   --->   Operation 46 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 47 [1/1] (0.52ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln177" [activation_accelerator.cpp:177]   --->   Operation 47 'mux' 'tmp_4' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 48 [9/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 48 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 49 [8/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 49 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 50 [7/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 50 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 51 [6/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 51 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 52 [5/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 52 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 53 [4/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 53 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 54 [3/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 54 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 55 [2/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 55 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln176 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [activation_accelerator.cpp:176]   --->   Operation 56 'specloopname' 'specloopname_ln176' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 57 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln179 = bitcast i32 %y" [activation_accelerator.cpp:179]   --->   Operation 58 'bitcast' 'bitcast_ln179' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln179, i32 16, i32 31" [activation_accelerator.cpp:179]   --->   Operation 59 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln179 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38" [activation_accelerator.cpp:179]   --->   Operation 60 'store' 'store_ln179' <Predicate = (trunc_ln177 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln179 = br void %arrayidx141.i.exit" [activation_accelerator.cpp:179]   --->   Operation 61 'br' 'br_ln179' <Predicate = (trunc_ln177 == 2)> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln179 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37" [activation_accelerator.cpp:179]   --->   Operation 62 'store' 'store_ln179' <Predicate = (trunc_ln177 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln179 = br void %arrayidx141.i.exit" [activation_accelerator.cpp:179]   --->   Operation 63 'br' 'br_ln179' <Predicate = (trunc_ln177 == 1)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln179 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36" [activation_accelerator.cpp:179]   --->   Operation 64 'store' 'store_ln179' <Predicate = (trunc_ln177 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln179 = br void %arrayidx141.i.exit" [activation_accelerator.cpp:179]   --->   Operation 65 'br' 'br_ln179' <Predicate = (trunc_ln177 == 0)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln179 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39" [activation_accelerator.cpp:179]   --->   Operation 66 'store' 'store_ln179' <Predicate = (trunc_ln177 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln179 = br void %arrayidx141.i.exit" [activation_accelerator.cpp:179]   --->   Operation 67 'br' 'br_ln179' <Predicate = (trunc_ln177 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [10]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:177) on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln176', activation_accelerator.cpp:176) [19]  (0.853 ns)
	'store' operation ('store_ln176', activation_accelerator.cpp:176) of variable 'add_ln176', activation_accelerator.cpp:176 on local variable 'i' [56]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 1.76ns
The critical path consists of the following:
	'load' operation ('x_load', activation_accelerator.cpp:177) on array 'x' [30]  (1.24 ns)
	'mux' operation ('tmp_4', activation_accelerator.cpp:177) [34]  (0.525 ns)

 <State 3>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:177) [35]  (7.06 ns)

 <State 4>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:177) [35]  (7.06 ns)

 <State 5>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:177) [35]  (7.06 ns)

 <State 6>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:177) [35]  (7.06 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:177) [35]  (7.06 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:177) [35]  (7.06 ns)

 <State 9>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:177) [35]  (7.06 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:177) [35]  (7.06 ns)

 <State 11>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:177) [35]  (7.06 ns)

 <State 12>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln179', activation_accelerator.cpp:179) of variable 'trunc_ln', activation_accelerator.cpp:179 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i' [53]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
