#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Sep 22 18:49:06 2024
# Process ID: 42848
# Current directory: E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/top.vds
# Journal file: E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xcku040-ffva1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 518.930 ; gain = 107.457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/top_1.v:23]
INFO: [Synth 8-638] synthesizing module 'adc_board' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/adc_board.v:23]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [E:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [E:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'IDDR' [E:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (2#1) [E:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-638] synthesizing module 'lut_config' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/lut_config.v:22]
INFO: [Synth 8-256] done synthesizing module 'lut_config' (3#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/lut_config.v:22]
INFO: [Synth 8-638] synthesizing module 'spi_config' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/spi_config.v:1]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_SPI_CHECK bound to: 1 - type: integer 
	Parameter S_WR_SPI bound to: 2 - type: integer 
	Parameter S_WR_SPI_DONE bound to: 3 - type: integer 
	Parameter S_WR_TEST bound to: 4 - type: integer 
	Parameter S_RD_TEST bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adc_spi' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/adc_spi.v:1]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CE_HIGH bound to: 1 - type: integer 
	Parameter S_READ bound to: 2 - type: integer 
	Parameter S_READ_ADDR0 bound to: 3 - type: integer 
	Parameter S_READ_ADDR1 bound to: 4 - type: integer 
	Parameter S_READ_DATA bound to: 5 - type: integer 
	Parameter S_WRITE bound to: 6 - type: integer 
	Parameter S_WRITE_ADDR0 bound to: 7 - type: integer 
	Parameter S_WRITE_ADDR1 bound to: 8 - type: integer 
	Parameter S_WRITE_DATA bound to: 9 - type: integer 
	Parameter S_CE_LOW bound to: 10 - type: integer 
	Parameter S_ACK bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spi_master' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/spi_master.v:1]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter DCLK_EDGE bound to: 1 - type: integer 
	Parameter DCLK_IDLE bound to: 2 - type: integer 
	Parameter ACK bound to: 3 - type: integer 
	Parameter LAST_HALF_CYCLE bound to: 4 - type: integer 
	Parameter ACK_WAIT bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (4#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/spi_master.v:1]
INFO: [Synth 8-256] done synthesizing module 'adc_spi' (5#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/adc_spi.v:1]
WARNING: [Synth 8-689] width (14) of port connection 'write_addr' does not match port width (13) of module 'adc_spi' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/spi_config.v:120]
WARNING: [Synth 8-5788] Register spi_write_req_reg in module spi_config is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/spi_config.v:58]
WARNING: [Synth 8-5788] Register spi_read_req_reg in module spi_config is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/spi_config.v:70]
INFO: [Synth 8-256] done synthesizing module 'spi_config' (6#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/spi_config.v:1]
INFO: [Synth 8-256] done synthesizing module 'adc_board' (7#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/adc_board.v:23]
INFO: [Synth 8-638] synthesizing module 'data_processing' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:23]
	Parameter IDLE34 bound to: 0 - type: integer 
	Parameter START34 bound to: 1 - type: integer 
	Parameter SEND34_header bound to: 2 - type: integer 
	Parameter SEND34_channel bound to: 3 - type: integer 
	Parameter SEND34_data bound to: 4 - type: integer 
	Parameter END34 bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_sample_inv' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/data_sample_inv.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter COUNTER1 bound to: 1 - type: integer 
	Parameter ACTIVE bound to: 2 - type: integer 
	Parameter COUNTER2 bound to: 3 - type: integer 
	Parameter END bound to: 5 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/data_sample_inv.v:183]
INFO: [Synth 8-638] synthesizing module 'ila_0' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (8#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'probe3' does not match port width (4) of module 'ila_0' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/data_sample_inv.v:188]
WARNING: [Synth 8-689] width (12) of port connection 'probe4' does not match port width (5) of module 'ila_0' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/data_sample_inv.v:189]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uut_0'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/data_sample_inv.v:183]
INFO: [Synth 8-256] done synthesizing module 'data_sample_inv' (9#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/data_sample_inv.v:23]
INFO: [Synth 8-638] synthesizing module 'data_package' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:24]
	Parameter IDLE23 bound to: 0 - type: integer 
	Parameter START23 bound to: 1 - type: integer 
	Parameter SEND23 bound to: 2 - type: integer 
	Parameter END23 bound to: 3 - type: integer 
WARNING: [Synth 8-324] index 64 out of range [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:134]
INFO: [Synth 8-638] synthesizing module 'fifo2' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/fifo2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo2' (10#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/fifo2_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:218]
INFO: [Synth 8-638] synthesizing module 'fifo3' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/fifo3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo3' (11#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/fifo3_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:371]
INFO: [Synth 8-638] synthesizing module 'ila_2' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/ila_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_2' (12#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uut_3'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:371]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_fifo2'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:176]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_fifo3'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:357]
INFO: [Synth 8-256] done synthesizing module 'data_package' (13#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:701]
INFO: [Synth 8-638] synthesizing module 'fifo_ttt' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/fifo_ttt_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_ttt' (14#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/fifo_ttt_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fifo4' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/fifo4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo4' (15#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/fifo4_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fifo5' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/fifo5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo5' (16#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/fifo5_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fifo_tcp' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/fifo_tcp_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tcp' (17#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/fifo_tcp_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_tcp_inst' of module 'fifo_tcp' requires 12 connections, but only 9 given [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:1266]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:1385]
INFO: [Synth 8-638] synthesizing module 'ila_1' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/ila_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_1' (18#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uut_1'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:1385]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_tcp_inst'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:1266]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_total_data_eth2'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:1250]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_total_data_eth'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:1235]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_total_data_sd'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:1221]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tt'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:1207]
WARNING: [Synth 8-6014] Unused sequential element cur_trigger_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:339]
WARNING: [Synth 8-6014] Unused sequential element cur_trig2_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:366]
INFO: [Synth 8-256] done synthesizing module 'data_processing' (19#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'data_tcp' does not match port width (4) of module 'data_processing' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/top_1.v:256]
INFO: [Synth 8-638] synthesizing module 'sd_card_test' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:29]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_START bound to: 1 - type: integer 
	Parameter S_WRITE bound to: 2 - type: integer 
	Parameter S_END bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sd_card_top' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card/sd_card_top.v:29]
	Parameter SPI_LOW_SPEED_DIV bound to: 248 - type: integer 
	Parameter SPI_HIGH_SPEED_DIV bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sd_card_sec_read_write' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card/sd_card_sec_read_write.v:29]
	Parameter SPI_LOW_SPEED_DIV bound to: 248 - type: integer 
	Parameter SPI_HIGH_SPEED_DIV bound to: 0 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CMD0 bound to: 1 - type: integer 
	Parameter S_CMD8 bound to: 2 - type: integer 
	Parameter S_CMD55 bound to: 3 - type: integer 
	Parameter S_CMD41 bound to: 4 - type: integer 
	Parameter S_CMD17 bound to: 5 - type: integer 
	Parameter S_READ bound to: 6 - type: integer 
	Parameter S_CMD24 bound to: 7 - type: integer 
	Parameter S_WRITE bound to: 8 - type: integer 
	Parameter S_ERR bound to: 14 - type: integer 
	Parameter S_WRITE_END bound to: 15 - type: integer 
	Parameter S_READ_END bound to: 16 - type: integer 
	Parameter S_WAIT_READ_WRITE bound to: 17 - type: integer 
	Parameter S_CMD16 bound to: 18 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card/sd_card_sec_read_write.v:283]
INFO: [Synth 8-638] synthesizing module 'ila_4' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/ila_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_4' (20#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/ila_4_stub.v:6]
WARNING: [Synth 8-689] width (5) of port connection 'probe1' does not match port width (4) of module 'ila_4' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card/sd_card_sec_read_write.v:286]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sd'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card/sd_card_sec_read_write.v:283]
INFO: [Synth 8-256] done synthesizing module 'sd_card_sec_read_write' (21#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card/sd_card_sec_read_write.v:29]
INFO: [Synth 8-638] synthesizing module 'sd_card_cmd' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card/sd_card_cmd.v:32]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WAIT bound to: 1 - type: integer 
	Parameter S_INIT bound to: 2 - type: integer 
	Parameter S_CMD_PRE bound to: 3 - type: integer 
	Parameter S_CMD bound to: 4 - type: integer 
	Parameter S_CMD_DATA bound to: 5 - type: integer 
	Parameter S_READ_WAIT bound to: 6 - type: integer 
	Parameter S_READ bound to: 7 - type: integer 
	Parameter S_READ_ACK bound to: 8 - type: integer 
	Parameter S_WRITE_TOKEN bound to: 9 - type: integer 
	Parameter S_WRITE_DATA_0 bound to: 10 - type: integer 
	Parameter S_WRITE_DATA_1 bound to: 11 - type: integer 
	Parameter S_WRITE_CRC bound to: 12 - type: integer 
	Parameter S_WRITE_SUC bound to: 13 - type: integer 
	Parameter S_WRITE_BUSY bound to: 14 - type: integer 
	Parameter S_WRITE_ACK bound to: 15 - type: integer 
	Parameter S_ERR bound to: 16 - type: integer 
	Parameter S_END bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sd_card_cmd' (22#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card/sd_card_cmd.v:32]
INFO: [Synth 8-256] done synthesizing module 'sd_card_top' (23#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card/sd_card_top.v:29]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:216]
INFO: [Synth 8-638] synthesizing module 'ila_3' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/ila_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_3' (24#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/ila_3_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sd_card_top_m0'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_m0'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:216]
WARNING: [Synth 8-6014] Unused sequential element cur_req_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:173]
WARNING: [Synth 8-3848] Net sd_sec_read_addr in module/entity sd_card_test does not have driver. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:54]
INFO: [Synth 8-256] done synthesizing module 'sd_card_test' (25#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:29]
INFO: [Synth 8-638] synthesizing module 'ethernet' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/ethernet.v:23]
INFO: [Synth 8-638] synthesizing module 'ethernet_test' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/ethernet_test.v:22]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/ethernet_test.v:50]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/ethernet_test.v:51]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/ethernet_test.v:68]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/ethernet_test.v:69]
INFO: [Synth 8-638] synthesizing module 'gmii_arbi' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/gmii_arbi.v:5]
INFO: [Synth 8-638] synthesizing module 'gmii_tx_buffer' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/gmii_tx_buffer.v:26]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHECK_FIFO bound to: 4'b0001 
	Parameter LEN_LATCH bound to: 4'b0010 
	Parameter SEND_WAIT bound to: 4'b0011 
	Parameter SEND bound to: 4'b0100 
	Parameter SEND_WAIT_1 bound to: 4'b0101 
	Parameter SEND_END bound to: 4'b0110 
INFO: [Synth 8-638] synthesizing module 'eth_data_fifo' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/eth_data_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'eth_data_fifo' (26#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/eth_data_fifo_stub.v:6]
WARNING: [Synth 8-350] instance 'tx_fifo' of module 'eth_data_fifo' requires 11 connections, but only 9 given [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/gmii_tx_buffer.v:293]
INFO: [Synth 8-638] synthesizing module 'len_fifo' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/len_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'len_fifo' (27#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/len_fifo_stub.v:6]
WARNING: [Synth 8-350] instance 'tx_len_fifo' of module 'len_fifo' requires 11 connections, but only 9 given [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/gmii_tx_buffer.v:306]
INFO: [Synth 8-256] done synthesizing module 'gmii_tx_buffer' (28#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/gmii_tx_buffer.v:26]
INFO: [Synth 8-638] synthesizing module 'gmii_rx_buffer' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/gmii_rx_buffer.v:5]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHECK_FIFO bound to: 4'b0001 
	Parameter LEN_LATCH bound to: 4'b0010 
	Parameter REC_WAIT bound to: 4'b0011 
	Parameter READ_FIFO bound to: 4'b0100 
	Parameter REC_END bound to: 4'b0101 
WARNING: [Synth 8-350] instance 'rx_fifo' of module 'eth_data_fifo' requires 11 connections, but only 9 given [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/gmii_rx_buffer.v:280]
WARNING: [Synth 8-350] instance 'rx_len_fifo' of module 'len_fifo' requires 11 connections, but only 9 given [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/gmii_rx_buffer.v:293]
WARNING: [Synth 8-6014] Unused sequential element gmii_rx_dv_d2_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/gmii_rx_buffer.v:110]
INFO: [Synth 8-256] done synthesizing module 'gmii_rx_buffer' (29#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/gmii_rx_buffer.v:5]
INFO: [Synth 8-256] done synthesizing module 'gmii_arbi' (30#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/gmii_arbi.v:5]
INFO: [Synth 8-638] synthesizing module 'smi_config' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:2]
	Parameter REF_CLK bound to: 50 - type: integer 
	Parameter MDC_CLK bound to: 500 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter R_GEN_REQ bound to: 4'b0001 
	Parameter R_REG bound to: 4'b0010 
	Parameter R_CHECK bound to: 4'b0011 
	Parameter ETH_UNLINK bound to: 4'b0100 
	Parameter ETH_1000M bound to: 4'b0101 
	Parameter ETH_100M bound to: 4'b0110 
	Parameter ETH_10M bound to: 4'b0111 
	Parameter R_WAIT bound to: 4'b1000 
	Parameter R_GEN_REQ1 bound to: 4'b1001 
	Parameter R_REG1 bound to: 4'b1010 
	Parameter R_CHECK1 bound to: 4'b1011 
INFO: [Synth 8-638] synthesizing module 'smi_read_write' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_read_write.v:2]
	Parameter REF_CLK bound to: 50 - type: integer 
	Parameter MDC_CLK bound to: 500 - type: integer 
	Parameter ST bound to: 2'b01 
	Parameter W_OP bound to: 2'b01 
	Parameter R_OP bound to: 2'b10 
	Parameter W_TA bound to: 2'b10 
	Parameter IDLE bound to: 3'b000 
	Parameter W_MDIO bound to: 3'b001 
	Parameter R_MDIO bound to: 3'b010 
	Parameter R_TA bound to: 3'b011 
	Parameter R_DATA bound to: 3'b100 
	Parameter W_END bound to: 3'b101 
	Parameter R_END bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'smi_read_write' (31#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_read_write.v:2]
WARNING: [Synth 8-6014] Unused sequential element read_data_buf_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:218]
WARNING: [Synth 8-3848] Net write_req in module/entity smi_config does not have driver. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:21]
WARNING: [Synth 8-3848] Net write_data in module/entity smi_config does not have driver. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:22]
INFO: [Synth 8-256] done synthesizing module 'smi_config' (32#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:2]
WARNING: [Synth 8-350] instance 'smi_config_inst' of module 'smi_config' requires 7 connections, but only 6 given [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/ethernet_test.v:99]
INFO: [Synth 8-638] synthesizing module 'util_gmii_to_rgmii' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/util_gmii_to_rgmii.v:2]
INFO: [Synth 8-638] synthesizing module 'ODDRE1' [E:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30699]
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRVAL bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ODDRE1' (33#1) [E:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30699]
INFO: [Synth 8-638] synthesizing module 'IDDRE1' [E:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21434]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'IDDRE1' (34#1) [E:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21434]
WARNING: [Synth 8-6014] Unused sequential element speed_selection_d0_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/util_gmii_to_rgmii.v:74]
WARNING: [Synth 8-6014] Unused sequential element speed_selection_d1_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/util_gmii_to_rgmii.v:75]
WARNING: [Synth 8-6014] Unused sequential element gmii_tx_er_r_d1_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/util_gmii_to_rgmii.v:115]
INFO: [Synth 8-256] done synthesizing module 'util_gmii_to_rgmii' (35#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/util_gmii_to_rgmii.v:2]
WARNING: [Synth 8-350] instance 'util_gmii_to_rgmii_m0' of module 'util_gmii_to_rgmii' requires 19 connections, but only 18 given [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/ethernet_test.v:109]
INFO: [Synth 8-638] synthesizing module 'mac_test' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_test.v:4]
	Parameter UDP_WIDTH bound to: 32 - type: integer 
	Parameter UDP_DEPTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 9'b000000001 
	Parameter ARP_REQ bound to: 9'b000000010 
	Parameter ARP_SEND bound to: 9'b000000100 
	Parameter ARP_WAIT bound to: 9'b000001000 
	Parameter GEN_REQ bound to: 9'b000010000 
	Parameter WRITE_RAM bound to: 9'b000100000 
	Parameter SEND bound to: 9'b001000000 
	Parameter WAIT bound to: 9'b010000000 
	Parameter CHECK_ARP bound to: 9'b100000000 
	Parameter IDLE2 bound to: 0 - type: integer 
	Parameter COUNTER bound to: 1 - type: integer 
	Parameter END2 bound to: 2 - type: integer 
	Parameter TRANSITION bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mac_top' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_top.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_tx_top' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_tx_top.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_tx' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_tx.v:8]
	Parameter SEND_IDLE bound to: 6'b000001 
	Parameter SEND_START bound to: 6'b000010 
	Parameter SEND_PREAMBLE bound to: 6'b000100 
	Parameter SEND_DATA bound to: 6'b001000 
	Parameter SEND_CRC bound to: 6'b010000 
	Parameter SEND_END bound to: 6'b100000 
INFO: [Synth 8-256] done synthesizing module 'mac_tx' (36#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_tx.v:8]
INFO: [Synth 8-638] synthesizing module 'mac_tx_mode' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_tx_mode.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter ARP_WAIT bound to: 5'b00010 
	Parameter ARP bound to: 5'b00100 
	Parameter IP_WAIT bound to: 5'b01000 
	Parameter IP bound to: 5'b10000 
INFO: [Synth 8-256] done synthesizing module 'mac_tx_mode' (37#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_tx_mode.v:7]
INFO: [Synth 8-638] synthesizing module 'crc' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/crc.v:5]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'crc' (38#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/crc.v:5]
INFO: [Synth 8-638] synthesizing module 'arp_tx' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/arp_tx.v:7]
	Parameter mac_type bound to: 16'b0000100000000110 
	Parameter hardware_type bound to: 16'b0000000000000001 
	Parameter protocol_type bound to: 16'b0000100000000000 
	Parameter mac_length bound to: 8'b00000110 
	Parameter ip_length bound to: 8'b00000100 
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 8'b00000001 
	Parameter ARP_REQUEST_WAIT_0 bound to: 8'b00000010 
	Parameter ARP_REQUEST_WAIT_1 bound to: 8'b00000100 
	Parameter ARP_REQUEST bound to: 8'b00001000 
	Parameter ARP_REPLY_WAIT_0 bound to: 8'b00010000 
	Parameter ARP_REPLY_WAIT_1 bound to: 8'b00100000 
	Parameter ARP_REPLY bound to: 8'b01000000 
	Parameter ARP_END bound to: 8'b10000000 
INFO: [Synth 8-256] done synthesizing module 'arp_tx' (39#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/arp_tx.v:7]
INFO: [Synth 8-638] synthesizing module 'ip_tx' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/ip_tx.v:9]
	Parameter mac_type bound to: 16'b0000100000000000 
	Parameter ip_version bound to: 4'b0100 
	Parameter header_len bound to: 4'b0101 
	Parameter IDLE bound to: 8'b00000001 
	Parameter START bound to: 8'b00000010 
	Parameter WAIT_DATA_LENGTH bound to: 8'b00000100 
	Parameter GEN_CHECKSUM bound to: 8'b00001000 
	Parameter SEND_WAIT bound to: 8'b00010000 
	Parameter WAIT_MAC bound to: 8'b00100000 
	Parameter IP_SEND bound to: 8'b01000000 
	Parameter IP_END bound to: 8'b10000000 
WARNING: [Synth 8-151] case item 8'b10000000 is unreachable [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/ip_tx.v:126]
WARNING: [Synth 8-6014] Unused sequential element mac_send_end_d0_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/ip_tx.v:141]
WARNING: [Synth 8-3848] Net ip_tx_busy in module/entity ip_tx does not have driver. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/ip_tx.v:31]
INFO: [Synth 8-256] done synthesizing module 'ip_tx' (40#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/ip_tx.v:9]
WARNING: [Synth 8-350] instance 'ip0' of module 'ip_tx' requires 21 connections, but only 20 given [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_tx_top.v:179]
INFO: [Synth 8-638] synthesizing module 'ip_tx_mode' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/ip_tx_mode.v:7]
	Parameter ip_udp_type bound to: 8'b00010001 
	Parameter ip_icmp_type bound to: 8'b00000001 
	Parameter IDLE bound to: 5'b00001 
	Parameter UDP_WAIT bound to: 5'b00010 
	Parameter UDP bound to: 5'b00100 
	Parameter ICMP_WAIT bound to: 5'b01000 
	Parameter ICMP bound to: 5'b10000 
INFO: [Synth 8-256] done synthesizing module 'ip_tx_mode' (41#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/ip_tx_mode.v:7]
INFO: [Synth 8-638] synthesizing module 'udp_tx' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:7]
	Parameter IDLE bound to: 6'b000001 
	Parameter START bound to: 6'b000010 
	Parameter LEN_LATCH bound to: 6'b000100 
	Parameter SEND_WAIT bound to: 6'b001000 
	Parameter UDP_SEND bound to: 6'b010000 
	Parameter UDP_END bound to: 6'b100000 
	Parameter CK_IDLE bound to: 6'b000001 
	Parameter HEADER_CHECKSUM bound to: 6'b000010 
	Parameter GEN_CHECKSUM bound to: 6'b000100 
	Parameter GEN_ODD_CHECKSUM bound to: 6'b001000 
	Parameter GEN_CHECKSUM_END bound to: 6'b010000 
	Parameter CHECKSUM_WAIT bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:19]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:20]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:35]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:44]
INFO: [Synth 8-638] synthesizing module 'udp_tx_data_fifo' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'udp_tx_data_fifo' (42#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/udp_tx_data_fifo_stub.v:6]
WARNING: [Synth 8-350] instance 'tx_data_fifo' of module 'udp_tx_data_fifo' requires 12 connections, but only 10 given [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:229]
INFO: [Synth 8-638] synthesizing module 'udp_checksum_fifo' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/udp_checksum_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'udp_checksum_fifo' (43#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/udp_checksum_fifo_stub.v:6]
WARNING: [Synth 8-350] instance 'udp_tx_checksum' of module 'udp_checksum_fifo' requires 11 connections, but only 9 given [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:633]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:646]
INFO: [Synth 8-638] synthesizing module 'ila_6' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/ila_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_6' (44#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/ila_6_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ustm'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:646]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_data_fifo'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:229]
WARNING: [Synth 8-6014] Unused sequential element fifo_count_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:157]
WARNING: [Synth 8-6014] Unused sequential element ram_rdata_d1_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:264]
INFO: [Synth 8-256] done synthesizing module 'udp_tx' (45#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:7]
INFO: [Synth 8-256] done synthesizing module 'mac_tx_top' (46#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_tx_top.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_rx_top' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_rx_top.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_rx' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_PREAMBLE bound to: 8'b00000010 
	Parameter REC_MAC_HEAD bound to: 8'b00000100 
	Parameter REC_IDENTIFY bound to: 8'b00001000 
	Parameter REC_DATA bound to: 8'b00010000 
	Parameter REC_CRC bound to: 8'b00100000 
	Parameter REC_ERROR bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
WARNING: [Synth 8-6014] Unused sequential element rx_dv_d1_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element mac_crc_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_rx.v:229]
INFO: [Synth 8-256] done synthesizing module 'mac_rx' (47#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_rx.v:7]
INFO: [Synth 8-638] synthesizing module 'ip_rx' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/ip_rx.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter REC_HEADER0 bound to: 5'b00010 
	Parameter REC_HEADER1 bound to: 5'b00100 
	Parameter REC_DATA bound to: 5'b01000 
	Parameter REC_END bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element ip_rx_data_d1_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/ip_rx.v:168]
INFO: [Synth 8-256] done synthesizing module 'ip_rx' (48#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/ip_rx.v:7]
INFO: [Synth 8-638] synthesizing module 'udp_rx' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_HEAD bound to: 8'b00000010 
	Parameter REC_DATA bound to: 8'b00000100 
	Parameter REC_ODD_DATA bound to: 8'b00001000 
	Parameter VERIFY_CHECKSUM bound to: 8'b00010000 
	Parameter REC_ERROR bound to: 8'b00100000 
	Parameter REC_END_WAIT bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_rx.v:33]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_rx.v:34]
INFO: [Synth 8-638] synthesizing module 'udp_rx_ram_8_2048' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/udp_rx_ram_8_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'udp_rx_ram_8_2048' (49#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/udp_rx_ram_8_2048_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'udp_receive_ram'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_rx.v:189]
INFO: [Synth 8-256] done synthesizing module 'udp_rx' (50#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_rx.v:7]
INFO: [Synth 8-638] synthesizing module 'arp_rx' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/arp_rx.v:7]
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 4'b0001 
	Parameter ARP_REC_DATA bound to: 4'b0010 
	Parameter ARP_WAIT bound to: 4'b0100 
	Parameter ARP_END bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'arp_rx' (51#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/arp_rx.v:7]
WARNING: [Synth 8-350] instance 'arp0' of module 'arp_rx' requires 13 connections, but only 12 given [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_rx_top.v:161]
INFO: [Synth 8-256] done synthesizing module 'mac_rx_top' (52#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_rx_top.v:7]
INFO: [Synth 8-638] synthesizing module 'icmp_reply' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/icmp_reply.v:6]
	Parameter ECHO_REQUEST bound to: 8'b00001000 
	Parameter ECHO_REPLY bound to: 8'b00000000 
	Parameter IDLE bound to: 12'b000000000001 
	Parameter REC_DATA bound to: 12'b000000000010 
	Parameter REC_ODD_DATA bound to: 12'b000000000100 
	Parameter VERIFY_CHECKSUM bound to: 12'b000000001000 
	Parameter REC_ERROR bound to: 12'b000000010000 
	Parameter REC_END_WAIT bound to: 12'b000000100000 
	Parameter GEN_CHECKSUM bound to: 12'b000001000000 
	Parameter SEND_WAIT_0 bound to: 12'b000010000000 
	Parameter SEND_WAIT_1 bound to: 12'b000100000000 
	Parameter SEND bound to: 12'b001000000000 
	Parameter REC_END bound to: 12'b010000000000 
	Parameter SEND_END bound to: 12'b100000000000 
INFO: [Synth 8-638] synthesizing module 'icmp_rx_ram_8_256' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/icmp_rx_ram_8_256_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'icmp_rx_ram_8_256' (53#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/icmp_rx_ram_8_256_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (8) of module 'icmp_rx_ram_8_256' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/icmp_reply.v:331]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (8) of module 'icmp_rx_ram_8_256' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/icmp_reply.v:334]
WARNING: [Synth 8-350] instance 'icmp_receive_ram' of module 'icmp_rx_ram_8_256' requires 9 connections, but only 7 given [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/icmp_reply.v:327]
WARNING: [Synth 8-3848] Net icmp_tx_end in module/entity icmp_reply does not have driver. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/icmp_reply.v:21]
INFO: [Synth 8-256] done synthesizing module 'icmp_reply' (54#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/icmp_reply.v:6]
INFO: [Synth 8-638] synthesizing module 'arp_cache' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/arp_cache.v:1]
INFO: [Synth 8-256] done synthesizing module 'arp_cache' (55#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/arp_cache.v:1]
INFO: [Synth 8-256] done synthesizing module 'mac_top' (56#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_top.v:7]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_test.v:485]
INFO: [Synth 8-638] synthesizing module 'ila_5' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/ila_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_5' (57#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/ila_5_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'urtss'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_test.v:485]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mac_top0'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_test.v:241]
INFO: [Synth 8-256] done synthesizing module 'mac_test' (58#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_test.v:4]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'arbi_inst'. This will prevent further optimization [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/ethernet_test.v:77]
INFO: [Synth 8-256] done synthesizing module 'ethernet_test' (59#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/ethernet_test.v:22]
INFO: [Synth 8-256] done synthesizing module 'ethernet' (60#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/ethernet.v:23]
INFO: [Synth 8-638] synthesizing module 'sitcp_test' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/sitcp_test.v:23]
INFO: [Synth 8-638] synthesizing module 'WRAP_SiTCP_GMII_XCKU_32K' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/WRAP_SiTCP_GMII_XCKU_32K.V:28]
	Parameter TIM_PERIOD bound to: 8'b10000010 
INFO: [Synth 8-638] synthesizing module 'TIMER' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/TIMER.v:13]
	Parameter TIM_PERIOD bound to: 8'b10000000 
INFO: [Synth 8-256] done synthesizing module 'TIMER' (61#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/TIMER.v:13]
INFO: [Synth 8-638] synthesizing module 'SiTCP_XCKU_32K_BBT_V110' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/SiTCP_XCKU_32K_BBT_V110.V:28]
INFO: [Synth 8-256] done synthesizing module 'SiTCP_XCKU_32K_BBT_V110' (62#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/SiTCP_XCKU_32K_BBT_V110.V:28]
INFO: [Synth 8-256] done synthesizing module 'WRAP_SiTCP_GMII_XCKU_32K' (63#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/WRAP_SiTCP_GMII_XCKU_32K.V:28]
WARNING: [Synth 8-350] instance 'WRAP_SiTCP_GMII_XCKU_32K_inst' of module 'WRAP_SiTCP_GMII_XCKU_32K' requires 50 connections, but only 43 given [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/sitcp_test.v:70]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/gig_ethernet_pcs_pma_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0' (64#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/gig_ethernet_pcs_pma_0_stub.v:5]
WARNING: [Synth 8-350] instance 'gig_ethernet_pcs_pma_0_inst' of module 'gig_ethernet_pcs_pma_0' requires 27 connections, but only 19 given [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/sitcp_test.v:137]
WARNING: [Synth 8-3848] Net TX_DISABLE in module/entity sitcp_test does not have driver. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/sitcp_test.v:33]
INFO: [Synth 8-256] done synthesizing module 'sitcp_test' (65#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/sitcp_test.v:23]
WARNING: [Synth 8-350] instance 'sitcp_test_inst' of module 'sitcp_test' requires 17 connections, but only 16 given [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/top_1.v:326]
INFO: [Synth 8-638] synthesizing module 'sys_clk_mmcm' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/sys_clk_mmcm_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'sys_clk_mmcm' (66#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/realtime/sys_clk_mmcm_stub.v:5]
WARNING: [Synth 8-3848] Net SFP1_TX_DIS in module/entity top does not have driver. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/top_1.v:106]
WARNING: [Synth 8-3848] Net SFP1_LOSS in module/entity top does not have driver. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/top_1.v:107]
INFO: [Synth 8-256] done synthesizing module 'top' (67#1) [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/top_1.v:23]
WARNING: [Synth 8-3917] design top has port fan_pwm driven by constant 1
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TX_DISABLE
WARNING: [Synth 8-3331] design sitcp_test has unconnected port CLK_125M
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TCP_RX_WC[15]
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TCP_RX_WC[14]
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TCP_RX_WC[13]
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TCP_RX_WC[12]
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TCP_RX_WC[11]
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TCP_RX_WC[10]
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TCP_RX_WC[9]
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TCP_RX_WC[8]
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TCP_RX_WC[7]
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TCP_RX_WC[6]
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TCP_RX_WC[5]
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TCP_RX_WC[4]
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TCP_RX_WC[3]
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TCP_RX_WC[2]
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TCP_RX_WC[1]
WARNING: [Synth 8-3331] design sitcp_test has unconnected port TCP_RX_WC[0]
WARNING: [Synth 8-3331] design icmp_reply has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design ip_tx has unconnected port ip_tx_busy
WARNING: [Synth 8-3331] design ip_tx has unconnected port mac_send_end
WARNING: [Synth 8-3331] design mac_tx_top has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[31]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[30]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[29]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[28]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[27]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[26]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[25]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[24]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[23]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[22]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[21]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[20]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[19]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[18]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[17]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[16]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[15]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[14]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[13]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[12]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[11]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[10]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[9]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[8]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[7]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[6]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[5]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[4]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[3]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[2]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[1]
WARNING: [Synth 8-3331] design mac_test has unconnected port pack_total_len[0]
WARNING: [Synth 8-3331] design util_gmii_to_rgmii has unconnected port speed_selection[1]
WARNING: [Synth 8-3331] design util_gmii_to_rgmii has unconnected port speed_selection[0]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[7]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[6]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[5]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[4]
WARNING: [Synth 8-3331] design ethernet_test has unconnected port sys_clk2
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[15]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[14]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[13]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[12]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[11]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[10]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[9]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[8]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[7]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[6]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[5]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[4]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[3]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[2]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[1]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[0]
WARNING: [Synth 8-3331] design spi_config has unconnected port lut_reg_addr[15]
WARNING: [Synth 8-3331] design spi_config has unconnected port lut_reg_addr[14]
WARNING: [Synth 8-3331] design spi_config has unconnected port lut_reg_addr[13]
WARNING: [Synth 8-3331] design adc_board has unconnected port rst_n
WARNING: [Synth 8-3331] design adc_board has unconnected port clk_125m
WARNING: [Synth 8-3331] design top has unconnected port SFP1_TX_DIS
WARNING: [Synth 8-3331] design top has unconnected port SFP1_LOSS
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 611.789 ; gain = 200.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[31] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[30] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[29] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[28] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[27] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[26] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[25] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[24] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[23] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[22] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[21] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[20] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[19] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[18] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[17] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[16] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[15] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[14] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[13] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[12] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[11] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[10] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[9] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[8] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[7] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[6] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[5] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[4] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[3] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[2] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[1] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[0] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_req to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[15] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[14] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[13] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[12] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[11] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[10] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[9] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[8] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[7] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[6] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[5] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[4] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[3] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[2] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[1] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[0] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin arp0:crc_error to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_rx_top.v:161]
WARNING: [Synth 8-3295] tying undriven pin WRAP_SiTCP_GMII_XCKU_32K_inst:EEPROM_DO to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/sitcp_test.v:70]
WARNING: [Synth 8-3295] tying undriven pin WRAP_SiTCP_GMII_XCKU_32K_inst:RBCP_ACK to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/sitcp_test.v:70]
WARNING: [Synth 8-3295] tying undriven pin WRAP_SiTCP_GMII_XCKU_32K_inst:RBCP_RD[7] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/sitcp_test.v:70]
WARNING: [Synth 8-3295] tying undriven pin WRAP_SiTCP_GMII_XCKU_32K_inst:RBCP_RD[6] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/sitcp_test.v:70]
WARNING: [Synth 8-3295] tying undriven pin WRAP_SiTCP_GMII_XCKU_32K_inst:RBCP_RD[5] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/sitcp_test.v:70]
WARNING: [Synth 8-3295] tying undriven pin WRAP_SiTCP_GMII_XCKU_32K_inst:RBCP_RD[4] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/sitcp_test.v:70]
WARNING: [Synth 8-3295] tying undriven pin WRAP_SiTCP_GMII_XCKU_32K_inst:RBCP_RD[3] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/sitcp_test.v:70]
WARNING: [Synth 8-3295] tying undriven pin WRAP_SiTCP_GMII_XCKU_32K_inst:RBCP_RD[2] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/sitcp_test.v:70]
WARNING: [Synth 8-3295] tying undriven pin WRAP_SiTCP_GMII_XCKU_32K_inst:RBCP_RD[1] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/sitcp_test.v:70]
WARNING: [Synth 8-3295] tying undriven pin WRAP_SiTCP_GMII_XCKU_32K_inst:RBCP_RD[0] to constant 0 [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/new/sitcp_test.v:70]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 611.789 ; gain = 200.316
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp21/eth_data_fifo_in_context.xdc] for cell 'ethernet2/eth2/arbi_inst/tx_buffer_inst/tx_fifo'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp21/eth_data_fifo_in_context.xdc] for cell 'ethernet2/eth2/arbi_inst/tx_buffer_inst/tx_fifo'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp21/eth_data_fifo_in_context.xdc] for cell 'ethernet2/eth2/arbi_inst/rx_buffer_inst/rx_fifo'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp21/eth_data_fifo_in_context.xdc] for cell 'ethernet2/eth2/arbi_inst/rx_buffer_inst/rx_fifo'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp21/eth_data_fifo_in_context.xdc] for cell 'ethernet2_2/eth2/arbi_inst/tx_buffer_inst/tx_fifo'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp21/eth_data_fifo_in_context.xdc] for cell 'ethernet2_2/eth2/arbi_inst/tx_buffer_inst/tx_fifo'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp21/eth_data_fifo_in_context.xdc] for cell 'ethernet2_2/eth2/arbi_inst/rx_buffer_inst/rx_fifo'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp21/eth_data_fifo_in_context.xdc] for cell 'ethernet2_2/eth2/arbi_inst/rx_buffer_inst/rx_fifo'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp22/ila_4_in_context.xdc] for cell 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp22/ila_4_in_context.xdc] for cell 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp23/ila_2_in_context.xdc] for cell 'data/adc_A_data_package/uut_3'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp23/ila_2_in_context.xdc] for cell 'data/adc_A_data_package/uut_3'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp23/ila_2_in_context.xdc] for cell 'data/adc_B_data_package/uut_3'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp23/ila_2_in_context.xdc] for cell 'data/adc_B_data_package/uut_3'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp23/ila_2_in_context.xdc] for cell 'data/adc_C_data_package/uut_3'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp23/ila_2_in_context.xdc] for cell 'data/adc_C_data_package/uut_3'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp23/ila_2_in_context.xdc] for cell 'data/adc_D_data_package/uut_3'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp23/ila_2_in_context.xdc] for cell 'data/adc_D_data_package/uut_3'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp23/ila_2_in_context.xdc] for cell 'data/adc_E_data_package/uut_3'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp23/ila_2_in_context.xdc] for cell 'data/adc_E_data_package/uut_3'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp23/ila_2_in_context.xdc] for cell 'data/adc_F_data_package/uut_3'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp23/ila_2_in_context.xdc] for cell 'data/adc_F_data_package/uut_3'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp23/ila_2_in_context.xdc] for cell 'data/adc_G_data_package/uut_3'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp23/ila_2_in_context.xdc] for cell 'data/adc_G_data_package/uut_3'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp23/ila_2_in_context.xdc] for cell 'data/adc_H_data_package/uut_3'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp23/ila_2_in_context.xdc] for cell 'data/adc_H_data_package/uut_3'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp24/len_fifo_in_context.xdc] for cell 'ethernet2/eth2/arbi_inst/tx_buffer_inst/tx_len_fifo'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp24/len_fifo_in_context.xdc] for cell 'ethernet2/eth2/arbi_inst/tx_buffer_inst/tx_len_fifo'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp24/len_fifo_in_context.xdc] for cell 'ethernet2/eth2/arbi_inst/rx_buffer_inst/rx_len_fifo'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp24/len_fifo_in_context.xdc] for cell 'ethernet2/eth2/arbi_inst/rx_buffer_inst/rx_len_fifo'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp24/len_fifo_in_context.xdc] for cell 'ethernet2_2/eth2/arbi_inst/tx_buffer_inst/tx_len_fifo'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp24/len_fifo_in_context.xdc] for cell 'ethernet2_2/eth2/arbi_inst/tx_buffer_inst/tx_len_fifo'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp24/len_fifo_in_context.xdc] for cell 'ethernet2_2/eth2/arbi_inst/rx_buffer_inst/rx_len_fifo'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp24/len_fifo_in_context.xdc] for cell 'ethernet2_2/eth2/arbi_inst/rx_buffer_inst/rx_len_fifo'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp25/ila_3_in_context.xdc] for cell 'wr_sd/ila_m0'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp25/ila_3_in_context.xdc] for cell 'wr_sd/ila_m0'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp26/icmp_rx_ram_8_256_in_context.xdc] for cell 'ethernet2/eth2/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp26/icmp_rx_ram_8_256_in_context.xdc] for cell 'ethernet2/eth2/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp26/icmp_rx_ram_8_256_in_context.xdc] for cell 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp26/icmp_rx_ram_8_256_in_context.xdc] for cell 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp27/fifo5_in_context.xdc] for cell 'data/adc_total_data_eth'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp27/fifo5_in_context.xdc] for cell 'data/adc_total_data_eth'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp27/fifo5_in_context.xdc] for cell 'data/adc_total_data_eth2'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp27/fifo5_in_context.xdc] for cell 'data/adc_total_data_eth2'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp28/ila_6_in_context.xdc] for cell 'ethernet2/eth2/mac_test0/mac_top0/mac_tx0/udp0/ustm'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp28/ila_6_in_context.xdc] for cell 'ethernet2/eth2/mac_test0/mac_top0/mac_tx0/udp0/ustm'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp28/ila_6_in_context.xdc] for cell 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/udp0/ustm'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp28/ila_6_in_context.xdc] for cell 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/udp0/ustm'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp29/udp_tx_data_fifo_in_context.xdc] for cell 'ethernet2/eth2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp29/udp_tx_data_fifo_in_context.xdc] for cell 'ethernet2/eth2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp29/udp_tx_data_fifo_in_context.xdc] for cell 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp29/udp_tx_data_fifo_in_context.xdc] for cell 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp30/udp_rx_ram_8_2048_in_context.xdc] for cell 'ethernet2/eth2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp30/udp_rx_ram_8_2048_in_context.xdc] for cell 'ethernet2/eth2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp30/udp_rx_ram_8_2048_in_context.xdc] for cell 'ethernet2_2/eth2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp30/udp_rx_ram_8_2048_in_context.xdc] for cell 'ethernet2_2/eth2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp31/sys_clk_mmcm_in_context.xdc] for cell 'clk_for_all'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp31/sys_clk_mmcm_in_context.xdc] for cell 'clk_for_all'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp32/udp_checksum_fifo_in_context.xdc] for cell 'ethernet2/eth2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp32/udp_checksum_fifo_in_context.xdc] for cell 'ethernet2/eth2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp32/udp_checksum_fifo_in_context.xdc] for cell 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp32/udp_checksum_fifo_in_context.xdc] for cell 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp33/ila_0_in_context.xdc] for cell 'data/adc_A_data_sample/uut_0'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp33/ila_0_in_context.xdc] for cell 'data/adc_A_data_sample/uut_0'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp33/ila_0_in_context.xdc] for cell 'data/adc_B_data_sample/uut_0'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp33/ila_0_in_context.xdc] for cell 'data/adc_B_data_sample/uut_0'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp33/ila_0_in_context.xdc] for cell 'data/adc_C_data_sample/uut_0'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp33/ila_0_in_context.xdc] for cell 'data/adc_C_data_sample/uut_0'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp33/ila_0_in_context.xdc] for cell 'data/adc_D_data_sample/uut_0'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp33/ila_0_in_context.xdc] for cell 'data/adc_D_data_sample/uut_0'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp33/ila_0_in_context.xdc] for cell 'data/adc_E_data_sample/uut_0'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp33/ila_0_in_context.xdc] for cell 'data/adc_E_data_sample/uut_0'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp33/ila_0_in_context.xdc] for cell 'data/adc_F_data_sample/uut_0'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp33/ila_0_in_context.xdc] for cell 'data/adc_F_data_sample/uut_0'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp33/ila_0_in_context.xdc] for cell 'data/adc_G_data_sample/uut_0'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp33/ila_0_in_context.xdc] for cell 'data/adc_G_data_sample/uut_0'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp33/ila_0_in_context.xdc] for cell 'data/adc_H_data_sample/uut_0'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp33/ila_0_in_context.xdc] for cell 'data/adc_H_data_sample/uut_0'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp34/ila_5_in_context.xdc] for cell 'ethernet2/eth2/mac_test0/urtss'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp34/ila_5_in_context.xdc] for cell 'ethernet2/eth2/mac_test0/urtss'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp34/ila_5_in_context.xdc] for cell 'ethernet2_2/eth2/mac_test0/urtss'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp34/ila_5_in_context.xdc] for cell 'ethernet2_2/eth2/mac_test0/urtss'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp35/fifo4_in_context.xdc] for cell 'data/adc_total_data_sd'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp35/fifo4_in_context.xdc] for cell 'data/adc_total_data_sd'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp36/fifo_ttt_in_context.xdc] for cell 'data/tt'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp36/fifo_ttt_in_context.xdc] for cell 'data/tt'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp37/fifo2_in_context.xdc] for cell 'data/adc_A_data_package/adc_fifo2'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp37/fifo2_in_context.xdc] for cell 'data/adc_A_data_package/adc_fifo2'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp37/fifo2_in_context.xdc] for cell 'data/adc_B_data_package/adc_fifo2'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp37/fifo2_in_context.xdc] for cell 'data/adc_B_data_package/adc_fifo2'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp37/fifo2_in_context.xdc] for cell 'data/adc_C_data_package/adc_fifo2'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp37/fifo2_in_context.xdc] for cell 'data/adc_C_data_package/adc_fifo2'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp37/fifo2_in_context.xdc] for cell 'data/adc_D_data_package/adc_fifo2'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp37/fifo2_in_context.xdc] for cell 'data/adc_D_data_package/adc_fifo2'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp37/fifo2_in_context.xdc] for cell 'data/adc_E_data_package/adc_fifo2'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp37/fifo2_in_context.xdc] for cell 'data/adc_E_data_package/adc_fifo2'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp37/fifo2_in_context.xdc] for cell 'data/adc_F_data_package/adc_fifo2'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp37/fifo2_in_context.xdc] for cell 'data/adc_F_data_package/adc_fifo2'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp37/fifo2_in_context.xdc] for cell 'data/adc_G_data_package/adc_fifo2'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp37/fifo2_in_context.xdc] for cell 'data/adc_G_data_package/adc_fifo2'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp37/fifo2_in_context.xdc] for cell 'data/adc_H_data_package/adc_fifo2'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp37/fifo2_in_context.xdc] for cell 'data/adc_H_data_package/adc_fifo2'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp38/fifo3_in_context.xdc] for cell 'data/adc_A_data_package/adc_fifo3'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp38/fifo3_in_context.xdc] for cell 'data/adc_A_data_package/adc_fifo3'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp38/fifo3_in_context.xdc] for cell 'data/adc_B_data_package/adc_fifo3'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp38/fifo3_in_context.xdc] for cell 'data/adc_B_data_package/adc_fifo3'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp38/fifo3_in_context.xdc] for cell 'data/adc_C_data_package/adc_fifo3'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp38/fifo3_in_context.xdc] for cell 'data/adc_C_data_package/adc_fifo3'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp38/fifo3_in_context.xdc] for cell 'data/adc_D_data_package/adc_fifo3'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp38/fifo3_in_context.xdc] for cell 'data/adc_D_data_package/adc_fifo3'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp38/fifo3_in_context.xdc] for cell 'data/adc_E_data_package/adc_fifo3'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp38/fifo3_in_context.xdc] for cell 'data/adc_E_data_package/adc_fifo3'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp38/fifo3_in_context.xdc] for cell 'data/adc_F_data_package/adc_fifo3'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp38/fifo3_in_context.xdc] for cell 'data/adc_F_data_package/adc_fifo3'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp38/fifo3_in_context.xdc] for cell 'data/adc_G_data_package/adc_fifo3'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp38/fifo3_in_context.xdc] for cell 'data/adc_G_data_package/adc_fifo3'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp38/fifo3_in_context.xdc] for cell 'data/adc_H_data_package/adc_fifo3'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp38/fifo3_in_context.xdc] for cell 'data/adc_H_data_package/adc_fifo3'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp39/ila_1_in_context.xdc] for cell 'data/uut_1'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp39/ila_1_in_context.xdc] for cell 'data/uut_1'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp40/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'sitcp_test_inst/gig_ethernet_pcs_pma_0_inst'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp40/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'sitcp_test_inst/gig_ethernet_pcs_pma_0_inst'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp41/fifo_tcp_in_context.xdc] for cell 'data/fifo_tcp_inst'
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp41/fifo_tcp_in_context.xdc] for cell 'data/fifo_tcp_inst'
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc]
WARNING: [Constraints 18-619] A clock with name 'adc1_clk_p' already exists, overwriting the previous clock with the same name. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:239]
WARNING: [Constraints 18-619] A clock with name 'adc2_clk_p' already exists, overwriting the previous clock with the same name. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:240]
WARNING: [Vivado 12-508] No pins matched 'data/adc_E_data_sample/uut_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:371]
WARNING: [Vivado 12-508] No pins matched 'data/adc_E_data_sample/uut_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:373]
WARNING: [Vivado 12-508] No pins matched 'data/adc_E_data_sample/uut_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:380]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:382]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:383]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:385]
WARNING: [Vivado 12-508] No pins matched 'data/adc_G_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:385]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:386]
WARNING: [Vivado 12-508] No pins matched 'data/adc_H_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:386]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:387]
WARNING: [Vivado 12-508] No pins matched 'data/adc_G_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:387]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:388]
WARNING: [Vivado 12-508] No pins matched 'data/adc_B_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:388]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:389]
WARNING: [Vivado 12-508] No pins matched 'data/adc_D_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:389]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:390]
WARNING: [Vivado 12-508] No pins matched 'data/adc_F_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:390]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:391]
WARNING: [Vivado 12-508] No pins matched 'data/adc_C_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:391]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:392]
WARNING: [Vivado 12-508] No pins matched 'data/adc_A_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:392]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:393]
WARNING: [Vivado 12-508] No pins matched 'data/adc_E_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:393]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:394]
WARNING: [Vivado 12-508] No pins matched 'data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:394]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:395]
WARNING: [Vivado 12-508] No pins matched 'data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:395]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:397]
WARNING: [Vivado 12-508] No pins matched 'data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:397]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:398]
WARNING: [Vivado 12-508] No pins matched 'data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:398]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:399]
WARNING: [Vivado 12-508] No pins matched 'data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:399]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:400]
WARNING: [Vivado 12-508] No pins matched 'data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:400]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:401]
WARNING: [Vivado 12-508] No pins matched 'data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:401]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:402]
WARNING: [Vivado 12-508] No pins matched 'data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:402]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:403]
WARNING: [Vivado 12-508] No pins matched 'data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:403]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:404]
WARNING: [Vivado 12-508] No pins matched 'data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:404]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:405]
WARNING: [Vivado 12-508] No pins matched 'data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:405]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:406]
WARNING: [Vivado 12-508] No pins matched 'data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:406]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:407]
WARNING: [Vivado 12-508] No pins matched 'data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:407]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:408]
WARNING: [Vivado 12-508] No pins matched 'data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:408]
WARNING: [Vivado 12-508] No pins matched 'data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:413]
WARNING: [Vivado 12-508] No pins matched 'data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:414]
WARNING: [Vivado 12-508] No pins matched 'data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:415]
WARNING: [Vivado 12-508] No pins matched 'data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:416]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:418]
WARNING: [Vivado 12-508] No pins matched 'data/adc_H_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][85]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:418]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:419]
WARNING: [Vivado 12-508] No pins matched 'data/adc_F_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][85]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:419]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:420]
WARNING: [Vivado 12-508] No pins matched 'data/adc_D_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][85]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:420]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:421]
WARNING: [Vivado 12-508] No pins matched 'data/adc_C_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][85]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:421]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:422]
WARNING: [Vivado 12-508] No pins matched 'data/adc_B_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][85]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:422]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:423]
WARNING: [Vivado 12-508] No pins matched 'data/adc_G_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][85]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:423]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:424]
WARNING: [Vivado 12-508] No pins matched 'data/adc_E_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][85]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:424]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:425]
WARNING: [Vivado 12-508] No pins matched 'data/adc_A_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][85]_srl8/D'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:425]
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */GMII/*}'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc:2]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */SiTCP_INT/SiTCP_RESET_OUT_reg_*/C}'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc:24]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */GMII/GMII_RXCNT/*/CLR}'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc:24]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */SiTCP_INT/SiTCP_RESET_OUT_reg_*/C}'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc:25]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */GMII/GMII_RXCNT/*/PRE}'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc:25]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */SiTCP_INT/SiTCP_RESET_OUT_reg_*/C}'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc:26]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */GMII/GMII_TXCNT/*/CLR}'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc:26]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */SiTCP_INT/SiTCP_RESET_OUT_reg_*/C}'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */GMII/GMII_TXCNT/*/PRE}'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */SiTCP_INT/SiTCP_RESET_OUT_reg_*/C}'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc:28]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */GMII/GMII_RXBUF/*/CLR}'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc:28]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */SiTCP_INT/SiTCP_RESET_OUT_reg_*/C}'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc:29]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */GMII/GMII_TXBUF/*/CLR}'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc:29]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */SiTCP_INT/SiTCP_RESET_OUT_reg_*/C}'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc:30]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */GMII/GMII_TXBUF/*/PRE}'. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc:30]
Finished Parsing XDC File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/EDF_SiTCP_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 122 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 52 instances
  IDDR => ISERDESE3 (inverted pins: CLK_B): 48 instances
  IDDRE1 => ISERDESE3 (inverted pins: CLK_B): 10 instances
  ODDRE1 => OSERDESE3: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1226.707 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_total_data_eth' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_total_data_eth2' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_total_data_sd' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/tt' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/uut_1' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_A_data_package/adc_fifo2' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_A_data_package/adc_fifo3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_A_data_package/uut_3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_A_data_sample/uut_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_B_data_package/adc_fifo2' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_B_data_package/adc_fifo3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_B_data_package/uut_3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_B_data_sample/uut_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_C_data_package/adc_fifo2' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_C_data_package/adc_fifo3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_C_data_package/uut_3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_C_data_sample/uut_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_D_data_package/adc_fifo2' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_D_data_package/adc_fifo3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_D_data_package/uut_3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_D_data_sample/uut_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_E_data_package/adc_fifo2' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_E_data_package/adc_fifo3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_E_data_package/uut_3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_E_data_sample/uut_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_F_data_package/adc_fifo2' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_F_data_package/adc_fifo3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_F_data_package/uut_3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_F_data_sample/uut_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_G_data_package/adc_fifo2' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_G_data_package/adc_fifo3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_G_data_package/uut_3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_G_data_sample/uut_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_H_data_package/adc_fifo2' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_H_data_package/adc_fifo3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_H_data_package/uut_3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_H_data_sample/uut_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'sitcp_test_inst/gig_ethernet_pcs_pma_0_inst' at clock pin 'independent_clock_bufg' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'wr_sd/ila_m0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:01:03 . Memory (MB): peak = 1226.707 ; gain = 815.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:01:03 . Memory (MB): peak = 1226.707 ; gain = 815.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp31/sys_clk_mmcm_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp31/sys_clk_mmcm_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp31/sys_clk_mmcm_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp31/sys_clk_mmcm_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for SFP_CLK0_N. (constraint file  E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp40/gig_ethernet_pcs_pma_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SFP_CLK0_N. (constraint file  E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp40/gig_ethernet_pcs_pma_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for SFP_CLK0_P. (constraint file  E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp40/gig_ethernet_pcs_pma_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SFP_CLK0_P. (constraint file  E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp40/gig_ethernet_pcs_pma_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for SFP1_RX_N. (constraint file  E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp40/gig_ethernet_pcs_pma_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SFP1_RX_N. (constraint file  E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp40/gig_ethernet_pcs_pma_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for SFP1_RX_P. (constraint file  E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp40/gig_ethernet_pcs_pma_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SFP1_RX_P. (constraint file  E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp40/gig_ethernet_pcs_pma_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for SFP1_TX_N. (constraint file  E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp40/gig_ethernet_pcs_pma_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SFP1_TX_N. (constraint file  E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp40/gig_ethernet_pcs_pma_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for SFP1_TX_P. (constraint file  E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp40/gig_ethernet_pcs_pma_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SFP1_TX_P. (constraint file  E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/.Xil/Vivado-42848-LAPTOP-ENQIT77Q/dcp40/gig_ethernet_pcs_pma_0_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for clk_for_all. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_A_data_package/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_A_data_package/adc_fifo3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_A_data_package/uut_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_A_data_sample/uut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_B_data_package/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_B_data_package/adc_fifo3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_B_data_package/uut_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_B_data_sample/uut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_C_data_package/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_C_data_package/adc_fifo3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_C_data_package/uut_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_C_data_sample/uut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_D_data_package/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_D_data_package/adc_fifo3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_D_data_package/uut_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_D_data_sample/uut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_E_data_package/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_E_data_package/adc_fifo3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_E_data_package/uut_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_E_data_sample/uut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_F_data_package/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_F_data_package/adc_fifo3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_F_data_package/uut_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_F_data_sample/uut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_G_data_package/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_G_data_package/adc_fifo3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_G_data_package/uut_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_G_data_sample/uut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_H_data_package/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_H_data_package/adc_fifo3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_H_data_package/uut_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_H_data_sample/uut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_total_data_eth. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_total_data_eth2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_total_data_sd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/fifo_tcp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/tt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/uut_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2/eth2/arbi_inst/rx_buffer_inst/rx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2/eth2/arbi_inst/rx_buffer_inst/rx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2/eth2/arbi_inst/tx_buffer_inst/tx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2/eth2/arbi_inst/tx_buffer_inst/tx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2/eth2/mac_test0/mac_top0/icmp0/icmp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2/eth2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2/eth2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2/eth2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2/eth2/mac_test0/mac_top0/mac_tx0/udp0/ustm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2/eth2/mac_test0/urtss. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2_2/eth2/arbi_inst/rx_buffer_inst/rx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2_2/eth2/arbi_inst/rx_buffer_inst/rx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2_2/eth2/arbi_inst/tx_buffer_inst/tx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2_2/eth2/arbi_inst/tx_buffer_inst/tx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2_2/eth2/mac_test0/mac_top0/icmp0/icmp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2_2/eth2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/udp0/ustm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet2_2/eth2/mac_test0/urtss. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sitcp_test_inst/gig_ethernet_pcs_pma_0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for wr_sd/ila_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:01:04 . Memory (MB): peak = 1226.707 ; gain = 815.234
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "lut_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clk_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/spi_master.v:94]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'adc_spi'
INFO: [Synth 8-5544] ROM "CS_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element delay_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/adc_spi.v:116]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_config'
INFO: [Synth 8-5544] ROM "spi_read_req" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "error" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo23_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo23_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo23_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo23_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo23_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo23_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo23_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo23_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fifo1_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:56]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:57]
WARNING: [Synth 8-6014] Unused sequential element cnt_full_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:169]
INFO: [Synth 8-5546] ROM "fifo1_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo1_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "next_state23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:56]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:57]
WARNING: [Synth 8-6014] Unused sequential element cnt_full_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:169]
INFO: [Synth 8-5544] ROM "next_state23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:56]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:57]
WARNING: [Synth 8-6014] Unused sequential element cnt_full_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:169]
INFO: [Synth 8-5544] ROM "next_state23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:56]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:57]
WARNING: [Synth 8-6014] Unused sequential element cnt_full_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:169]
INFO: [Synth 8-5544] ROM "next_state23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:56]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:57]
WARNING: [Synth 8-6014] Unused sequential element cnt_full_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:169]
INFO: [Synth 8-5544] ROM "next_state23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:56]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:57]
WARNING: [Synth 8-6014] Unused sequential element cnt_full_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:169]
INFO: [Synth 8-5544] ROM "next_state23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:56]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:57]
WARNING: [Synth 8-6014] Unused sequential element cnt_full_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:169]
INFO: [Synth 8-5544] ROM "next_state23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:56]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:57]
WARNING: [Synth 8-6014] Unused sequential element cnt_full_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:169]
INFO: [Synth 8-4471] merging register 'pre_trig2_reg' into 'pre_trigger_reg' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:365]
WARNING: [Synth 8-6014] Unused sequential element pre_trig2_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:365]
INFO: [Synth 8-5544] ROM "next_state34" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_ttt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc_B_rd_fifo3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sd_wr_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element time_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:68]
WARNING: [Synth 8-6014] Unused sequential element cnt_full_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:1144]
WARNING: [Synth 8-6014] Unused sequential element cnt_full2_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:1171]
WARNING: [Synth 8-6014] Unused sequential element cnt_full4_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:1197]
INFO: [Synth 8-5544] ROM "next_state34" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_ttt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc_B_rd_fifo3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sd_wr_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state34" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state34" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state34" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state34" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_fifo4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc_B_rd_fifo3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc_C_rd_fifo3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc_D_rd_fifo3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc_E_rd_fifo3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc_F_rd_fifo3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc_G_rd_fifo3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc_H_rd_fifo3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "cmd_req" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_card_cmd'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sd_sec_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_len" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tx_len_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/gmii_tx_buffer.v:155]
WARNING: [Synth 8-6014] Unused sequential element tx_data_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/gmii_tx_buffer.v:215]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gmii_rx_buffer__xdcDup__1'
INFO: [Synth 8-5544] ROM "rx_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rx_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/gmii_rx_buffer.v:133]
INFO: [Synth 8-5544] ROM "eth_1000m_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "eth_1000m_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element e_rst_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/gmii_arbi.v:141]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'smi_read_write'
INFO: [Synth 8-5544] ROM "mdio_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element write_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_read_write.v:186]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'smi_config'
INFO: [Synth 8-5544] ROM "reg_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element tm_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_config.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmii_txd_r_d1_reg' and it is trimmed from '8' to '4' bits. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/util_gmii_to_rgmii.v:113]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'send_state_reg' in module 'mac_tx'
INFO: [Synth 8-5544] ROM "send_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "send_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mac_tx_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_tx.v:215]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_tx_mode'
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_tx_mode.v:107]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_tx'
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/arp_tx.v:193]
WARNING: [Synth 8-6014] Unused sequential element arp_send_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/arp_tx.v:238]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip_tx'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element identify_code_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/ip_tx.v:213]
WARNING: [Synth 8-6014] Unused sequential element ip_send_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/ip_tx.v:234]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'ip_tx_mode'
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/ip_tx_mode.v:112]
INFO: [Synth 8-4471] merging register 'udp_tx_end_reg' into 'checksum_wr_reg' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:626]
WARNING: [Synth 8-6014] Unused sequential element udp_tx_end_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:626]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ck_state_reg' in module 'udp_tx__xdcDup__1'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rec_state_reg' in module 'mac_rx'
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mac_rx_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_rx.v:219]
WARNING: [Synth 8-6014] Unused sequential element preamble_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/mac_rx.v:318]
WARNING: [Synth 8-6014] Unused sequential element ip_rx_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/ip_rx.v:180]
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_rx__xdcDup__1'
WARNING: [Synth 8-6014] Unused sequential element udp_rx_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_rx.v:173]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_rx'
WARNING: [Synth 8-6014] Unused sequential element arp_rx_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/arp_rx.v:128]
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'icmp_reply__xdcDup__1'
WARNING: [Synth 8-6014] Unused sequential element icmp_rx_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/icmp_reply.v:265]
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "write_end" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rst_delay_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/ethernet.v:57]
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_len" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tx_len_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/gmii_tx_buffer.v:155]
WARNING: [Synth 8-6014] Unused sequential element tx_data_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/gmii_tx_buffer.v:215]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gmii_rx_buffer'
INFO: [Synth 8-5544] ROM "rx_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rx_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/gmii_rx_buffer.v:133]
INFO: [Synth 8-5544] ROM "eth_1000m_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "eth_1000m_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element e_rst_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/gmii_arbi.v:141]
INFO: [Synth 8-4471] merging register 'udp_tx_end_reg' into 'checksum_wr_reg' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:626]
WARNING: [Synth 8-6014] Unused sequential element udp_tx_end_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_tx.v:626]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ck_state_reg' in module 'udp_tx'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_rx'
WARNING: [Synth 8-6014] Unused sequential element udp_rx_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/udp_rx.v:173]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'icmp_reply'
WARNING: [Synth 8-6014] Unused sequential element icmp_rx_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/icmp_reply.v:265]
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "write_end" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element rst_delay_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/new/ethernet.v:57]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               DCLK_IDLE |                              001 |                              010
               DCLK_EDGE |                              010 |                              001
         LAST_HALF_CYCLE |                              011 |                              100
                     ACK |                              100 |                              011
                ACK_WAIT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                     000000000001 |                             0000
                S_CE_LOW |                     000000000010 |                             1010
                  S_READ |                     000000000100 |                             0010
            S_READ_ADDR0 |                     000000010000 |                             0011
            S_READ_ADDR1 |                     000000100000 |                             0100
             S_READ_DATA |                     000001000000 |                             0101
                 S_WRITE |                     000000001000 |                             0110
           S_WRITE_ADDR0 |                     000100000000 |                             0111
           S_WRITE_ADDR1 |                     001000000000 |                             1000
            S_WRITE_DATA |                     010000000000 |                             1001
                   S_ACK |                     000010000000 |                             1011
               S_CE_HIGH |                     100000000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'adc_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                              000
          S_WR_SPI_CHECK |                             0010 |                              001
                S_WR_SPI |                             0100 |                              010
           S_WR_SPI_DONE |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'spi_config'
WARNING: [Synth 8-327] inferring latch for variable 'next_state23_reg' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:222]
WARNING: [Synth 8-327] inferring latch for variable 'next_state23_reg' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:222]
WARNING: [Synth 8-327] inferring latch for variable 'next_state23_reg' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:222]
WARNING: [Synth 8-327] inferring latch for variable 'next_state23_reg' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:222]
WARNING: [Synth 8-327] inferring latch for variable 'next_state23_reg' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:222]
WARNING: [Synth 8-327] inferring latch for variable 'next_state23_reg' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:222]
WARNING: [Synth 8-327] inferring latch for variable 'next_state23_reg' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:222]
WARNING: [Synth 8-327] inferring latch for variable 'next_state23_reg' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:222]
WARNING: [Synth 8-327] inferring latch for variable 'next_state34_reg' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_processing.v:705]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00000 |                            00000
                  S_INIT |                            00001 |                            00010
                  S_WAIT |                            00010 |                            00001
               S_CMD_PRE |                            00011 |                            00011
                   S_CMD |                            00110 |                            00100
                   S_ERR |                            00111 |                            10000
              S_CMD_DATA |                            01000 |                            00101
                   S_END |                            01001 |                            10001
             S_READ_WAIT |                            00100 |                            00110
                  S_READ |                            01010 |                            00111
              S_READ_ACK |                            01011 |                            01000
           S_WRITE_TOKEN |                            00101 |                            01001
          S_WRITE_DATA_0 |                            01100 |                            01010
          S_WRITE_DATA_1 |                            01101 |                            01011
             S_WRITE_CRC |                            01110 |                            01100
             S_WRITE_SUC |                            01111 |                            01101
            S_WRITE_BUSY |                            10000 |                            01110
             S_WRITE_ACK |                            10001 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_card_cmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0000
              CHECK_FIFO |                           000010 |                             0001
               LEN_LATCH |                           000100 |                             0010
                REC_WAIT |                           001000 |                             0011
               READ_FIFO |                           010000 |                             0100
                 REC_END |                           100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gmii_rx_buffer__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                  W_MDIO |                          0000010 |                              001
                   W_END |                          0001000 |                              101
                  R_MDIO |                          0000100 |                              010
                    R_TA |                          0010000 |                              011
                  R_DATA |                          0100000 |                              100
                   R_END |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'smi_read_write'
WARNING: [Synth 8-327] inferring latch for variable 'mdio_en_reg' [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/smi_read_write.v:35]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
              R_GEN_REQ1 |                             0001 |                             1001
                  R_REG1 |                             0010 |                             1010
                R_CHECK1 |                             0011 |                             1011
              ETH_UNLINK |                             0100 |                             0100
               R_GEN_REQ |                             0101 |                             0001
                   R_REG |                             0110 |                             0010
                 R_CHECK |                             0111 |                             0011
               ETH_1000M |                             1000 |                             0101
                ETH_100M |                             1001 |                             0110
                 ETH_10M |                             1010 |                             0111
                  R_WAIT |                             1011 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'smi_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                          0000001
                   START |                              001 |                          0000010
        WAIT_DATA_LENGTH |                              010 |                          0000100
            GEN_CHECKSUM |                              011 |                          0001000
               SEND_WAIT |                              100 |                          0010000
                WAIT_MAC |                              101 |                          0100000
                 IP_SEND |                              110 |                          1000000
                  iSTATE |                              111 |                          0000000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0000
              CHECK_FIFO |                           000010 |                             0001
               LEN_LATCH |                           000100 |                             0010
                REC_WAIT |                           001000 |                             0011
               READ_FIFO |                           010000 |                             0100
                 REC_END |                           100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gmii_rx_buffer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:01:16 . Memory (MB): peak = 1226.707 ; gain = 815.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |adc_board__GC0  |           1|      1645|
|2     |ethernet        |           1|     37346|
|3     |data_processing |           1|     33131|
|4     |top__GCB2       |           1|     40742|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 53    
	   2 Input     20 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 6     
	   2 Input     18 Bit       Adders := 14    
	   2 Input     17 Bit       Adders := 44    
	   2 Input     16 Bit       Adders := 55    
	   3 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 25    
	   2 Input     11 Bit       Adders := 10    
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 18    
	   2 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 18    
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 36    
	   3 Input      1 Bit         XORs := 24    
	   6 Input      1 Bit         XORs := 28    
	   8 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 16    
	   7 Input      1 Bit         XORs := 28    
	  10 Input      1 Bit         XORs := 8     
	   9 Input      1 Bit         XORs := 12    
	  12 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 4     
+---Registers : 
	               80 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               48 Bit    Registers := 13    
	               32 Bit    Registers := 74    
	               20 Bit    Registers := 8     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 12    
	               17 Bit    Registers := 28    
	               16 Bit    Registers := 95    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 9     
	               12 Bit    Registers := 539   
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 99    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 24    
	                5 Bit    Registers := 23    
	                4 Bit    Registers := 60    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 386   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     48 Bit        Muxes := 18    
	   7 Input     48 Bit        Muxes := 4     
	   6 Input     48 Bit        Muxes := 4     
	   8 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 74    
	   4 Input     32 Bit        Muxes := 16    
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 4     
	   3 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 4     
	   4 Input     24 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 12    
	   2 Input     17 Bit        Muxes := 34    
	   2 Input     16 Bit        Muxes := 88    
	  14 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 20    
	   8 Input     13 Bit        Muxes := 1     
	  23 Input     12 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 29    
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 28    
	   4 Input     10 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 4     
	  16 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 89    
	   5 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 6     
	  43 Input      8 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 11    
	   4 Input      7 Bit        Muxes := 2     
	  10 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 34    
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 55    
	   3 Input      5 Bit        Muxes := 12    
	  22 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 17    
	   2 Input      4 Bit        Muxes := 68    
	   9 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 37    
	   3 Input      3 Bit        Muxes := 5     
	  17 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 76    
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 847   
	   3 Input      1 Bit        Muxes := 52    
	   6 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 33    
	   5 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 17    
	  32 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
	  33 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lut_config__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
Module spi_master__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module adc_spi__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  23 Input     12 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spi_config__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module lut_config 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
Module spi_master__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module adc_spi 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  23 Input     12 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spi_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module data_sample_inv__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module data_sample_inv__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module data_sample_inv__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module data_sample_inv__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module data_sample_inv__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module data_sample_inv__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module data_sample_inv__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module data_sample_inv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module data_package__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 65    
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 65    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module data_package__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 65    
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 65    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module data_package__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 65    
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 65    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module data_package__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 65    
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 65    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module data_package__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 65    
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 65    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module data_package__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 65    
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 65    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module data_package__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 65    
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 65    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module data_package 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 65    
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 65    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module data_processing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   8 Input      1 Bit        Muxes := 17    
	  32 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module gmii_tx_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module gmii_rx_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module gmii_arbi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module smi_read_write__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  15 Input      1 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module smi_config__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module util_gmii_to_rgmii__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module mac_tx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module mac_tx_mode__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module crc__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ip_tx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module udp_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module crc__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module mac_rx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 3     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ip_rx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module udp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module arp_rx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   6 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module icmp_reply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
Module arp_cache__2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mac_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ethernet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gmii_tx_buffer__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module gmii_rx_buffer__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module gmii_arbi__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module smi_read_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  15 Input      1 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module smi_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module util_gmii_to_rgmii 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module mac_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module mac_tx_mode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ip_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module udp_tx__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module crc__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module mac_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 3     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ip_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module udp_rx__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module arp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   6 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module icmp_reply__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
Module arp_cache 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mac_test__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ethernet__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sd_card_sec_read_write 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	  14 Input      3 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module sd_card_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	  16 Input     16 Bit        Muxes := 1     
	  16 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 11    
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module sd_card_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module TIMER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module WRAP_SiTCP_GMII_XCKU_32K 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc1/adc_spi_m0/spi_master_m0/MISO_shift_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/spi_master.v:33]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc1/adc_spi_m0/read_data_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/adc_spi.v:152]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc1/error_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/spi_config.v:43]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc2/adc_spi_m0/spi_master_m0/MISO_shift_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/spi_master.v:33]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc2/adc_spi_m0/read_data_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/adc_spi.v:152]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc2/error_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/spi_config.v:43]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/spi_master.v:94]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc1/adc_spi_m0/delay_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/adc_spi.v:116]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/spi_master.v:94]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc2/adc_spi_m0/delay_cnt_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/adc_spi.v:116]
WARNING: [Synth 8-6014] Unused sequential element cnt_full_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:169]
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:56]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:57]
WARNING: [Synth 8-6014] Unused sequential element cnt_full_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:169]
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:56]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:57]
WARNING: [Synth 8-6014] Unused sequential element cnt_full_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:169]
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:56]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:57]
WARNING: [Synth 8-6014] Unused sequential element cnt_full_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:169]
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:56]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:57]
WARNING: [Synth 8-6014] Unused sequential element cnt_full_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:169]
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:56]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:57]
WARNING: [Synth 8-6014] Unused sequential element cnt_full_reg was removed.  [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_package.v:169]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design top has port fan_pwm driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port SFP1_TX_DIS
WARNING: [Synth 8-3331] design top has unconnected port SFP1_LOSS
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_board__GC0:/\spi_config_adc2/spi_read_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adc_board__GC0:/\spi_config_adc1/spi_read_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/\next_state34_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state34_reg[3]) is unused and will be removed from module data_processing.
INFO: [Synth 8-3886] merging instance 'data/adc_A_data_package/next_state23_reg[2]' (LD) to 'data/adc_A_data_package/next_state23_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/adc_A_data_package/\next_state23_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state23_reg[3]) is unused and will be removed from module data_package__xdcDup__1.
INFO: [Synth 8-3886] merging instance 'data/adc_B_data_package/next_state23_reg[2]' (LD) to 'data/adc_B_data_package/next_state23_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/adc_B_data_package/\next_state23_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state23_reg[3]) is unused and will be removed from module data_package__xdcDup__2.
INFO: [Synth 8-3886] merging instance 'data/adc_C_data_package/next_state23_reg[2]' (LD) to 'data/adc_C_data_package/next_state23_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/adc_C_data_package/\next_state23_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state23_reg[3]) is unused and will be removed from module data_package__xdcDup__3.
INFO: [Synth 8-3886] merging instance 'data/adc_D_data_package/next_state23_reg[2]' (LD) to 'data/adc_D_data_package/next_state23_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/adc_D_data_package/\next_state23_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state23_reg[3]) is unused and will be removed from module data_package__xdcDup__4.
INFO: [Synth 8-3886] merging instance 'data/adc_E_data_package/next_state23_reg[2]' (LD) to 'data/adc_E_data_package/next_state23_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/adc_E_data_package/\next_state23_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state23_reg[3]) is unused and will be removed from module data_package__xdcDup__5.
INFO: [Synth 8-3886] merging instance 'data/adc_F_data_package/next_state23_reg[2]' (LD) to 'data/adc_F_data_package/next_state23_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/adc_F_data_package/\next_state23_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state23_reg[3]) is unused and will be removed from module data_package__xdcDup__6.
INFO: [Synth 8-3886] merging instance 'data/adc_G_data_package/next_state23_reg[2]' (LD) to 'data/adc_G_data_package/next_state23_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/adc_G_data_package/\next_state23_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state23_reg[3]) is unused and will be removed from module data_package__xdcDup__7.
INFO: [Synth 8-3886] merging instance 'data/adc_H_data_package/next_state23_reg[2]' (LD) to 'data/adc_H_data_package/next_state23_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/adc_H_data_package/\next_state23_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state23_reg[3]) is unused and will be removed from module data_package.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet2_2/\eth2/util_gmii_to_rgmii_m0/gmii_tx_er_r_reg )
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/smi_config_inst/reg_addr_reg[3]' (FDCE) to 'ethernet2_2/eth2/smi_config_inst/reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/smi_config_inst/reg_addr_reg[4]' (FDCE) to 'ethernet2_2/eth2/smi_config_inst/reg_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/smi_config_inst/phy_addr_reg[1]' (FDC) to 'ethernet2_2/eth2/smi_config_inst/phy_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/smi_config_inst/reg_addr_reg[1]' (FDCE) to 'ethernet2_2/eth2/smi_config_inst/reg_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/smi_config_inst/phy_addr_reg[2]' (FDC) to 'ethernet2_2/eth2/smi_config_inst/phy_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/smi_config_inst/phy_addr_reg[3]' (FDC) to 'ethernet2_2/eth2/smi_config_inst/phy_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet2_2/\eth2/smi_config_inst/phy_addr_reg[4] )
WARNING: [Synth 8-3332] Sequential element (eth2/smi_config_inst/phy_addr_reg[4]) is unused and will be removed from module ethernet.
WARNING: [Synth 8-3332] Sequential element (eth2/smi_config_inst/smi_inst/read_data_reg[15]) is unused and will be removed from module ethernet.
WARNING: [Synth 8-3332] Sequential element (eth2/smi_config_inst/smi_inst/read_data_reg[14]) is unused and will be removed from module ethernet.
WARNING: [Synth 8-3332] Sequential element (eth2/smi_config_inst/smi_inst/read_data_reg[13]) is unused and will be removed from module ethernet.
WARNING: [Synth 8-3332] Sequential element (eth2/smi_config_inst/smi_inst/read_data_reg[12]) is unused and will be removed from module ethernet.
WARNING: [Synth 8-3332] Sequential element (eth2/smi_config_inst/smi_inst/read_data_reg[11]) is unused and will be removed from module ethernet.
WARNING: [Synth 8-3332] Sequential element (eth2/smi_config_inst/smi_inst/read_data_reg[10]) is unused and will be removed from module ethernet.
WARNING: [Synth 8-3332] Sequential element (eth2/smi_config_inst/smi_inst/read_data_reg[9]) is unused and will be removed from module ethernet.
WARNING: [Synth 8-3332] Sequential element (eth2/smi_config_inst/smi_inst/read_data_reg[8]) is unused and will be removed from module ethernet.
WARNING: [Synth 8-3332] Sequential element (eth2/smi_config_inst/smi_inst/read_data_reg[7]) is unused and will be removed from module ethernet.
WARNING: [Synth 8-3332] Sequential element (eth2/util_gmii_to_rgmii_m0/gmii_tx_er_r_reg) is unused and will be removed from module ethernet.
WARNING: [Synth 8-3332] Sequential element (eth2/util_gmii_to_rgmii_m0/gmii_rx_er_reg) is unused and will be removed from module ethernet.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet2_2/\eth2/arbi_inst /\rx_buffer_inst/pack_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet2_2/\eth2/arbi_inst /\tx_buffer_inst/pack_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet2_2/\eth2/arbi_inst /\tx_buffer_inst/state_reg[3] )
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/tx_buffer_inst/e10_100_txd_reg[0]' (FDC) to 'ethernet2_2/eth2/arbi_inst/tx_buffer_inst/e10_100_txd_reg[4]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/tx_buffer_inst/e10_100_txd_reg[1]' (FDC) to 'ethernet2_2/eth2/arbi_inst/tx_buffer_inst/e10_100_txd_reg[5]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/tx_buffer_inst/e10_100_txd_reg[2]' (FDC) to 'ethernet2_2/eth2/arbi_inst/tx_buffer_inst/e10_100_txd_reg[6]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/tx_buffer_inst/e10_100_txd_reg[3]' (FDC) to 'ethernet2_2/eth2/arbi_inst/tx_buffer_inst/e10_100_txd_reg[7]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[0]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[1]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[2]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[3]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[7]' (FDPE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[8]' (FDPE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[9]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[10]' (FDPE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[11]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[24]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[12]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[24]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[13]' (FDPE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[21]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[14]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[24]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[15]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[16]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[24]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[18]' (FDPE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[21]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[19]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[24]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[20]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[24]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[22]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[24]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[23]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[25]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[26]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[27]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[28]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[29]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[30]' (FDCE) to 'ethernet2_2/eth2/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet2_2/\eth2/arbi_inst /\pack_total_len_reg[31] )
WARNING: [Synth 8-3332] Sequential element (tx_buffer_inst/state_reg[3]) is unused and will be removed from module gmii_arbi.
WARNING: [Synth 8-3332] Sequential element (tx_buffer_inst/pack_len_reg[0]) is unused and will be removed from module gmii_arbi.
WARNING: [Synth 8-3332] Sequential element (rx_buffer_inst/pack_len_reg[15]) is unused and will be removed from module gmii_arbi.
WARNING: [Synth 8-3332] Sequential element (pack_total_len_reg[31]) is unused and will be removed from module gmii_arbi.
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[0]' (FDC) to 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[3]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[1]' (FDC) to 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[2]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[2]' (FDC) to 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[4]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[3]' (FDC) to 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[5]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[4]' (FDC) to 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[7]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[5]' (FDC) to 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[6]' (FDC) to 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[8]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[8]' (FDC) to 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[9]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[9]' (FDC) to 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[10]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[10]' (FDC) to 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[11]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[11]' (FDC) to 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[12]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[12]' (FDC) to 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[13]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[13]' (FDC) to 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[14]' (FDC) to 'ethernet2_2/eth2/mac_test0/udp_send_data_length_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet2_2/\eth2/mac_test0 /\udp_send_data_length_reg[15] )
WARNING: [Synth 8-3332] Sequential element (udp_send_data_length_reg[15]) is unused and will be removed from module mac_test.
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[16]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[18]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[19]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[20]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[21]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[22]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[23]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[24]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[25]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[26]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[27]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[28]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[29]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[30]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/reply_check_out_reg[31]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[30]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[31]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[29]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[28]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[27]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[26]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[25]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[24]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[23]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[22]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[21]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[20]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[19]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[18]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet2_2/\eth2/mac_test0 /mac_top0/\icmp0/check_out_reg[17] )
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[18]' (FDCE) to 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet2_2/\eth2/mac_test0 /mac_top0/\mac_tx0/ip0/check_out_reg[19] )
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/arp_tx0/op_reg[8]' (FDC) to 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ethernet2_2/\eth2/mac_test0 /mac_top0/\mac_tx0/ipmode/ip_send_type_reg[0] )
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/arp_tx0/op_reg[9]' (FDC) to 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[7]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[1]' (FDC) to 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[7]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/arp_tx0/op_reg[2]' (FDC) to 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[7]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/arp_tx0/op_reg[10]' (FDC) to 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[7]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[2]' (FDC) to 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[7]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/arp_tx0/op_reg[3]' (FDC) to 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[7]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/arp_tx0/op_reg[11]' (FDC) to 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[7]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[3]' (FDC) to 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[7]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/arp_tx0/op_reg[4]' (FDC) to 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[7]'
INFO: [Synth 8-3886] merging instance 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/arp_tx0/op_reg[12]' (FDC) to 'ethernet2_2/eth2/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet2_2/\eth2/mac_test0 /mac_top0/\mac_tx0/ipmode/ip_send_type_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet2_2/\eth2/mac_test0 /mac_top0/\icmp0/state_reg[6] )
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ipmode/ip_send_type_reg[0]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checkout_buf_reg[19]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checkout_buf_reg[18]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checkout_buf_reg[17]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checkout_buf_reg[16]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checksum_tmp2_reg[7]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checksum_tmp2_reg[6]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checksum_tmp2_reg[5]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checksum_tmp2_reg[3]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checksum_tmp2_reg[2]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checksum_tmp2_reg[1]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/check_out_reg[19]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ipmode/ip_send_type_reg[7]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[47]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[46]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[45]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[44]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[43]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[42]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[41]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[40]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[39]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[38]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[37]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[36]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[35]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[34]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[33]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[32]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[31]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[30]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[29]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[28]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[27]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[26]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[25]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[24]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[23]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[22]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[21]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[20]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[19]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[18]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[17]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[16]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[15]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[14]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[13]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[12]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[11]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[10]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[9]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[8]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[7]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[6]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[5]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[4]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[3]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[2]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[1]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[0]) is unused and will be removed from module mac_rx__2.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[31]) is unused and will be removed from module ip_rx__2.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[30]) is unused and will be removed from module ip_rx__2.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[29]) is unused and will be removed from module ip_rx__2.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[28]) is unused and will be removed from module ip_rx__2.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[27]) is unused and will be removed from module ip_rx__2.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[26]) is unused and will be removed from module ip_rx__2.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[25]) is unused and will be removed from module ip_rx__2.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[24]) is unused and will be removed from module ip_rx__2.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[23]) is unused and will be removed from module ip_rx__2.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[22]) is unused and will be removed from module ip_rx__2.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[21]) is unused and will be removed from module ip_rx__2.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[20]) is unused and will be removed from module ip_rx__2.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[19]) is unused and will be removed from module ip_rx__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet2_2/\eth2/mac_test0 /mac_top0/\mac_tx0/udp0 /\checksum_tmp4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ethernet2/eth2/util_gmii_to_rgmii_m0/gmii_tx_er_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ethernet2/eth2/smi_config_inst/phy_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ethernet2/eth2/arbi_inst /\rx_buffer_inst/pack_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ethernet2/eth2/arbi_inst /\tx_buffer_inst/pack_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ethernet2/eth2/arbi_inst /\tx_buffer_inst/state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ethernet2/eth2/arbi_inst /\pack_total_len_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ethernet2/eth2/mac_test0 /\udp_send_data_length_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ethernet2/eth2/mac_test0 /mac_top0/\icmp0/check_out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ethernet2/eth2/mac_test0 /mac_top0/\mac_tx0/ip0/check_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/\ethernet2/eth2/mac_test0 /mac_top0/\mac_tx0/ipmode/ip_send_type_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ethernet2/eth2/mac_test0 /mac_top0/\mac_tx0/ipmode/ip_send_type_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ethernet2/eth2/mac_test0 /mac_top0/\icmp0/state_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ethernet2/eth2/mac_test0 /mac_top0/\mac_tx0/udp0 /\checksum_tmp4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/wr_sd/sd_sec_read_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/\cmd_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/\spi_clk_div_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:02:42 . Memory (MB): peak = 1256.883 ; gain = 845.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |adc_board__GC0  |           2|       934|
|2     |ethernet        |           1|     13465|
|3     |data_processing |           1|     20678|
|4     |top__GCB2       |           1|     15648|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_for_all/clk_out1' to pin 'clk_for_all/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_for_all/clk_out2' to pin 'clk_for_all/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_for_all/clk_out3' to pin 'clk_for_all/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sitcp_test_inst/gig_ethernet_pcs_pma_0_inst/gtrefclk_out' to pin 'sitcp_test_inst/gig_ethernet_pcs_pma_0_inst/bbstub_gtrefclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sitcp_test_inst/gig_ethernet_pcs_pma_0_inst/userclk_out' to pin 'sitcp_test_inst/gig_ethernet_pcs_pma_0_inst/bbstub_userclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sitcp_test_inst/gig_ethernet_pcs_pma_0_inst/rxuserclk2_out' to pin 'sitcp_test_inst/gig_ethernet_pcs_pma_0_inst/bbstub_rxuserclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sitcp_test_inst/gig_ethernet_pcs_pma_0_inst/rxuserclk_out' to pin 'sitcp_test_inst/gig_ethernet_pcs_pma_0_inst/bbstub_rxuserclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sitcp_test_inst/gig_ethernet_pcs_pma_0_inst/userclk2_out' to pin 'sitcp_test_inst/gig_ethernet_pcs_pma_0_inst/bbstub_userclk2_out/O'
WARNING: [Synth 8-565] redefining clock 'adc1_clk_p'
WARNING: [Synth 8-565] redefining clock 'adc2_clk_p'
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 372 of E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:372]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 374 of E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:374]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 375 of E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:375]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 376 of E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:376]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 377 of E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:377]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 378 of E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:378]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 379 of E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc. [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/constrs_1/imports/new/adc_ethernet.xdc:379]
INFO: [Synth 8-5819] Moved 8 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:03:10 . Memory (MB): peak = 1590.453 ; gain = 1178.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:03:15 . Memory (MB): peak = 1628.723 ; gain = 1217.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |adc_board__GC0  |           2|       934|
|2     |ethernet        |           1|     13465|
|3     |data_processing |           1|     20678|
|4     |top__GCB2       |           1|     15648|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:03:35 . Memory (MB): peak = 1666.566 ; gain = 1255.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[15]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[15]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \icmp0/icmp_receive_ram  has unconnected pin ena
CRITICAL WARNING: [Synth 8-4442] BlackBox module \icmp0/icmp_receive_ram  has unconnected pin enb
CRITICAL WARNING: [Synth 8-4442] BlackBox module \icmp0/icmp_receive_ram  has unconnected pin ena
CRITICAL WARNING: [Synth 8-4442] BlackBox module \icmp0/icmp_receive_ram  has unconnected pin enb
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:03:40 . Memory (MB): peak = 1666.566 ; gain = 1255.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:03:41 . Memory (MB): peak = 1666.566 ; gain = 1255.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:03:44 . Memory (MB): peak = 1666.566 ; gain = 1255.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:03:45 . Memory (MB): peak = 1666.566 ; gain = 1255.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:03:46 . Memory (MB): peak = 1666.566 ; gain = 1255.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:03:46 . Memory (MB): peak = 1666.566 ; gain = 1255.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gmii_arbi   | tx_buffer_inst/e10_100_tx_en_reg                         | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | ethernet2_2/eth2/smi_config_inst/smi_inst/mdio_in_reg[3] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg[3]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |ila_0                   |         8|
|2     |fifo2                   |         8|
|3     |fifo3                   |         8|
|4     |ila_2                   |         8|
|5     |fifo_ttt                |         1|
|6     |fifo4                   |         1|
|7     |fifo5                   |         2|
|8     |fifo_tcp                |         1|
|9     |ila_1                   |         1|
|10    |ila_4                   |         1|
|11    |ila_3                   |         1|
|12    |sys_clk_mmcm            |         1|
|13    |eth_data_fifo           |         4|
|14    |len_fifo                |         4|
|15    |icmp_rx_ram_8_256       |         2|
|16    |udp_rx_ram_8_2048       |         2|
|17    |udp_tx_data_fifo        |         2|
|18    |udp_checksum_fifo       |         2|
|19    |ila_6                   |         2|
|20    |ila_5                   |         2|
|21    |gig_ethernet_pcs_pma_0  |         1|
|22    |SiTCP_XCKU_32K_BBT_V110 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |SiTCP_XCKU_32K_BBT_V110 |     1|
|2     |eth_data_fifo           |     1|
|3     |eth_data_fifo__2        |     1|
|4     |eth_data_fifo__3        |     1|
|5     |eth_data_fifo__4        |     1|
|6     |fifo2                   |     1|
|7     |fifo2__10               |     1|
|8     |fifo2__11               |     1|
|9     |fifo2__12               |     1|
|10    |fifo2__13               |     1|
|11    |fifo2__14               |     1|
|12    |fifo2__8                |     1|
|13    |fifo2__9                |     1|
|14    |fifo3                   |     1|
|15    |fifo3__10               |     1|
|16    |fifo3__11               |     1|
|17    |fifo3__12               |     1|
|18    |fifo3__13               |     1|
|19    |fifo3__14               |     1|
|20    |fifo3__8                |     1|
|21    |fifo3__9                |     1|
|22    |fifo4                   |     1|
|23    |fifo5                   |     1|
|24    |fifo5__1                |     1|
|25    |fifo_tcp                |     1|
|26    |fifo_ttt                |     1|
|27    |gig_ethernet_pcs_pma_0  |     1|
|28    |icmp_rx_ram_8_256       |     1|
|29    |icmp_rx_ram_8_256__2    |     1|
|30    |ila_0                   |     1|
|31    |ila_0__10               |     1|
|32    |ila_0__11               |     1|
|33    |ila_0__12               |     1|
|34    |ila_0__13               |     1|
|35    |ila_0__14               |     1|
|36    |ila_0__8                |     1|
|37    |ila_0__9                |     1|
|38    |ila_1                   |     1|
|39    |ila_2                   |     1|
|40    |ila_2__10               |     1|
|41    |ila_2__11               |     1|
|42    |ila_2__12               |     1|
|43    |ila_2__13               |     1|
|44    |ila_2__14               |     1|
|45    |ila_2__8                |     1|
|46    |ila_2__9                |     1|
|47    |ila_3                   |     1|
|48    |ila_4                   |     1|
|49    |ila_5                   |     1|
|50    |ila_5__2                |     1|
|51    |ila_6                   |     1|
|52    |ila_6__2                |     1|
|53    |len_fifo                |     1|
|54    |len_fifo__2             |     1|
|55    |len_fifo__3             |     1|
|56    |len_fifo__4             |     1|
|57    |sys_clk_mmcm            |     1|
|58    |udp_checksum_fifo       |     1|
|59    |udp_checksum_fifo__2    |     1|
|60    |udp_rx_ram_8_2048       |     1|
|61    |udp_rx_ram_8_2048__2    |     1|
|62    |udp_tx_data_fifo        |     1|
|63    |udp_tx_data_fifo__2     |     1|
|64    |BUFG                    |     2|
|65    |CARRY8                  |   445|
|66    |IDDR                    |    48|
|67    |IDDRE1                  |    10|
|68    |LUT1                    |   280|
|69    |LUT2                    |  2717|
|70    |LUT3                    |  1305|
|71    |LUT4                    |  1795|
|72    |LUT5                    |  1808|
|73    |LUT6                    |  5131|
|74    |MUXF7                   |   844|
|75    |MUXF8                   |   387|
|76    |ODDRE1                  |    12|
|77    |SRL16E                  |     4|
|78    |FDCE                    | 13508|
|79    |FDPE                    |   503|
|80    |FDRE                    |    72|
|81    |LD                      |    21|
|82    |IBUF                    |    14|
|83    |IBUFDS                  |    52|
|84    |IOBUF                   |     2|
|85    |OBUF                    |    36|
|86    |OBUFT                   |     6|
+------+------------------------+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           | 30296|
|2     |  data                            |data_processing            | 12830|
|3     |    adc_A_data_sample             |data_sample_inv__xdcDup__1 |   148|
|4     |    adc_B_data_sample             |data_sample_inv__xdcDup__2 |   148|
|5     |    adc_C_data_sample             |data_sample_inv__xdcDup__3 |   148|
|6     |    adc_D_data_sample             |data_sample_inv__xdcDup__4 |   148|
|7     |    adc_E_data_sample             |data_sample_inv__xdcDup__5 |   148|
|8     |    adc_F_data_sample             |data_sample_inv__xdcDup__6 |   148|
|9     |    adc_G_data_sample             |data_sample_inv__xdcDup__7 |   148|
|10    |    adc_H_data_sample             |data_sample_inv            |   148|
|11    |    adc_A_data_package            |data_package__xdcDup__1    |  1370|
|12    |    adc_B_data_package            |data_package__xdcDup__2    |  1370|
|13    |    adc_C_data_package            |data_package__xdcDup__3    |  1370|
|14    |    adc_D_data_package            |data_package__xdcDup__4    |  1370|
|15    |    adc_E_data_package            |data_package__xdcDup__5    |  1370|
|16    |    adc_F_data_package            |data_package__xdcDup__6    |  1370|
|17    |    adc_G_data_package            |data_package__xdcDup__7    |  1370|
|18    |    adc_H_data_package            |data_package               |  1370|
|19    |  wr_sd                           |sd_card_test               |   627|
|20    |    sd_card_top_m0                |sd_card_top                |   541|
|21    |      sd_card_sec_read_write_m0   |sd_card_sec_read_write     |   194|
|22    |      sd_card_cmd_m0              |sd_card_cmd                |   244|
|23    |      spi_master_m0               |spi_master_25              |   103|
|24    |  adc_board1                      |adc_board                  |   498|
|25    |    spi_config_adc1               |spi_config_19              |   224|
|26    |      adc_spi_m0                  |adc_spi_23                 |   191|
|27    |        spi_master_m0             |spi_master_24              |    90|
|28    |    spi_config_adc2               |spi_config_20              |   224|
|29    |      adc_spi_m0                  |adc_spi_21                 |   191|
|30    |        spi_master_m0             |spi_master_22              |    90|
|31    |  adc_board2                      |adc_board_0                |   498|
|32    |    spi_config_adc1               |spi_config                 |   224|
|33    |      adc_spi_m0                  |adc_spi_17                 |   191|
|34    |        spi_master_m0             |spi_master_18              |    90|
|35    |    spi_config_adc2               |spi_config_16              |   224|
|36    |      adc_spi_m0                  |adc_spi                    |   191|
|37    |        spi_master_m0             |spi_master                 |    90|
|38    |  ethernet2                       |ethernet__xdcDup__1        |  7653|
|39    |    eth2                          |ethernet_test__xdcDup__1   |  7641|
|40    |      arbi_inst                   |gmii_arbi__xdcDup__1       |   553|
|41    |        rx_buffer_inst            |gmii_rx_buffer__xdcDup__1  |   247|
|42    |        tx_buffer_inst            |gmii_tx_buffer__xdcDup__1  |   239|
|43    |      mac_test0                   |mac_test__xdcDup__1        |  6766|
|44    |        mac_top0                  |mac_top__xdcDup__1         |  6450|
|45    |          cache0                  |arp_cache_5                |   225|
|46    |          icmp0                   |icmp_reply__xdcDup__1      |   865|
|47    |          mac_rx0                 |mac_rx_top__xdcDup__1      |  2337|
|48    |            c0                    |crc_13                     |    69|
|49    |            arp0                  |arp_rx_12                  |   342|
|50    |            ip0                   |ip_rx_14                   |   562|
|51    |            mac0                  |mac_rx_15                  |   562|
|52    |            udp0                  |udp_rx__xdcDup__1          |   801|
|53    |          mac_tx0                 |mac_tx_top__xdcDup__1      |  3023|
|54    |            udp0                  |udp_tx__xdcDup__1          |  1374|
|55    |            c0                    |crc_7                      |    69|
|56    |            arp_tx0               |arp_tx_6                   |   386|
|57    |            ip0                   |ip_tx_8                    |   789|
|58    |            ipmode                |ip_tx_mode_9               |   134|
|59    |            mac0                  |mac_tx_10                  |   183|
|60    |            mode0                 |mac_tx_mode_11             |    88|
|61    |      smi_config_inst             |smi_config_2               |   280|
|62    |        smi_inst                  |smi_read_write_4           |   144|
|63    |      util_gmii_to_rgmii_m0       |util_gmii_to_rgmii_3       |    42|
|64    |  ethernet2_2                     |ethernet                   |  7647|
|65    |    eth2                          |ethernet_test              |  7635|
|66    |      arbi_inst                   |gmii_arbi                  |   553|
|67    |        rx_buffer_inst            |gmii_rx_buffer             |   247|
|68    |        tx_buffer_inst            |gmii_tx_buffer             |   239|
|69    |      mac_test0                   |mac_test                   |  6766|
|70    |        mac_top0                  |mac_top                    |  6450|
|71    |          cache0                  |arp_cache                  |   225|
|72    |          icmp0                   |icmp_reply                 |   865|
|73    |          mac_rx0                 |mac_rx_top                 |  2337|
|74    |            c0                    |crc_1                      |    69|
|75    |            arp0                  |arp_rx                     |   342|
|76    |            ip0                   |ip_rx                      |   562|
|77    |            mac0                  |mac_rx                     |   562|
|78    |            udp0                  |udp_rx                     |   801|
|79    |          mac_tx0                 |mac_tx_top                 |  3023|
|80    |            udp0                  |udp_tx                     |  1374|
|81    |            c0                    |crc                        |    69|
|82    |            arp_tx0               |arp_tx                     |   386|
|83    |            ip0                   |ip_tx                      |   789|
|84    |            ipmode                |ip_tx_mode                 |   134|
|85    |            mac0                  |mac_tx                     |   183|
|86    |            mode0                 |mac_tx_mode                |    88|
|87    |      smi_config_inst             |smi_config                 |   274|
|88    |        smi_inst                  |smi_read_write             |   141|
|89    |      util_gmii_to_rgmii_m0       |util_gmii_to_rgmii         |    42|
|90    |  sitcp_test_inst                 |sitcp_test                 |   477|
|91    |    WRAP_SiTCP_GMII_XCKU_32K_inst |WRAP_SiTCP_GMII_XCKU_32K   |   439|
|92    |      TIMER                       |TIMER                      |    90|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:03:46 . Memory (MB): peak = 1666.566 ; gain = 1255.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 566 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:03:14 . Memory (MB): peak = 1666.566 ; gain = 640.176
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:03:46 . Memory (MB): peak = 1666.566 ; gain = 1255.094
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/SiTCP_XCKU_32K_BBT_V110.edf]
Finished Parsing EDIF File [E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.srcs/sources_1/imports/SiTCP_Netlist_for_Kintex_UltraScale-master/SiTCP_XCKU_32K_BBT_V110.edf]
INFO: [Netlist 29-17] Analyzing 2061 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 169 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 52 instances
  IDDR => ISERDESE3 (inverted pins: CLK_B): 48 instances
  IDDRE1 => ISERDESE3 (inverted pins: CLK_B): 10 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  LD => LDCE: 21 instances
  ODDRE1 => OSERDESE3: 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
606 Infos, 570 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:04:11 . Memory (MB): peak = 1683.199 ; gain = 1279.242
INFO: [Common 17-1381] The checkpoint 'E:/vivadoprojects/adcether/adc_8channel_zyw_3/adc_8channel_zyw_1.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1683.199 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.972 . Memory (MB): peak = 1683.199 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Sep 22 18:54:14 2024...
