# Main Project

## Make (verilog)
- [ ] uart controller
- [ ] ARM7 like CPU
- [ ] MMU
- [ ] ethernet controller

## Make (python)
- [ ] assembler
- [ ] linker

## Make (assembler)
- [ ] bootrom

## Make (common lisp?)
- [ ] C compiler

## Make (C)
- [ ] bootloader
- [ ] os
- [ ] command-line user space program

## Section 1. Transistor and Verilog
### Setup environment to simulate Verilog

## Section 2. Serial communication, UART

## Section 3. CPU and Assembler
