Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/xilinxFiles/BitAdder/bit_adder_tb_isim_beh.exe -prj F:/xilinxFiles/BitAdder/bit_adder_tb_beh.prj bit_adder_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/xilinxFiles/BitAdder/shift_Register_sipo.v" into library work
Analyzing Verilog file "F:/xilinxFiles/BitAdder/shift_register.v" into library work
Analyzing Verilog file "F:/xilinxFiles/BitAdder/full_Adder.v" into library work
Analyzing Verilog file "F:/xilinxFiles/BitAdder/D_flip_flop.v" into library work
Analyzing Verilog file "F:/xilinxFiles/BitAdder/bit_adder.v" into library work
Analyzing Verilog file "F:/xilinxFiles/BitAdder/bit_adder_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module full_adder
Compiling module D_flip_flop
Compiling module shift_Register_sipo
Compiling module shift_registerpiso
Compiling module bit_adder
Compiling module bit_adder_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable F:/xilinxFiles/BitAdder/bit_adder_tb_isim_beh.exe
Fuse Memory Usage: 28068 KB
Fuse CPU Usage: 436 ms
