# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_8.srcs/sources_1/new/rotate.vhd"
vhdl xil_defaultlib  "../../../project_8.srcs/sim_1/new/tb_rotate.vhd"

# Do not sort compile order
nosort
