[{"DBLP title": "Unifying on-chip and inter-node switching within the Anton 2 network.", "DBLP authors": ["Brian Towles", "J. P. Grossman", "Brian Greskamp", "David E. Shaw"], "year": 2014, "MAG papers": [{"PaperId": 2125273832, "PaperTitle": "unifying on chip and inter node switching within the anton 2 network", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["d e shaw research", "d e shaw research", "d e shaw research", "d e shaw research"]}], "source": "ES"}, {"DBLP title": "A reconfigurable fabric for accelerating large-scale datacenter services.", "DBLP authors": ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "year": 2014, "MAG papers": [{"PaperId": 2133156997, "PaperTitle": "a reconfigurable fabric for accelerating large scale datacenter services", "Year": 2014, "CitationCount": 304, "EstimatedCitation": 660, "Affiliations": ["microsoft", "amazon web services", "microsoft", "microsoft", "microsoft", "microsoft", "google", "microsoft", "microsoft", "microsoft", "columbia university", "ecole polytechnique federale de lausanne", "microsoft", "university of washington", "university of texas at austin", "microsoft", "microsoft", "georgia institute of technology", "microsoft", "microsoft", "microsoft", "microsoft", "microsoft"]}], "source": "ES"}, {"DBLP title": "SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "DBLP authors": ["Bhavya K. Daya", "Chia-Hsin Owen Chen", "Suvinay Subramanian", "Woo-Cheol Kwon", "Sunghyun Park", "Tushar Krishna", "Jim Holt", "Anantha P. Chandrakasan", "Li-Shiuan Peh"], "year": 2014, "MAG papers": [{"PaperId": 2133729606, "PaperTitle": "scorpio a 36 core research chip demonstrating snoopy coherence on a scalable mesh noc with in network ordering", "Year": 2014, "CitationCount": 42, "EstimatedCitation": 75, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Avoiding core's DUE & SDC via acoustic wave detectors and tailored error containment and recovery.", "DBLP authors": ["Gaurang Upasani", "Xavier Vera", "Antonio Gonz\u00e1lez"], "year": 2014, "MAG papers": [{"PaperId": 2133258261, "PaperTitle": "avoiding core s due sdc via acoustic wave detectors and tailored error containment and recovery", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["intel", "intel", null]}], "source": "ES"}, {"DBLP title": "MemGuard: A low cost and energy efficient design to support and enhance memory system reliability.", "DBLP authors": ["Long Chen", "Zhao Zhang"], "year": 2014, "MAG papers": [{"PaperId": 2109240571, "PaperTitle": "memguard a low cost and energy efficient design to support and enhance memory system reliability", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["iowa state university", "iowa state university"]}], "source": "ES"}, {"DBLP title": "GangES: Gang error simulation for hardware resiliency evaluation.", "DBLP authors": ["Siva Kumar Sastry Hari", "Radha Venkatagiri", "Sarita V. Adve", "Helia Naeimi"], "year": 2014, "MAG papers": [{"PaperId": 2169315529, "PaperTitle": "ganges gang error simulation for hardware resiliency evaluation", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of illinois at urbana champaign", "nvidia", "university of illinois at urbana champaign", "intel"]}], "source": "ES"}, {"DBLP title": "Real-world design and evaluation of compiler-managed GPU redundant multithreading.", "DBLP authors": ["Jack Wadden", "Alexander Lyashevsky", "Sudhanva Gurumurthi", "Vilas Sridharan", "Kevin Skadron"], "year": 2014, "MAG papers": [{"PaperId": 2139375423, "PaperTitle": "real world design and evaluation of compiler managed gpu redundant multithreading", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of virginia", "advanced micro devices", "advanced micro devices", "advanced micro devices", "university of virginia"]}], "source": "ES"}, {"DBLP title": "ArchRanker: A ranking approach to design space exploration.", "DBLP authors": ["Tianshi Chen", "Qi Guo", "Ke Tang", "Olivier Temam", "Zhiwei Xu", "Zhi-Hua Zhou", "Yunji Chen"], "year": 2014, "MAG papers": [{"PaperId": 2155296518, "PaperTitle": "archranker a ranking approach to design space exploration", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of science and technology of china", "nanjing university", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "french institute for research in computer science and automation", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures.", "DBLP authors": ["Yakun Sophia Shao", "Brandon Reagen", "Gu-Yeon Wei", "David M. Brooks"], "year": 2014, "MAG papers": [{"PaperId": 2162385899, "PaperTitle": "aladdin a pre rtl power performance accelerator simulator enabling large design space exploration of customized architectures", "Year": 2014, "CitationCount": 85, "EstimatedCitation": 134, "Affiliations": ["harvard university", "harvard university", "harvard university", "harvard university"]}], "source": "ES"}, {"DBLP title": "SynFull: Synthetic traffic models capturing cache coherent behaviour.", "DBLP authors": ["Mario Badr", "Natalie D. Enright Jerger"], "year": 2014, "MAG papers": [{"PaperId": 2122900653, "PaperTitle": "synfull synthetic traffic models capturing cache coherent behaviour", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 77, "Affiliations": ["university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Harnessing ISA diversity: Design of a heterogeneous-ISA chip multiprocessor.", "DBLP authors": ["Ashish Venkat", "Dean M. Tullsen"], "year": 2014, "MAG papers": [{"PaperId": 2110653637, "PaperTitle": "harnessing isa diversity design of a heterogeneous isa chip multiprocessor", "Year": 2014, "CitationCount": 32, "EstimatedCitation": 57, "Affiliations": ["university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Navigating the cache hierarchy with a single lookup.", "DBLP authors": ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "year": 2014, "MAG papers": [{"PaperId": 2133823506, "PaperTitle": "navigating the cache hierarchy with a single lookup", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["uppsala university", "uppsala university", "uppsala university"]}], "source": "ES"}, {"DBLP title": "SC2: A statistical compression cache scheme.", "DBLP authors": ["Angelos Arelakis", "Per Stenstr\u00f6m"], "year": 2014, "MAG papers": [{"PaperId": 2147657598, "PaperTitle": "sc2 a statistical compression cache scheme", "Year": 2014, "CitationCount": 39, "EstimatedCitation": 63, "Affiliations": ["chalmers university of technology", "chalmers university of technology"]}], "source": "ES"}, {"DBLP title": "The Dirty-Block Index.", "DBLP authors": ["Vivek Seshadri", "Abhishek Bhowmick", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "year": 2014, "MAG papers": [{"PaperId": 2103462192, "PaperTitle": "the dirty block index", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 58, "Affiliations": ["carnegie mellon university", "intel", "carnegie mellon university", "carnegie mellon university", "intel", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Going vertical in memory management: Handling multiplicity by multi-policy.", "DBLP authors": ["Lei Liu", "Yong Li", "Zehan Cui", "Yungang Bao", "Mingyu Chen", "Chengyong Wu"], "year": 2014, "MAG papers": [{"PaperId": 2116437922, "PaperTitle": "going vertical in memory management handling multiplicity by multi policy", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "university of pittsburgh", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Fine-grain task aggregation and coordination on GPUs.", "DBLP authors": ["Marc S. Orr", "Bradford M. Beckmann", "Steven K. Reinhardt", "David A. Wood"], "year": 2014, "MAG papers": [{"PaperId": 2143700077, "PaperTitle": "fine grain task aggregation and coordination on gpus", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["advanced micro devices", "university of wisconsin madison", "university of wisconsin madison", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Enabling preemptive multiprogramming on GPUs.", "DBLP authors": ["Ivan Tanasic", "Isaac Gelado", "Javier Cabezas", "Alex Ram\u00edrez", "Nacho Navarro", "Mateo Valero"], "year": 2014, "MAG papers": [{"PaperId": 2097643185, "PaperTitle": "enabling preemptive multiprogramming on gpus", "Year": 2014, "CitationCount": 59, "EstimatedCitation": 110, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "nvidia"]}], "source": "ES"}, {"DBLP title": "Single-graph multiple flows: Energy efficient design alternative for GPGPUs.", "DBLP authors": ["Dani Voitsechov", "Yoav Etsion"], "year": 2014, "MAG papers": [{"PaperId": 2161825883, "PaperTitle": "single graph multiple flows energy efficient design alternative for gpgpus", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["technion israel institute of technology", "technion israel institute of technology"]}], "source": "ES"}, {"DBLP title": "HELIX-RC: An architecture-compiler co-design for automatic parallelization of irregular programs.", "DBLP authors": ["Simone Campanoni", "Kevin Brownell", "Svilen Kanev", "Timothy M. Jones", "Gu-Yeon Wei", "David M. Brooks"], "year": 2014, "MAG papers": [{"PaperId": 2100430002, "PaperTitle": "helix rc an architecture compiler co design for automatic parallelization of irregular programs", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of cambridge", "university of cambridge", "university of cambridge", "university of cambridge", "university of cambridge", "university of cambridge"]}], "source": "ES"}, {"DBLP title": "Efficient digital neurons for large scale cortical architectures.", "DBLP authors": ["James E. Smith"], "year": 2014, "MAG papers": [{"PaperId": 2101182400, "PaperTitle": "efficient digital neurons for large scale cortical architectures", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "An examination of the architecture and system-level tradeoffs of employing steep slope devices in 3D CMPs.", "DBLP authors": ["Karthik Swaminathan", "Huichu Liu", "Jack Sampson", "Vijaykrishnan Narayanan"], "year": 2014, "MAG papers": [{"PaperId": 2132249166, "PaperTitle": "an examination of the architecture and system level tradeoffs of employing steep slope devices in 3d cmps", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies.", "DBLP authors": ["Rangharajan Venkatesan", "Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "year": 2014, "MAG papers": [{"PaperId": 2153826642, "PaperTitle": "stag spintronic tape architecture for gpgpu cache hierarchies", "Year": 2014, "CitationCount": 36, "EstimatedCitation": 52, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Memory persistency.", "DBLP authors": ["Steven Pelley", "Peter M. Chen", "Thomas F. Wenisch"], "year": 2014, "MAG papers": [{"PaperId": 2610308442, "PaperTitle": "memory persistency", "Year": 2014, "CitationCount": 82, "EstimatedCitation": 172, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Reducing access latency of MLC PCMs through line striping.", "DBLP authors": ["Morteza Hoseinzadeh", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2014, "MAG papers": [{"PaperId": 2108534683, "PaperTitle": "reducing access latency of mlc pcms through line striping", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["sharif university of technology", "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "HIOS: A host interface I/O scheduler for Solid State Disks.", "DBLP authors": ["Myoungsoo Jung", "Wonil Choi", "Shekhar Srikantaiah", "Joonhyuk Yoo", "Mahmut T. Kandemir"], "year": 2014, "MAG papers": [{"PaperId": 2145565697, "PaperTitle": "hios a host interface i o scheduler for solid state disks", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["qualcomm", "university of texas at dallas", "university of texas at dallas", "pennsylvania state university", "daegu university"]}], "source": "ES"}, {"DBLP title": "Towards energy proportionality for large-scale latency-critical workloads.", "DBLP authors": ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Luiz Andr\u00e9 Barroso", "Christos Kozyrakis"], "year": 2014, "MAG papers": [{"PaperId": 2144553551, "PaperTitle": "towards energy proportionality for large scale latency critical workloads", "Year": 2014, "CitationCount": 88, "EstimatedCitation": 187, "Affiliations": ["stanford university", "google", "google", "stanford university", "google"]}], "source": "ES"}, {"DBLP title": "SleepScale: Runtime joint speed scaling and sleep states management for power efficient data centers.", "DBLP authors": ["Yanpei Liu", "Stark C. Draper", "Nam Sung Kim"], "year": 2014, "MAG papers": [{"PaperId": 2126584218, "PaperTitle": "sleepscale runtime joint speed scaling and sleep states management for power efficient data centers", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Optimizing virtual machine consolidation performance on NUMA server architecture for cloud workloads.", "DBLP authors": ["Ming Liu", "Tao Li"], "year": 2014, "MAG papers": [{"PaperId": 2146071639, "PaperTitle": "optimizing virtual machine consolidation performance on numa server architecture for cloud workloads", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Row-buffer decoupling: A case for low-latency DRAM microarchitecture.", "DBLP authors": ["Seongil O", "Young Hoon Son", "Nam Sung Kim", "Jung Ho Ahn"], "year": 2014, "MAG papers": [{"PaperId": 2131780201, "PaperTitle": "row buffer decoupling a case for low latency dram microarchitecture", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation.", "DBLP authors": ["Tao Zhang", "Ke Chen", "Cong Xu", "Guangyu Sun", "Tao Wang", "Yuan Xie"], "year": 2014, "MAG papers": [{"PaperId": 2169370030, "PaperTitle": "half dram a high bandwidth and low power dram architecture from the rethinking of fine grained activation", "Year": 2014, "CitationCount": 41, "EstimatedCitation": 74, "Affiliations": ["oracle corporation", "pennsylvania state university", "peking university", "pennsylvania state university", "peking university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors.", "DBLP authors": ["Yoongu Kim", "Ross Daly", "Jeremie Kim", "Chris Fallin", "Ji-Hye Lee", "Donghyuk Lee", "Chris Wilkerson", "Konrad Lai", "Onur Mutlu"], "year": 2014, "MAG papers": [{"PaperId": 2157116240, "PaperTitle": "flipping bits in memory without accessing them an experimental study of dram disturbance errors", "Year": 2014, "CitationCount": 185, "EstimatedCitation": 340, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "intel", "intel", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Architecture implications of pads as a scarce resource.", "DBLP authors": ["Runjie Zhang", "Ke Wang", "Brett H. Meyer", "Mircea R. Stan", "Kevin Skadron"], "year": 2014, "MAG papers": [{"PaperId": 2147924310, "PaperTitle": "architecture implications of pads as a scarce resource", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of virginia", "university of virginia", "university of virginia", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Increasing off-chip bandwidth in multi-core processors with switchable pins.", "DBLP authors": ["Shaoming Chen", "Yue Hu", "Ying Zhang", "Lu Peng", "Jesse Ardonne", "Samuel Irving", "Ashok Srivastava"], "year": 2014, "MAG papers": [{"PaperId": 2163168517, "PaperTitle": "increasing off chip bandwidth in multi core processors with switchable pins", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["louisiana state university", "louisiana state university", "louisiana state university", "louisiana state university", "louisiana state university", "louisiana state university", "louisiana state university"]}], "source": "ES"}, {"DBLP title": "A low power and reliable charge pump design for Phase Change Memories.", "DBLP authors": ["Lei Jiang", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "year": 2014, "MAG papers": [{"PaperId": 2159862818, "PaperTitle": "a low power and reliable charge pump design for phase change memories", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Fractal++: Closing the performance gap between fractal and conventional coherence.", "DBLP authors": ["Gwendolyn Voskuilen", "T. N. Vijaykumar"], "year": 2014, "MAG papers": [{"PaperId": 2140642495, "PaperTitle": "fractal closing the performance gap between fractal and conventional coherence", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "OmniOrder: Directory-based conflict serialization of transactions.", "DBLP authors": ["Xuehai Qian", "Benjamin Sahelices", "Josep Torrellas"], "year": 2014, "MAG papers": [{"PaperId": 2112977831, "PaperTitle": "omniorder directory based conflict serialization of transactions", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of valladolid", "university of illinois at urbana champaign", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Pacifier: Record and replay for relaxed-consistency multiprocessors with distributed directory protocol.", "DBLP authors": ["Xuehai Qian", "Benjamin Sahelices", "Depei Qian"], "year": 2014, "MAG papers": [{"PaperId": 2096800353, "PaperTitle": "pacifier record and replay for relaxed consistency multiprocessors with distributed directory protocol", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["beihang university", "university of california berkeley", "university of valladolid"]}], "source": "ES"}, {"DBLP title": "The CHERI capability model: Revisiting RISC in an age of risk.", "DBLP authors": ["Jonathan Woodruff", "Robert N. M. Watson", "David Chisnall", "Simon W. Moore", "Jonathan Anderson", "Brooks Davis", "Ben Laurie", "Peter G. Neumann", "Robert M. Norton", "Michael Roe"], "year": 2014, "MAG papers": [{"PaperId": 2171482413, "PaperTitle": "the cheri capability model revisiting risc in an age of risk", "Year": 2014, "CitationCount": 68, "EstimatedCitation": 118, "Affiliations": ["university of cambridge", "sri international", "university of cambridge", "university of cambridge", "university of cambridge", "university of cambridge", "google", "sri international", "university of cambridge", "university of cambridge"]}], "source": "ES"}, {"DBLP title": "CODOMs: Protecting software with Code-centric memory Domains.", "DBLP authors": ["Llu\u00eds Vilanova", "Muli Ben-Yehuda", "Nacho Navarro", "Yoav Etsion", "Mateo Valero"], "year": 2014, "MAG papers": [{"PaperId": 2131660501, "PaperTitle": "codoms protecting software with code centric memory domains", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["technion israel institute of technology", "technion israel institute of technology", "technion israel institute of technology", "barcelona supercomputing center", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "EOLE: Paving the way for an effective implementation of value prediction.", "DBLP authors": ["Arthur Perais", "Andr\u00e9 Seznec"], "year": 2014, "MAG papers": [{"PaperId": 2157980128, "PaperTitle": "eole paving the way for an effective implementation of value prediction", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["french institute for research in computer science and automation", "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "Improving the energy efficiency of Big Cores.", "DBLP authors": ["Kenneth Czechowski", "Victor W. Lee", "Ed Grochowski", "Ronny Ronen", "Ronak Singhal", "Richard W. Vuduc", "Pradeep Dubey"], "year": 2014, "MAG papers": [{"PaperId": 2149675621, "PaperTitle": "improving the energy efficiency of big cores", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["intel", "georgia institute of technology", "intel", "intel", "intel", "intel", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "General-purpose code acceleration with limited-precision analog computation.", "DBLP authors": ["Ren\u00e9e St. Amant", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh", "Arjang Hassibi", "Luis Ceze", "Doug Burger"], "year": 2014, "MAG papers": [{"PaperId": 2166250385, "PaperTitle": "general purpose code acceleration with limited precision analog computation", "Year": 2014, "CitationCount": 74, "EstimatedCitation": 144, "Affiliations": ["university of texas at austin", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "university of texas at austin", "microsoft", "georgia institute of technology", "university of washington"]}], "source": "ES"}, {"DBLP title": "Race Logic: A hardware acceleration for dynamic programming algorithms.", "DBLP authors": ["Advait Madhavan", "Timothy Sherwood", "Dmitri B. Strukov"], "year": 2014, "MAG papers": [{"PaperId": 2128830021, "PaperTitle": "race logic a hardware acceleration for dynamic programming algorithms", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Eliminating redundant fragment shader executions on a mobile GPU via hardware memoization.", "DBLP authors": ["Jose-Maria Arnau", "Joan-Manuel Parcerisa", "Polychronis Xekalakis"], "year": 2014, "MAG papers": [{"PaperId": 2097652499, "PaperTitle": "eliminating redundant fragment shader executions on a mobile gpu via hardware memoization", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "intel"]}], "source": "ES"}, {"DBLP title": "WebCore: Architectural support for mobile Web browsing.", "DBLP authors": ["Yuhao Zhu", "Vijay Janapa Reddi"], "year": 2014, "MAG papers": [], "source": null}]