Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Oct 18 16:04:09 2022
| Host         : Kage running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.578        0.000                      0                   41        0.251        0.000                      0                   41        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.578        0.000                      0                   41        0.251        0.000                      0                   41        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 2.258ns (51.384%)  route 2.136ns (48.616%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.718     5.321    counter/CLK
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  counter/tick_reg[0]/Q
                         net (fo=35, routed)          1.278     7.054    counter/tick[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.649 r  counter/tick0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.649    counter/tick0_carry_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  counter/tick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.766    counter/tick0_carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  counter/tick0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.883    counter/tick0_carry__1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  counter/tick0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.000    counter/tick0_carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  counter/tick0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.117    counter/tick0_carry__3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  counter/tick0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.234    counter/tick0_carry__4_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.549 r  counter/tick0_carry__5/O[3]
                         net (fo=1, routed)           0.859     9.408    counter/data0[28]
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.307     9.715 r  counter/tick[28]_i_1/O
                         net (fo=1, routed)           0.000     9.715    counter/tick_0[28]
    SLICE_X3Y85          FDCE                                         r  counter/tick_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.600    15.023    counter/CLK
    SLICE_X3Y85          FDCE                                         r  counter/tick_reg[28]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.031    15.293    counter/tick_reg[28]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 2.141ns (50.054%)  route 2.136ns (49.946%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.718     5.321    counter/CLK
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  counter/tick_reg[0]/Q
                         net (fo=35, routed)          1.278     7.054    counter/tick[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.649 r  counter/tick0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.649    counter/tick0_carry_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  counter/tick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.766    counter/tick0_carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  counter/tick0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.883    counter/tick0_carry__1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  counter/tick0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.000    counter/tick0_carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  counter/tick0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.117    counter/tick0_carry__3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.432 r  counter/tick0_carry__4/O[3]
                         net (fo=1, routed)           0.859     9.291    counter/data0[24]
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.307     9.598 r  counter/tick[24]_i_1/O
                         net (fo=1, routed)           0.000     9.598    counter/tick_0[24]
    SLICE_X3Y84          FDCE                                         r  counter/tick_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.599    15.022    counter/CLK
    SLICE_X3Y84          FDCE                                         r  counter/tick_reg[24]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.031    15.292    counter/tick_reg[24]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 2.176ns (51.232%)  route 2.071ns (48.768%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.718     5.321    counter/CLK
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  counter/tick_reg[0]/Q
                         net (fo=35, routed)          1.278     7.054    counter/tick[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.649 r  counter/tick0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.649    counter/tick0_carry_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  counter/tick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.766    counter/tick0_carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  counter/tick0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.883    counter/tick0_carry__1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  counter/tick0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.000    counter/tick0_carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  counter/tick0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.117    counter/tick0_carry__3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  counter/tick0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.234    counter/tick0_carry__4_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.473 r  counter/tick0_carry__5/O[2]
                         net (fo=1, routed)           0.794     9.267    counter/data0[27]
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.301     9.568 r  counter/tick[27]_i_1/O
                         net (fo=1, routed)           0.000     9.568    counter/tick_0[27]
    SLICE_X1Y85          FDCE                                         r  counter/tick_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.600    15.023    counter/CLK
    SLICE_X1Y85          FDCE                                         r  counter/tick_reg[27]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDCE (Setup_fdce_C_D)        0.029    15.291    counter/tick_reg[27]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 2.267ns (53.591%)  route 1.963ns (46.409%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.718     5.321    counter/CLK
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  counter/tick_reg[0]/Q
                         net (fo=35, routed)          1.278     7.054    counter/tick[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.649 r  counter/tick0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.649    counter/tick0_carry_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  counter/tick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.766    counter/tick0_carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  counter/tick0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.883    counter/tick0_carry__1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  counter/tick0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.000    counter/tick0_carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  counter/tick0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.117    counter/tick0_carry__3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  counter/tick0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.234    counter/tick0_carry__4_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  counter/tick0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.351    counter/tick0_carry__5_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.570 r  counter/tick0_carry__6/O[0]
                         net (fo=1, routed)           0.685     9.256    counter/data0[29]
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.295     9.551 r  counter/tick[29]_i_1/O
                         net (fo=1, routed)           0.000     9.551    counter/tick_0[29]
    SLICE_X3Y86          FDCE                                         r  counter/tick_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.600    15.023    counter/CLK
    SLICE_X3Y86          FDCE                                         r  counter/tick_reg[29]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.029    15.291    counter/tick_reg[29]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 2.265ns (54.977%)  route 1.855ns (45.023%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.718     5.321    counter/CLK
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  counter/tick_reg[0]/Q
                         net (fo=35, routed)          1.278     7.054    counter/tick[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.649 r  counter/tick0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.649    counter/tick0_carry_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  counter/tick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.766    counter/tick0_carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  counter/tick0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.883    counter/tick0_carry__1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  counter/tick0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.000    counter/tick0_carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  counter/tick0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.117    counter/tick0_carry__3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  counter/tick0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.234    counter/tick0_carry__4_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.557 r  counter/tick0_carry__5/O[1]
                         net (fo=1, routed)           0.577     9.135    counter/data0[26]
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.306     9.441 r  counter/tick[26]_i_1/O
                         net (fo=1, routed)           0.000     9.441    counter/tick_0[26]
    SLICE_X3Y85          FDCE                                         r  counter/tick_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.600    15.023    counter/CLK
    SLICE_X3Y85          FDCE                                         r  counter/tick_reg[26]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.031    15.293    counter/tick_reg[26]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 2.150ns (52.271%)  route 1.963ns (47.729%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.718     5.321    counter/CLK
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  counter/tick_reg[0]/Q
                         net (fo=35, routed)          1.278     7.054    counter/tick[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.649 r  counter/tick0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.649    counter/tick0_carry_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  counter/tick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.766    counter/tick0_carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  counter/tick0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.883    counter/tick0_carry__1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  counter/tick0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.000    counter/tick0_carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  counter/tick0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.117    counter/tick0_carry__3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  counter/tick0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.234    counter/tick0_carry__4_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.453 r  counter/tick0_carry__5/O[0]
                         net (fo=1, routed)           0.685     9.139    counter/data0[25]
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.295     9.434 r  counter/tick[25]_i_1/O
                         net (fo=1, routed)           0.000     9.434    counter/tick_0[25]
    SLICE_X3Y85          FDCE                                         r  counter/tick_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.600    15.023    counter/CLK
    SLICE_X3Y85          FDCE                                         r  counter/tick_reg[25]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.029    15.291    counter/tick_reg[25]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 2.033ns (49.437%)  route 2.079ns (50.563%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.718     5.321    counter/CLK
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  counter/tick_reg[0]/Q
                         net (fo=35, routed)          1.278     7.054    counter/tick[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.649 r  counter/tick0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.649    counter/tick0_carry_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  counter/tick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.766    counter/tick0_carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  counter/tick0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.883    counter/tick0_carry__1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  counter/tick0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.000    counter/tick0_carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  counter/tick0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.117    counter/tick0_carry__3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.336 r  counter/tick0_carry__4/O[0]
                         net (fo=1, routed)           0.802     9.138    counter/data0[21]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.295     9.433 r  counter/tick[21]_i_1/O
                         net (fo=1, routed)           0.000     9.433    counter/tick_0[21]
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.599    15.022    counter/CLK
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[21]/C
                         clock pessimism              0.299    15.321    
                         clock uncertainty           -0.035    15.285    
    SLICE_X1Y84          FDCE (Setup_fdce_C_D)        0.029    15.314    counter/tick_reg[21]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 2.382ns (58.513%)  route 1.689ns (41.487%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.718     5.321    counter/CLK
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  counter/tick_reg[0]/Q
                         net (fo=35, routed)          1.278     7.054    counter/tick[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.649 r  counter/tick0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.649    counter/tick0_carry_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  counter/tick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.766    counter/tick0_carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  counter/tick0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.883    counter/tick0_carry__1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  counter/tick0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.000    counter/tick0_carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  counter/tick0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.117    counter/tick0_carry__3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  counter/tick0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.234    counter/tick0_carry__4_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  counter/tick0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.351    counter/tick0_carry__5_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.674 r  counter/tick0_carry__6/O[1]
                         net (fo=1, routed)           0.411     9.086    counter/data0[30]
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.306     9.392 r  counter/tick[30]_i_1/O
                         net (fo=1, routed)           0.000     9.392    counter/tick_0[30]
    SLICE_X3Y86          FDCE                                         r  counter/tick_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.600    15.023    counter/CLK
    SLICE_X3Y86          FDCE                                         r  counter/tick_reg[30]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.031    15.293    counter/tick_reg[30]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 counter/tick_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.828ns (21.533%)  route 3.017ns (78.467%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.718     5.321    counter/CLK
    SLICE_X3Y84          FDCE                                         r  counter/tick_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  counter/tick_reg[24]/Q
                         net (fo=2, routed)           0.670     6.447    counter/tick[24]
    SLICE_X3Y84          LUT4 (Prop_lut4_I2_O)        0.124     6.571 f  counter/tick[32]_i_9/O
                         net (fo=1, routed)           0.403     6.974    counter/tick[32]_i_9_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.124     7.098 f  counter/tick[32]_i_5/O
                         net (fo=34, routed)          1.565     8.663    counter/tick[32]_i_5_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I4_O)        0.124     8.787 r  counter/Q[3]_i_1/O
                         net (fo=4, routed)           0.379     9.166    counter/Q
    SLICE_X2Y78          FDCE                                         r  counter/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.593    15.016    counter/CLK
    SLICE_X2Y78          FDCE                                         r  counter/Q_reg[0]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDCE (Setup_fdce_C_CE)      -0.169    15.086    counter/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 counter/tick_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.828ns (21.533%)  route 3.017ns (78.467%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.718     5.321    counter/CLK
    SLICE_X3Y84          FDCE                                         r  counter/tick_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  counter/tick_reg[24]/Q
                         net (fo=2, routed)           0.670     6.447    counter/tick[24]
    SLICE_X3Y84          LUT4 (Prop_lut4_I2_O)        0.124     6.571 f  counter/tick[32]_i_9/O
                         net (fo=1, routed)           0.403     6.974    counter/tick[32]_i_9_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.124     7.098 f  counter/tick[32]_i_5/O
                         net (fo=34, routed)          1.565     8.663    counter/tick[32]_i_5_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I4_O)        0.124     8.787 r  counter/Q[3]_i_1/O
                         net (fo=4, routed)           0.379     9.166    counter/Q
    SLICE_X2Y78          FDCE                                         r  counter/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.593    15.016    counter/CLK
    SLICE_X2Y78          FDCE                                         r  counter/Q_reg[1]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDCE (Setup_fdce_C_CE)      -0.169    15.086    counter/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                  5.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.159%)  route 0.171ns (47.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.519    counter/CLK
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  counter/tick_reg[0]/Q
                         net (fo=35, routed)          0.171     1.831    counter/tick[0]
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  counter/tick[23]_i_1/O
                         net (fo=1, routed)           0.000     1.876    counter/tick_0[23]
    SLICE_X3Y84          FDCE                                         r  counter/tick_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.871     2.036    counter/CLK
    SLICE_X3Y84          FDCE                                         r  counter/tick_reg[23]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y84          FDCE (Hold_fdce_C_D)         0.092     1.625    counter/tick_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.013%)  route 0.172ns (47.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.519    counter/CLK
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  counter/tick_reg[0]/Q
                         net (fo=35, routed)          0.172     1.832    counter/tick[0]
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.045     1.877 r  counter/tick[22]_i_1/O
                         net (fo=1, routed)           0.000     1.877    counter/tick_0[22]
    SLICE_X3Y84          FDCE                                         r  counter/tick_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.871     2.036    counter/CLK
    SLICE_X3Y84          FDCE                                         r  counter/tick_reg[22]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y84          FDCE (Hold_fdce_C_D)         0.091     1.624    counter/tick_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.513    counter/CLK
    SLICE_X2Y78          FDCE                                         r  counter/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  counter/Q_reg[2]/Q
                         net (fo=11, routed)          0.198     1.876    counter/Q_reg__0[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.043     1.919 r  counter/Q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.919    counter/p_0_in[3]
    SLICE_X2Y78          FDCE                                         r  counter/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.865     2.030    counter/CLK
    SLICE_X2Y78          FDCE                                         r  counter/Q_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.131     1.644    counter/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 counter/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.513    counter/CLK
    SLICE_X2Y78          FDCE                                         r  counter/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  counter/Q_reg[2]/Q
                         net (fo=11, routed)          0.198     1.876    counter/Q_reg__0[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.045     1.921 r  counter/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.921    counter/p_0_in[2]
    SLICE_X2Y78          FDCE                                         r  counter/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.865     2.030    counter/CLK
    SLICE_X2Y78          FDCE                                         r  counter/Q_reg[2]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.120     1.633    counter/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (44.988%)  route 0.227ns (55.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.519    counter/CLK
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  counter/tick_reg[0]/Q
                         net (fo=35, routed)          0.227     1.888    counter/tick[0]
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.045     1.933 r  counter/tick[13]_i_1/O
                         net (fo=1, routed)           0.000     1.933    counter/tick_0[13]
    SLICE_X1Y82          FDCE                                         r  counter/tick_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    counter/CLK
    SLICE_X1Y82          FDCE                                         r  counter/tick_reg[13]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X1Y82          FDCE (Hold_fdce_C_D)         0.091     1.622    counter/tick_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.506%)  route 0.252ns (57.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.519    counter/CLK
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  counter/tick_reg[0]/Q
                         net (fo=35, routed)          0.252     1.912    counter/tick[0]
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.045     1.957 r  counter/tick[19]_i_1/O
                         net (fo=1, routed)           0.000     1.957    counter/tick_0[19]
    SLICE_X3Y83          FDCE                                         r  counter/tick_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.035    counter/CLK
    SLICE_X3Y83          FDCE                                         r  counter/tick_reg[19]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y83          FDCE (Hold_fdce_C_D)         0.092     1.624    counter/tick_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.409%)  route 0.253ns (57.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.519    counter/CLK
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  counter/tick_reg[0]/Q
                         net (fo=35, routed)          0.253     1.913    counter/tick[0]
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.045     1.958 r  counter/tick[17]_i_1/O
                         net (fo=1, routed)           0.000     1.958    counter/tick_0[17]
    SLICE_X3Y83          FDCE                                         r  counter/tick_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.035    counter/CLK
    SLICE_X3Y83          FDCE                                         r  counter/tick_reg[17]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y83          FDCE (Hold_fdce_C_D)         0.091     1.623    counter/tick_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.024%)  route 0.257ns (57.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.519    counter/CLK
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  counter/tick_reg[0]/Q
                         net (fo=35, routed)          0.257     1.917    counter/tick[0]
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.045     1.962 r  counter/tick[24]_i_1/O
                         net (fo=1, routed)           0.000     1.962    counter/tick_0[24]
    SLICE_X3Y84          FDCE                                         r  counter/tick_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.871     2.036    counter/CLK
    SLICE_X3Y84          FDCE                                         r  counter/tick_reg[24]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y84          FDCE (Hold_fdce_C_D)         0.092     1.625    counter/tick_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 counter/tick_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.231ns (52.136%)  route 0.212ns (47.864%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.516    counter/CLK
    SLICE_X1Y81          FDCE                                         r  counter/tick_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  counter/tick_reg[9]/Q
                         net (fo=2, routed)           0.107     1.765    counter/tick[9]
    SLICE_X3Y81          LUT5 (Prop_lut5_I2_O)        0.045     1.810 r  counter/tick[32]_i_2/O
                         net (fo=34, routed)          0.105     1.914    counter/tick[32]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.045     1.959 r  counter/tick[10]_i_1/O
                         net (fo=1, routed)           0.000     1.959    counter/tick_0[10]
    SLICE_X3Y81          FDCE                                         r  counter/tick_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.868     2.033    counter/CLK
    SLICE_X3Y81          FDCE                                         r  counter/tick_reg[10]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X3Y81          FDCE (Hold_fdce_C_D)         0.092     1.622    counter/tick_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.267%)  route 0.276ns (59.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.519    counter/CLK
    SLICE_X1Y84          FDCE                                         r  counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  counter/tick_reg[0]/Q
                         net (fo=35, routed)          0.276     1.936    counter/tick[0]
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.981 r  counter/tick[27]_i_1/O
                         net (fo=1, routed)           0.000     1.981    counter/tick_0[27]
    SLICE_X1Y85          FDCE                                         r  counter/tick_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.872     2.037    counter/CLK
    SLICE_X1Y85          FDCE                                         r  counter/tick_reg[27]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.091     1.625    counter/tick_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.356    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     counter/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     counter/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     counter/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     counter/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     counter/tick_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     counter/tick_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     counter/tick_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     counter/tick_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y82     counter/tick_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     counter/tick_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     counter/tick_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     counter/tick_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     counter/tick_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     counter/tick_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     counter/tick_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     counter/tick_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     counter/tick_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     counter/tick_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     counter/tick_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     counter/tick_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     counter/tick_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     counter/tick_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     counter/tick_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     counter/tick_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     counter/tick_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     counter/tick_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     counter/tick_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     counter/tick_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     counter/Q_reg[0]/C



