/*
** x86/x64 IR assembler (SSA IR -> machine code).
** Copyright (C) 2005-2026 Mike Pall. See Copyright Notice in luajit.h
*/

#include "lj_gc2.h"

/* -- Guard handling ------------------------------------------------------ */

#if LJ_TARGET_X64 && (defined(__linux__) || LJ_TARGET_OSX)
#define LJ_HAS_X64_MT_JIT_HELPERS 1
#else
#define LJ_HAS_X64_MT_JIT_HELPERS 0
#endif

/* Generate an exit stub group at the bottom of the reserved MCode memory. */
static MCode *asm_exitstub_gen(ASMState *as, ExitNo group)
{
  ExitNo i, groupofs = (group*EXITSTUBS_PER_GROUP) & 0xff;
  MCode *target = (MCode *)(void *)lj_vm_exit_handler;
  MCode *mxp = as->mcbot;
  MCode *mxpstart = mxp;
  if (mxp + ((2+2)*EXITSTUBS_PER_GROUP +
	     (LJ_GC64 ? 0 : 8) +
	     (LJ_64 ? 6 : 5)) >= as->mctop)
    asm_mclimit(as);
  /* Push low byte of exitno for each exit stub. */
  asm_mcode_u8(as, &mxp, XI_PUSHi8);
  asm_mcode_u8(as, &mxp, (MCode)groupofs);
  for (i = 1; i < EXITSTUBS_PER_GROUP; i++) {
    asm_mcode_u8(as, &mxp, XI_JMPs);
    asm_mcode_u8(as, &mxp, (MCode)((2+2)*(EXITSTUBS_PER_GROUP - i) - 2));
    asm_mcode_u8(as, &mxp, XI_PUSHi8);
    asm_mcode_u8(as, &mxp, (MCode)(groupofs + i));
  }
  /* Push the high byte of the exitno for each exit stub group. */
  asm_mcode_u8(as, &mxp, XI_PUSHi8);
  asm_mcode_u8(as, &mxp, (MCode)((group*EXITSTUBS_PER_GROUP)>>8));
  /* Jump to exit handler which fills in the ExitState. */
  if (jmprel_ok(mxp + 5, target)) {  /* Direct jump. */
    asm_mcode_u8(as, &mxp, XI_JMP);
    asm_mcode_i32(as, &mxp, jmprel(as->J, mxp + 4, target));
  } else { /* RIP-relative indirect jump. */
    asm_mcode_u8(as, &mxp, XI_GROUP5);
    asm_mcode_u8(as, &mxp, XM_OFS0 + (XOg_JMP<<3) + RID_EBP);
    asm_mcode_i32(as, &mxp,
      (int32_t)((group ? as->J->exitstubgroup[0] : mxpstart) - 8 - (mxp + 4)));
  }
  /* Commit the code for this group (even if assembly fails later on). */
  lj_mcode_commitbot(as->J, mxp);
  as->mcbot = mxp;
  as->mclim = as->mcbot + MCLIM_REDZONE;
  return mxpstart;
}

#if LJ_64
/* Generate per-trace exit indirection stubs. */
static void asm_exitstub_trace_setup(ASMState *as, ExitNo nexits)
{
  GCtrace *T = as->T;
  MCode *mxp = as->mcbot;
  ExitNo i;
  if (nexits == 0)
    return;
#if LJ_TARGET_X64 && defined(__linux__)
  while ((uintptr_t)mxp & 7) asm_mcode_u8(as, &mxp, XI_INT3);
  if (mxp + nexits*(sizeof(MCode *) + EXITSTUB_TRACE_SPACING) >= as->mctop)
    asm_mclimit(as);
  T->exittab = (MCode **)lj_mcode_rw(as->J, mxp);
  trace_exittab_mcode_set(T);
  for (i = 0; i < nexits; i++)
    trace_exittarget_rel(T, i, exitstub_addr(as->J, i));
  mxp += nexits*sizeof(MCode *);
  T->exitstub = mxp;
  for (i = 0; i < nexits; i++) {
    MCode *stub = mxp;
    MCode *slot = (MCode *)T->exitstub - nexits*sizeof(MCode *) +
		  i*sizeof(MCode *);
    int32_t disp = (int32_t)(slot - (stub + 6));
    asm_mcode_u8(as, &mxp, XI_GROUP5);
    asm_mcode_u8(as, &mxp, MODRM(XM_OFS0, XOg_JMP, RID_RIP));
    asm_mcode_i32(as, &mxp, disp);
    while (mxp < stub + EXITSTUB_TRACE_SPACING)
      asm_mcode_u8(as, &mxp, XI_INT3);
    lj_assertA(mxp == T->exitstub + EXITSTUB_TRACE_SPACING*(i+1),
	       "bad trace exit stub size");
  }
#else
  if (T->exittab == NULL)
    T->exittab = lj_mem_newvec(as->J->L, nexits, MCode *);
  trace_exittab_mcode_clear(T);
  while ((uintptr_t)mxp & 7) asm_mcode_u8(as, &mxp, XI_INT3);
  if (mxp + nexits*EXITSTUB_TRACE_SPACING >= as->mctop)
    asm_mclimit(as);
  T->exitstub = mxp;
  for (i = 0; i < nexits; i++) {
    uint64_t slotaddr = (uint64_t)(uintptr_t)&T->exittab[i];
    trace_exittarget_rel(T, i, exitstub_addr(as->J, i));
    asm_mcode_u8(as, &mxp, XI_PUSH + RID_EAX);
    asm_mcode_u8(as, &mxp, 0x48);
    asm_mcode_u8(as, &mxp, 0xa1);  /* mov rax, moffs64 */
    asm_mcode_mem(as, &mxp, &slotaddr, sizeof(slotaddr));
    asm_mcode_u8(as, &mxp, 0x48);
    asm_mcode_u8(as, &mxp, 0x87);
    asm_mcode_u8(as, &mxp, 0x04);
    asm_mcode_u8(as, &mxp, 0x24);
    asm_mcode_u8(as, &mxp, 0xc3);  /* xchg [rsp], rax; ret */
    lj_assertA(mxp == T->exitstub + EXITSTUB_TRACE_SPACING*(i+1),
	       "bad trace exit stub size");
  }
#endif
  lj_mcode_commitbot(as->J, mxp);
  as->mcbot = mxp;
  as->mclim = as->mcbot + MCLIM_REDZONE;
}
#endif

/* Setup all needed exit stubs. */
static void asm_exitstub_setup(ASMState *as, ExitNo nexits)
{
  ExitNo i;
  if (nexits >= EXITSTUBS_PER_GROUP*LJ_MAX_EXITSTUBGR)
    lj_trace_err(as->J, LJ_TRERR_SNAPOV);
#if LJ_64
  if (as->J->exitstubgroup[0] == NULL) {
    /* Store the two potentially out-of-range targets below group 0. */
    MCode *mxp = as->mcbot;
    while ((uintptr_t)mxp & 7) asm_mcode_u8(as, &mxp, XI_INT3);
    asm_mcode_ptr(as, &mxp, (void *)lj_vm_exit_interp);
    asm_mcode_ptr(as, &mxp, (void *)lj_vm_exit_handler);
    as->mcbot = mxp;  /* Don't bother to commit, done in asm_exitstub_gen. */
  }
#endif
  for (i = 0; i < (nexits+EXITSTUBS_PER_GROUP-1)/EXITSTUBS_PER_GROUP; i++)
    if (as->J->exitstubgroup[i] == NULL)
      as->J->exitstubgroup[i] = asm_exitstub_gen(as, i);
#if LJ_64
  asm_exitstub_trace_setup(as, nexits);
#endif
}

/* Emit conditional branch to exit for guard.
** It's important to emit this *after* all registers have been allocated,
** because rematerializations may invalidate the flags.
*/
static void asm_guardcc(ASMState *as, int cc)
{
#if LJ_64
  MCode *target = exitstub_trace_addr(as->T, as->snapno);
#else
  MCode *target = exitstub_addr(as->J, as->snapno);
#endif
  MCode *p = as->mcp;
  if (LJ_UNLIKELY(p == as->invmcp)) {
    as->loopinv = 1;
    asm_mcode_put_i32(as, p+1, jmprel(as->J, p+5, target));
    target = p;
    cc ^= 1;
    if (as->realign) {
      if (LJ_GC64 && LJ_UNLIKELY(as->mrm.base == RID_RIP))
	as->mrm.ofs += 2;  /* Fixup RIP offset for pending fused load. */
      emit_sjcc(as, cc, target);
      return;
    }
  }
  if (LJ_GC64 && LJ_UNLIKELY(as->mrm.base == RID_RIP))
    as->mrm.ofs += 6;  /* Fixup RIP offset for pending fused load. */
  emit_jcc(as, cc, target);
}

/* -- Memory operand fusion ----------------------------------------------- */

/* Limit linear search to this distance. Avoids O(n^2) behavior. */
#define CONFLICT_SEARCH_LIM	31

/* Check if a reference is a signed 32 bit constant. */
static int asm_isk32(ASMState *as, IRRef ref, int32_t *k)
{
  if (irref_isk(ref)) {
    IRIns *ir = IR(ref);
    if (ir->o == IR_KNULL || !irt_is64(ir->t)) {
      *k = ir->i;
      return 1;
    } else if (checki32((int64_t)ir_k64(ir)->u64)) {
      *k = (int32_t)ir_k64(ir)->u64;
      return 1;
    }
  }
  return 0;
}

/* Check if there's no conflicting instruction between curins and ref.
** Also avoid fusing loads if there are multiple references.
*/
static int noconflict(ASMState *as, IRRef ref, IROp conflict, int check)
{
  IRIns *ir = as->ir;
  IRRef i = as->curins;
  if (i > ref + CONFLICT_SEARCH_LIM)
    return 0;  /* Give up, ref is too far away. */
  while (--i > ref) {
    if (ir[i].o == conflict)
      return 0;  /* Conflict found. */
    else if ((check & 1) && (ir[i].o == IR_NEWREF || ir[i].o == IR_CALLS))
      return 0;
    else if ((check & 2) && (ir[i].op1 == ref || ir[i].op2 == ref))
      return 0;
  }
  return 1;  /* Ok, no conflict. */
}

/* Fuse array base into memory operand. */
static IRRef asm_fuseabase(ASMState *as, IRRef ref)
{
  IRIns *irb = IR(ref);
  as->mrm.ofs = 0;
  if (irb->o == IR_FLOAD) {
    IRIns *ira = IR(irb->op1);
    lj_assertA(irb->op2 == IRFL_TAB_ARRAY, "expected FLOAD TAB_ARRAY");
    /* We can avoid the FLOAD of t->array for colocated arrays. */
    if (ira->o == IR_TNEW && ira->op1 <= LJ_MAX_COLOSIZE &&
	!neverfuse(as) && noconflict(as, irb->op1, IR_NEWREF, 0)) {
      as->mrm.ofs = (int32_t)sizeof(GCtab);  /* Ofs to colocated array. */
      return irb->op1;  /* Table obj. */
    }
  } else if (irb->o == IR_ADD && irref_isk(irb->op2)) {
    /* Fuse base offset (vararg load). */
    IRIns *irk = IR(irb->op2);
    as->mrm.ofs = irk->o == IR_KINT ? irk->i : (int32_t)ir_kint64(irk)->u64;
    return irb->op1;
  }
  return ref;  /* Otherwise use the given array base. */
}

/* Fuse array reference into memory operand. */
static void asm_fusearef(ASMState *as, IRIns *ir, RegSet allow)
{
  IRIns *irx;
  lj_assertA(ir->o == IR_AREF, "expected AREF");
  as->mrm.base = (uint8_t)ra_alloc1(as, asm_fuseabase(as, ir->op1), allow);
  irx = IR(ir->op2);
  if (irref_isk(ir->op2)) {
    as->mrm.ofs += 8*irx->i;
    as->mrm.idx = RID_NONE;
  } else {
    rset_clear(allow, as->mrm.base);
    as->mrm.scale = XM_SCALE8;
    /* Fuse a constant ADD (e.g. t[i+1]) into the offset.
    ** Doesn't help much without ABCelim, but reduces register pressure.
    */
    if (!LJ_64 &&  /* Has bad effects with negative index on x64. */
	mayfuse(as, ir->op2) && ra_noreg(irx->r) &&
	irx->o == IR_ADD && irref_isk(irx->op2)) {
      as->mrm.ofs += 8*IR(irx->op2)->i;
      as->mrm.idx = (uint8_t)ra_alloc1(as, irx->op1, allow);
    } else {
      as->mrm.idx = (uint8_t)ra_alloc1(as, ir->op2, allow);
    }
  }
}

/* Fuse array/hash/upvalue reference into memory operand.
** Caveat: this may allocate GPRs for the base/idx registers. Be sure to
** pass the final allow mask, excluding any GPRs used for other inputs.
** In particular: 2-operand GPR instructions need to call ra_dest() first!
*/
static void asm_fuseahuref(ASMState *as, IRRef ref, RegSet allow)
{
  IRIns *ir = IR(ref);
  if (ra_noreg(ir->r)) {
    switch ((IROp)ir->o) {
    case IR_AREF:
      if (mayfuse(as, ref)) {
	asm_fusearef(as, ir, allow);
	return;
      }
      break;
    case IR_HREFK:
      if (mayfuse(as, ref)) {
	as->mrm.base = (uint8_t)ra_alloc1(as, ir->op1, allow);
	as->mrm.ofs = (int32_t)(IR(ir->op2)->op2 * sizeof(Node));
	as->mrm.idx = RID_NONE;
	return;
      }
      break;
    case IR_UREFC:
      if (irref_isk(ir->op1)) {
	GCupval *uv = IR(ir->op1)->o == IR_KPTR ?
		      (GCupval *)ir_kptr(IR(ir->op1)) :
		      func_uv_acq(&ir_kfunc(IR(ir->op1))->l, (ir->op2 >> 8));
	const void *tv = &uv->tv;
	if (checki32((intptr_t)tv)) {
	  as->mrm.ofs = ptr2addr(tv);
	  as->mrm.base = RID_NONE;
	  as->mrm.idx = RID_NONE;
	  return;
	} else if (checki32(mcpofs(as, tv)) && checki32(mctopofs(as, tv))) {
	  as->mrm.ofs = (int32_t)mcpofs(as, tv);
	  as->mrm.base = RID_RIP;
	  as->mrm.idx = RID_NONE;
	  return;
	}
      }
      break;
    case IR_TMPREF:
      as->mrm.ofs = (ir->op2 & (IRTMPREF_IN2|IRTMPREF_OUT2)) ?
	DISPATCH_TG(tmptv2) : DISPATCH_TG(tmptv);
      as->mrm.base = RID_DISPATCH;
      as->mrm.idx = RID_NONE;
      return;
    default:
      break;
    }
  }
  as->mrm.base = (uint8_t)ra_alloc1(as, ref, allow);
  as->mrm.ofs = 0;
  as->mrm.idx = RID_NONE;
}

static const void *asm_ggfrefaddr(ASMState *as, const IRIns *ir)
{
  return (const char *)J2GG(as->J) + ((uintptr_t)ir->op2 << 2);
}

static int asm_fuseggfref(ASMState *as, const IRIns *ir)
{
  const void *p = asm_ggfrefaddr(as, ir);
  if (checki32((intptr_t)p)) {
    as->mrm.ofs = ptr2addr(p);
    as->mrm.base = RID_NONE;
    as->mrm.idx = RID_NONE;
    return 1;
  } else if (checki32(mcpofs(as, p)) && checki32(mctopofs(as, p))) {
    as->mrm.ofs = (int32_t)mcpofs(as, p);
    as->mrm.base = RID_RIP;
    as->mrm.idx = RID_NONE;
    return 1;
  }
  return 0;
}

/* Fuse FLOAD/FREF reference into memory operand. */
static void asm_fusefref(ASMState *as, IRIns *ir, RegSet allow)
{
  lj_assertA(ir->o == IR_FLOAD || ir->o == IR_FREF,
	     "bad IR op %d", ir->o);
  as->mrm.idx = RID_NONE;
  if (ir->op1 == REF_NIL) {  /* FLOAD from GG_State with offset. */
    if (!asm_fuseggfref(as, ir)) {
      setintV(&as->J->errinfo, ir->o);
      lj_trace_err_info(as->J, LJ_TRERR_NYIIR);
    }
    return;
  }
  as->mrm.ofs = field_ofs[ir->op2];
  if (irref_isk(ir->op1)) {
    IRIns *op1 = IR(ir->op1);
    if (op1->o == IR_KPTR || op1->o == IR_KKPTR) {
      const char *p = (const char *)ir_kptr(op1) + as->mrm.ofs;
      if (checki32((intptr_t)p)) {
	as->mrm.ofs = ptr2addr(p);
	as->mrm.base = RID_NONE;
	return;
      } else if (checki32(mcpofs(as, p)) && checki32(mctopofs(as, p))) {
	as->mrm.ofs = (int32_t)mcpofs(as, p);
	as->mrm.base = RID_RIP;
	return;
      }
    }
  }
  as->mrm.base = (uint8_t)ra_alloc1(as, ir->op1, allow);
}

/* Fuse string reference into memory operand. */
static void asm_fusestrref(ASMState *as, IRIns *ir, RegSet allow)
{
  IRIns *irr;
  lj_assertA(ir->o == IR_STRREF, "bad IR op %d", ir->o);
  as->mrm.base = as->mrm.idx = RID_NONE;
  as->mrm.scale = XM_SCALE1;
  as->mrm.ofs = sizeof(GCstr);
  {
    Reg r = ra_alloc1(as, ir->op1, allow);
    rset_clear(allow, r);
    as->mrm.base = (uint8_t)r;
  }
  irr = IR(ir->op2);
  if (irref_isk(ir->op2)) {
    as->mrm.ofs += irr->i;
  } else {
    Reg r;
    /* Fuse a constant add into the offset, e.g. string.sub(s, i+10). */
    if (!LJ_64 &&  /* Has bad effects with negative index on x64. */
	mayfuse(as, ir->op2) && irr->o == IR_ADD && irref_isk(irr->op2)) {
      as->mrm.ofs += IR(irr->op2)->i;
      r = ra_alloc1(as, irr->op1, allow);
    } else {
      r = ra_alloc1(as, ir->op2, allow);
    }
    if (as->mrm.base == RID_NONE)
      as->mrm.base = (uint8_t)r;
    else
      as->mrm.idx = (uint8_t)r;
  }
}

static void asm_fusexref(ASMState *as, IRRef ref, RegSet allow)
{
  IRIns *ir = IR(ref);
  as->mrm.idx = RID_NONE;
  if (ir->o == IR_KPTR || ir->o == IR_KKPTR) {
    const void *p = ir_kptr(ir);
    if (checki32((intptr_t)p)) {
      as->mrm.ofs = ptr2addr(p);
      as->mrm.base = RID_NONE;
      return;
    } else if (checki32(mcpofs(as, p)) && checki32(mctopofs(as, p))) {
      as->mrm.ofs = (int32_t)mcpofs(as, p);
      as->mrm.base = RID_RIP;
      return;
    }
    as->mrm.ofs = 0;
    as->mrm.base = (uint8_t)ra_alloc1(as, ref, allow);
    return;
  }
  if (ir->o == IR_STRREF) {
    asm_fusestrref(as, ir, allow);
  } else {
    as->mrm.ofs = 0;
    if (canfuse(as, ir) && ir->o == IR_ADD && ra_noreg(ir->r)) {
      /* Gather (base+idx*sz)+ofs as emitted by cdata ptr/array indexing. */
      IRIns *irx;
      IRRef idx;
      Reg r;
      if (asm_isk32(as, ir->op2, &as->mrm.ofs)) {  /* Recognize x+ofs. */
	ref = ir->op1;
	ir = IR(ref);
	if (!(ir->o == IR_ADD && canfuse(as, ir) && ra_noreg(ir->r)))
	  goto noadd;
      }
      as->mrm.scale = XM_SCALE1;
      idx = ir->op1;
      ref = ir->op2;
      irx = IR(idx);
      if (!(irx->o == IR_BSHL || irx->o == IR_ADD)) {  /* Try other operand. */
	idx = ir->op2;
	ref = ir->op1;
	irx = IR(idx);
      }
      if (canfuse(as, irx) && ra_noreg(irx->r)) {
	if (irx->o == IR_BSHL && irref_isk(irx->op2) && IR(irx->op2)->i <= 3) {
	  /* Recognize idx<<b with b = 0-3, corresponding to sz = (1),2,4,8. */
	  idx = irx->op1;
	  as->mrm.scale = (uint8_t)(IR(irx->op2)->i << 6);
	} else if (irx->o == IR_ADD && irx->op1 == irx->op2) {
	  /* FOLD does idx*2 ==> idx<<1 ==> idx+idx. */
	  idx = irx->op1;
	  as->mrm.scale = XM_SCALE2;
	}
      }
      r = ra_alloc1(as, idx, allow);
      rset_clear(allow, r);
      as->mrm.idx = (uint8_t)r;
    }
  noadd:
    as->mrm.base = (uint8_t)ra_alloc1(as, ref, allow);
  }
}

/* Fuse load of 64 bit IR constant into memory operand. */
static Reg asm_fuseloadk64(ASMState *as, IRIns *ir)
{
  const uint64_t *k = &ir_k64(ir)->u64;
  if (checki32((intptr_t)k)) {
    as->mrm.ofs = ptr2addr(k);
    as->mrm.base = RID_NONE;
  } else if (checki32(mcpofs(as, k)) && checki32(mcpofs(as, k+1)) &&
	     checki32(mctopofs(as, k)) && checki32(mctopofs(as, k+1))) {
    as->mrm.ofs = (int32_t)mcpofs(as, k);
    as->mrm.base = RID_RIP;
  } else {  /* Intern 64 bit constant at bottom of mcode. */
    if (ir->i) {
      lj_assertA(*k == *(uint64_t*)(as->mctop - ir->i),
		 "bad interned 64 bit constant");
    } else {
      MCode *mxp = as->mcbot;
      while ((uintptr_t)mxp & 7) asm_mcode_u8(as, &mxp, XI_INT3);
      ir->i = (int32_t)(as->mctop - mxp);
      asm_mcode_u64(as, &mxp, *k);
      as->mcbot = mxp;
      as->mclim = as->mcbot + MCLIM_REDZONE;
      lj_mcode_commitbot(as->J, as->mcbot);
    }
    as->mrm.ofs = (int32_t)mcpofs(as, as->mctop - ir->i);
    as->mrm.base = RID_RIP;
  }
  as->mrm.idx = RID_NONE;
  return RID_MRM;
}

/* Fuse load into memory operand.
**
** Important caveat: this may emit RIP-relative loads! So don't place any
** code emitters between this function and the use of its result.
** The only permitted exception is asm_guardcc().
*/
static Reg asm_fuseload(ASMState *as, IRRef ref, RegSet allow)
{
  IRIns *ir = IR(ref);
  if (ra_hasreg(ir->r)) {
    if (allow != RSET_EMPTY) {  /* Fast path. */
      ra_noweak(as, ir->r);
      return ir->r;
    }
  fusespill:
    /* Force a spill if only memory operands are allowed (asm_x87load). */
    as->mrm.base = RID_ESP;
    as->mrm.ofs = ra_spill(as, ir);
    as->mrm.idx = RID_NONE;
    return RID_MRM;
  }
  if (ir->o == IR_KNUM) {
    RegSet avail = as->freeset & ~as->modset & RSET_FPR;
    lj_assertA(allow != RSET_EMPTY, "no register allowed");
    if (!(avail & (avail-1)))  /* Fuse if less than two regs available. */
      return asm_fuseloadk64(as, ir);
  } else if (ref == REF_BASE || ir->o == IR_KINT64) {
    RegSet avail = as->freeset & ~as->modset & RSET_GPR;
    lj_assertA(allow != RSET_EMPTY, "no register allowed");
    if (!(avail & (avail-1))) {  /* Fuse if less than two regs available. */
      if (ref == REF_BASE) {
	as->mrm.ofs = DISPATCH_TG(jit_base);
	as->mrm.base = RID_DISPATCH;
	as->mrm.idx = RID_NONE;
	return RID_MRM;
      } else {
	return asm_fuseloadk64(as, ir);
      }
    }
  } else if (mayfuse(as, ref)) {
    RegSet xallow = (allow & RSET_GPR) ? allow : RSET_GPR;
    if (ir->o == IR_SLOAD) {
	      if (!(ir->op2 & (IRSLOAD_PARENT|IRSLOAD_CONVERT)) &&
		  noconflict(as, ref, IR_RETF, 2) &&
		  !irt_isaddr(ir->t)) {
		as->mrm.base = (uint8_t)ra_alloc1(as, REF_BASE, xallow);
		as->mrm.ofs = 8*((int32_t)ir->op1-1-LJ_FR2);
		as->mrm.idx = RID_NONE;
		return RID_MRM;
	      }
    } else if (ir->o == IR_FLOAD) {
	      /* Generic fusion is only ok for 32 bit operand (but see asm_comp). */
	      if ((irt_isint(ir->t) || irt_isu32(ir->t) || irt_isaddr(ir->t)) &&
		  noconflict(as, ref, IR_FSTORE, 2) &&
		  !(ir->op1 == REF_NIL && !asm_fuseggfref(as, ir))) {
		asm_fusefref(as, ir, xallow);
		return RID_MRM;
	      }
	    } else if (ir->o == IR_ALOAD || ir->o == IR_HLOAD || ir->o == IR_ULOAD) {
	      if (noconflict(as, ref, ir->o + IRDELTA_L2S, 2+(ir->o != IR_ULOAD)) &&
		  !irt_isaddr(ir->t)) {
		asm_fuseahuref(as, ir->op1, xallow);
		return RID_MRM;
	      }
    } else if (ir->o == IR_XLOAD) {
      /* Generic fusion is not ok for 8/16 bit operands (but see asm_comp).
      ** Fusing unaligned memory operands is ok on x86 (except for SIMD types).
      */
      if ((!irt_typerange(ir->t, IRT_I8, IRT_U16)) &&
	  noconflict(as, ref, IR_XSTORE, 2)) {
	asm_fusexref(as, ir->op1, xallow);
	return RID_MRM;
	      }
	    } else if (ir->o == IR_VLOAD && IR(ir->op1)->o == IR_AREF &&
		       !irt_isaddr(ir->t)) {
	      asm_fuseahuref(as, ir->op1, xallow);
	      as->mrm.ofs += 8 * ir->op2;
	      return RID_MRM;
	    }
	  }
	  if (ir->o == IR_FLOAD && ir->op1 == REF_NIL) {
	    if (asm_fuseggfref(as, ir)) {
	      asm_fusefref(as, ir, RSET_EMPTY);
	      return RID_MRM;
	    }
    if (allow == RSET_EMPTY) {
      setintV(&as->J->errinfo, ir->o);
      lj_trace_err_info(as->J, LJ_TRERR_NYIIR);
    }
  }
  if (!(as->freeset & allow) && !emit_canremat(ref) &&
      (allow == RSET_EMPTY || ra_hasspill(ir->s) || iscrossref(as, ref)))
    goto fusespill;
  return ra_allocref(as, ref, allow);
}

#if LJ_64
/* Don't fuse a 32 bit load into a 64 bit operation. */
static Reg asm_fuseloadm(ASMState *as, IRRef ref, RegSet allow, int is64)
{
  if (is64 && !irt_is64(IR(ref)->t))
    return ra_alloc1(as, ref, allow);
  return asm_fuseload(as, ref, allow);
}
#else
#define asm_fuseloadm(as, ref, allow, is64)  asm_fuseload(as, (ref), (allow))
#endif

/* -- Calls --------------------------------------------------------------- */

/* Count the required number of stack slots for a call. */
static int asm_count_call_slots(ASMState *as, const CCallInfo *ci, IRRef *args)
{
  uint32_t i, nargs = CCI_XNARGS(ci);
  int nslots = 0;
#if LJ_64
  if (LJ_ABI_WIN) {
    nslots = (int)(nargs*2);  /* Only matters for more than four args. */
  } else {
    int ngpr = REGARG_NUMGPR, nfpr = REGARG_NUMFPR;
    for (i = 0; i < nargs; i++)
      if (args[i] && irt_isfp(IR(args[i])->t)) {
	if (nfpr > 0) nfpr--; else nslots += 2;
      } else {
	if (ngpr > 0) ngpr--; else nslots += 2;
      }
  }
#else
  int ngpr = 0;
  if ((ci->flags & CCI_CC_MASK) == CCI_CC_FASTCALL)
    ngpr = 2;
  else if ((ci->flags & CCI_CC_MASK) == CCI_CC_THISCALL)
    ngpr = 1;
  for (i = 0; i < nargs; i++)
    if (args[i] && irt_isfp(IR(args[i])->t)) {
      nslots += irt_isnum(IR(args[i])->t) ? 2 : 1;
    } else {
      if (ngpr > 0) ngpr--; else nslots++;
    }
#endif
  return nslots;
}

/* Generate a call to a C function. */
static void asm_gencall(ASMState *as, const CCallInfo *ci, IRRef *args)
{
  uint32_t n, nargs = CCI_XNARGS(ci);
  int32_t ofs = STACKARG_OFS;
#if LJ_64
  uint32_t gprs = REGARG_GPRS;
  Reg fpr = REGARG_FIRSTFPR;
#if !LJ_ABI_WIN
  MCode *patchnfpr = NULL;
#endif
#else
  uint32_t gprs = 0;
  if ((ci->flags & CCI_CC_MASK) != CCI_CC_CDECL) {
    if ((ci->flags & CCI_CC_MASK) == CCI_CC_THISCALL)
      gprs = (REGARG_GPRS & 31);
    else if ((ci->flags & CCI_CC_MASK) == CCI_CC_FASTCALL)
      gprs = REGARG_GPRS;
  }
#endif
  if ((void *)ci->func)
    emit_call(as, ci->func);
#if LJ_64
  if ((ci->flags & CCI_VARARG)) {  /* Special handling for vararg calls. */
#if LJ_ABI_WIN
    for (n = 0; n < 4 && n < nargs; n++) {
      IRIns *ir = IR(args[n]);
      if (irt_isfp(ir->t))  /* Duplicate FPRs in GPRs. */
	emit_rr(as, XO_MOVDto, (irt_isnum(ir->t) ? REX_64 : 0) | (fpr+n),
		((gprs >> (n*5)) & 31));  /* Either MOVD or MOVQ. */
    }
#else
    patchnfpr = --as->mcp;  /* Indicate number of used FPRs in register al. */
    asm_mcode_put_u8(as, --as->mcp, XI_MOVrib | RID_EAX);
#endif
  }
#endif
  for (n = 0; n < nargs; n++) {  /* Setup args. */
    IRRef ref = args[n];
    IRIns *ir = IR(ref);
    Reg r;
#if LJ_64 && LJ_ABI_WIN
    /* Windows/x64 argument registers are strictly positional. */
    r = irt_isfp(ir->t) ? (fpr <= REGARG_LASTFPR ? fpr : 0) : (gprs & 31);
    fpr++; gprs >>= 5;
#elif LJ_64
    /* POSIX/x64 argument registers are used in order of appearance. */
    if (irt_isfp(ir->t)) {
      r = fpr <= REGARG_LASTFPR ? fpr++ : 0;
    } else {
      r = gprs & 31; gprs >>= 5;
    }
#else
    if (ref && irt_isfp(ir->t)) {
      r = 0;
    } else {
      r = gprs & 31; gprs >>= 5;
      if (!ref) continue;
    }
#endif
    if (r) {  /* Argument is in a register. */
      if (r < RID_MAX_GPR && ref < ASMREF_TMP1) {
#if LJ_64
	if (LJ_GC64 ? !(ir->o == IR_KINT || ir->o == IR_KNULL) : ir->o == IR_KINT64)
	  emit_loadu64(as, r, ir_k64(ir)->u64);
	else
#endif
	  emit_loadi(as, r, ir->i);
      } else {
	/* Must have been evicted. */
	lj_assertA(rset_test(as->freeset, r), "reg %d not free", r);
	if (ra_hasreg(ir->r)) {
	  ra_noweak(as, ir->r);
	  emit_movrr(as, ir, r, ir->r);
	} else {
	  ra_allocref(as, ref, RID2RSET(r));
	}
      }
    } else if (irt_isfp(ir->t)) {  /* FP argument is on stack. */
      lj_assertA(!(irt_isfloat(ir->t) && irref_isk(ref)),
		 "unexpected float constant");
      if (LJ_32 && (ofs & 4) && irref_isk(ref)) {
	/* Split stores for unaligned FP consts. */
	emit_movmroi(as, RID_ESP, ofs, (int32_t)ir_knum(ir)->u32.lo);
	emit_movmroi(as, RID_ESP, ofs+4, (int32_t)ir_knum(ir)->u32.hi);
      } else {
	r = ra_alloc1(as, ref, RSET_FPR);
	emit_rmro(as, irt_isnum(ir->t) ? XO_MOVSDto : XO_MOVSSto,
		  r, RID_ESP, ofs);
      }
      ofs += (LJ_32 && irt_isfloat(ir->t)) ? 4 : 8;
    } else {  /* Non-FP argument is on stack. */
      if (LJ_32 && ref < ASMREF_TMP1) {
	emit_movmroi(as, RID_ESP, ofs, ir->i);
      } else {
	r = ra_alloc1(as, ref, RSET_GPR);
	emit_movtomro(as, REX_64 + r, RID_ESP, ofs);
      }
      ofs += sizeof(intptr_t);
    }
    checkmclim(as);
  }
#if LJ_64 && !LJ_ABI_WIN
  if (patchnfpr) asm_mcode_put_u8(as, patchnfpr, fpr - REGARG_FIRSTFPR);
#endif
}

/* Setup result reg/sp for call. Evict scratch regs. */
static void asm_setupresult(ASMState *as, IRIns *ir, const CCallInfo *ci)
{
  RegSet drop = RSET_SCRATCH;
  int hiop = ((ir+1)->o == IR_HIOP && !irt_isnil((ir+1)->t));
  if ((ci->flags & CCI_NOFPRCLOBBER))
    drop &= ~RSET_FPR;
  if (ra_hasreg(ir->r))
    rset_clear(drop, ir->r);  /* Dest reg handled below. */
  if (hiop && ra_hasreg((ir+1)->r))
    rset_clear(drop, (ir+1)->r);  /* Dest reg handled below. */
  ra_evictset(as, drop);  /* Evictions must be performed first. */
  if (ra_used(ir)) {
    if (irt_isfp(ir->t)) {
      int32_t ofs = sps_scale(ir->s);  /* Use spill slot or temp slots. */
#if LJ_64
      if ((ci->flags & CCI_CASTU64)) {
	Reg dest = ir->r;
	if (ra_hasreg(dest)) {
	  ra_free(as, dest);
	  ra_modified(as, dest);
	  emit_rr(as, XO_MOVD, dest|REX_64, RID_RET);  /* Really MOVQ. */
	}
	if (ofs) emit_movtomro(as, RID_RET|REX_64, RID_ESP, ofs);
      } else {
	ra_destreg(as, ir, RID_FPRET);
      }
#else
      /* Number result is in x87 st0 for x86 calling convention. */
      Reg dest = ir->r;
      if (ra_hasreg(dest)) {
	ra_free(as, dest);
	ra_modified(as, dest);
	emit_rmro(as, irt_isnum(ir->t) ? XO_MOVSD : XO_MOVSS,
		  dest, RID_ESP, ofs);
      }
      if ((ci->flags & CCI_CASTU64)) {
	emit_movtomro(as, RID_RETLO, RID_ESP, ofs);
	emit_movtomro(as, RID_RETHI, RID_ESP, ofs+4);
      } else {
	emit_rmro(as, irt_isnum(ir->t) ? XO_FSTPq : XO_FSTPd,
		  irt_isnum(ir->t) ? XOg_FSTPq : XOg_FSTPd, RID_ESP, ofs);
      }
#endif
    } else if (hiop) {
      ra_destpair(as, ir);
    } else {
      lj_assertA(!irt_ispri(ir->t), "PRI dest");
      ra_destreg(as, ir, RID_RET);
    }
  } else if (LJ_32 && irt_isfp(ir->t) && !(ci->flags & CCI_CASTU64)) {
    emit_x87op(as, XI_FPOP);  /* Pop unused result from x87 st0. */
  }
}

/* Return a constant function pointer or NULL for indirect calls. */
static void *asm_callx_func(ASMState *as, IRIns *irf, IRRef func)
{
  if (irref_isk(func)) {
    MCode *p;
    if (irf->o == IR_KINT64)
      p = (MCode *)(void *)ir_k64(irf)->u64;
    else
      p = (MCode *)(void *)(uintptr_t)(uint32_t)irf->i;
    if (jmprel_ok(p, as->mcp))
      return p;  /* Call target is still in +-2GB range. */
    /* Avoid the indirect case of emit_call(). Try to hoist func addr. */
  }
  return NULL;
}

static void asm_callx(ASMState *as, IRIns *ir)
{
  IRRef args[CCI_NARGS_MAX*2];
  CCallInfo ci;
  IRRef func;
  IRIns *irf;
  int32_t spadj = 0;
  ci.flags = asm_callx_flags(as, ir);
  asm_collectargs(as, ir, &ci, args);
  asm_setupresult(as, ir, &ci);
  func = ir->op2; irf = IR(func);
  if (irf->o == IR_CARG) { func = irf->op1; irf = IR(func); }
  ci.func = (ASMFunction)asm_callx_func(as, irf, func);
  if (!(void *)ci.func) {
    /* Use a (hoistable) non-scratch register for indirect calls. */
    RegSet allow = (RSET_GPR & ~RSET_SCRATCH);
    Reg r = ra_alloc1(as, func, allow);
    if (LJ_32) emit_spsub(as, spadj);  /* Above code may cause restores! */
    emit_rr(as, XO_GROUP5, XOg_CALL, r);
  } else if (LJ_32) {
    emit_spsub(as, spadj);
  }
  asm_gencall(as, &ci, args);
}

static int asm_syncslot_numeric_args(ASMState *as, IRIns *ir, IRRef *valrefp,
				     int32_t *slotp, IRRef *tmprefp)
{
  IRRef args[CCI_NARGS_MAX];
  IRIns *slotir, *tmpir, *valir;
  if (ir->o != IR_CALLS || ir->op2 != IRCALL_lj_func_syncslot_forjit)
    return 0;
  asm_collectargs(as, ir,
		  &lj_ir_callinfo[IRCALL_lj_func_syncslot_forjit], args);
  if (args[1] != REF_BASE || !irref_isk(args[2]))
    return 0;
  slotir = IR(args[2]);
  if (slotir->o != IR_KINT || slotir->i < 0)
    return 0;
  tmpir = IR(args[3]);
  if (tmpir->o != IR_TMPREF || tmpir->op2 != IRTMPREF_IN1)
    return 0;
  valir = IR(tmpir->op1);
  if (!irt_isnum(valir->t))
    return 0;
  *valrefp = tmpir->op1;
  *slotp = slotir->i;
  *tmprefp = args[3];
  return 1;
}

#if LJ_HAS_X64_MT_JIT_HELPERS
typedef struct ASMCallFnew1Num {
  IRRef args[CCI_NARGS_MAX];
  GCproto *pt;
  IRRef parentref;
  IRRef valref;
  int32_t slot;
  uint32_t uvspec;
} ASMCallFnew1Num;

static void asm_fnew1num_arena_markop(ASMState *as, x86Op xo, Reg bit,
				      Reg arena)
{
  /* mark[] is shared with collector workers. Match the atomic C bitmap RMW. */
  emit_lockrmro(as, xo, bit|REX_64, arena,
		offsetof(GCArena, mark));
}

static void asm_fnew1num_arena_blockop(ASMState *as, Reg bit, Reg arena)
{
  /* The TG owns block[] structurally; x86 TSO makes this the release
  ** allocation-discovery publication after the initialized headers/marks. */
  emit_rmro(as, XO_BTS, bit|REX_64, arena, offsetof(GCArena, block));
}

static void asm_fnew1num_arena_readyop(ASMState *as, Reg bit, Reg arena)
{
  /* Header bytes are complete and block[] is still zero, so the sole arena
  ** owner can publish READY without a locked RMW before discovery. */
  emit_rmro(as, XO_BTS, bit|REX_64, arena, offsetof(GCArena, ready));
}

static void asm_fnew1num_arena_dtorop(ASMState *as, Reg bit, Reg arena,
					      uint32_t plane)
{
  lj_assertA(plane < LJ_ARENA_DTOR_PLANES,
	     "invalid inline arena destructor plane");
  /* block is still zero and the sole arena owner has proven this class bit
  ** clear. This ordinary BTS is intentionally not locked; block publication
  ** later orders the authoritative class for every reader. */
  emit_rmro(as, XO_BTS, bit|REX_64, arena,
	    (int32_t)offsetof(GCArena, dtor) +
	    (int32_t)(plane * LJ_ARENA_WORDS * sizeof(uint64_t)));
}

static void asm_fnew1num_arena_dtor_preflight(ASMState *as, Reg bit,
	Reg arena, uint32_t plane, MCLabel impossible)
{
  lj_assertA(plane < LJ_ARENA_DTOR_PLANES,
	     "invalid inline arena destructor preflight plane");
  /* A reserved FREE start must not retain destructor authority from an older
  ** occupant. BT is a read-only test: fail closed on a stale bit without
  ** clearing evidence that recovery/paranoia needs to diagnose. */
  emit_jcc(as, CC_B, impossible);
  emit_rmro(as, (x86Op)XO_0f(a3), bit|REX_64, arena,
	    (int32_t)offsetof(GCArena, dtor) +
	    (int32_t)(plane * LJ_ARENA_WORDS * sizeof(uint64_t)));
}

static void asm_fnew1num_packed_bit_transition(ASMState *as, Reg desired,
					       Reg bit, uint32_t from,
					       uint32_t to, MCLabel impossible)
{
  lj_assertA(from <= 1u && to <= 1u, "invalid packed root bit transition");
  /* The assembler emits backwards. At runtime the first bit operation both
  ** validates `from` through CF and moves to the opposite value. Restore it
  ** only when `to == from`, after the impossible-state branch. */
  if (from) {
    if (to)
      emit_rr(as, XO_BTS, bit|REX_64, desired|REX_64);
    emit_jcc(as, CC_AE, impossible);  /* BTR observed zero. */
    emit_rr(as, XO_BTR, bit|REX_64, desired|REX_64);
  } else {
    if (!to)
      emit_rr(as, XO_BTR, bit|REX_64, desired|REX_64);
    emit_jcc(as, CC_B, impossible);  /* BTS observed one. */
    emit_rr(as, XO_BTS, bit|REX_64, desired|REX_64);
  }
}

/* Transform a lane in the RAX sample and CAS it at an already-derived word.
** On unrelated-word interference CMPXCHG refreshes RAX and returns to the
** caller's state-dispatch label; a source-lane mismatch is genuinely invalid
** for that sampled dispatch arm. */
static MCLabel asm_fnew1num_packed_sampled_transition(ASMState *as, Reg word,
						    Reg bit, Reg desired,
						    int32_t plane,
						    uint32_t lane_bits,
						    uint32_t from,
						    uint32_t to,
						    MCLabel retry,
						    MCLabel impossible)
{
  int32_t j;
  MCLabel fixup = 0;
  if (retry)
    emit_jcc(as, CC_NE, retry);
  else
    fixup = emit_sjcc_label(as, CC_NE);
  emit_lockrmro(as, XO_CMPXCHG, desired|REX_64, word, plane);
  emit_gri(as, XG_ARITHi(XOg_SUB), bit, (int32_t)lane_bits-1);
  for (j = (int32_t)lane_bits-1; j >= 0; j--) {
    asm_fnew1num_packed_bit_transition(as, desired, bit,
	(from >> j) & 1u, (to >> j) & 1u, impossible);
    if (j != 0)
      emit_gri(as, XG_ARITHi(XOg_ADD), bit, 1);
  }
  emit_rr(as, XO_MOV, desired|REX_64, RID_RET|REX_64);
  return fixup;
}

/* Validate one exact lane in the current RAX sample without touching memory.
** `sample` is disposable; every expected bit is inverted while CF proves its
** original value. */
static void asm_fnew1num_packed_sample_validate(ASMState *as, Reg sample,
						 Reg bit, uint32_t lane_bits,
						 uint32_t state,
						 MCLabel impossible)
{
  int32_t j;
  emit_gri(as, XG_ARITHi(XOg_SUB), bit, (int32_t)lane_bits-1);
  for (j = (int32_t)lane_bits-1; j >= 0; j--) {
    if ((state >> j) & 1u) {
      emit_jcc(as, CC_AE, impossible);
      emit_rr(as, XO_BTR, bit|REX_64, sample|REX_64);
    } else {
      emit_jcc(as, CC_B, impossible);
      emit_rr(as, XO_BTS, bit|REX_64, sample|REX_64);
    }
    if (j != 0)
      emit_gri(as, XG_ARITHi(XOg_ADD), bit, 1);
  }
  emit_rr(as, XO_MOV, sample|REX_64, RID_RET|REX_64);
}

static void asm_fnew1num_packed_load(ASMState *as, Reg arena, Reg cell,
					     Reg word, Reg bit, int32_t plane,
					     uint32_t cells_per_word,
					     uint32_t word_shift,
					     uint32_t lane_shift)
{
  emit_rmro(as, XO_MOV, RID_RET|REX_64, word, plane);
  emit_rr(as, XO_ARITH(XOg_ADD), word|REX_64, arena|REX_64);
  emit_shifti(as, XOg_SHL|REX_64, word, 3);
  emit_shifti(as, XOg_SHR, word, word_shift);
  emit_rr(as, XO_MOV, word, cell);
  emit_shifti(as, XOg_SHL, bit, lane_shift);
  emit_gri(as, XG_ARITHi(XOg_AND), bit, cells_per_word-1u);
  emit_rr(as, XO_MOV, bit, cell);
}

static void asm_fnew1num_packed_transition(ASMState *as, Reg arena, Reg cell,
					   Reg word, Reg bit, Reg desired,
					   int32_t plane,
					   uint32_t cells_per_word,
					   uint32_t word_shift,
					   uint32_t lane_shift,
					   uint32_t lane_bits,
					   uint32_t from, uint32_t to,
					   MCLabel impossible)
{
  MCLabel retry;
  int32_t j;
  lj_assertA((cells_per_word == 16u || cells_per_word == 32u) &&
	     (1u << word_shift) == cells_per_word &&
	     (1u << lane_shift) == lane_bits && lane_bits <= 4u &&
	     from < (1u << lane_bits) && to < (1u << lane_bits),
	     "unsupported inline packed-state transition");

  /* Emit backwards. Runtime enters with RAX holding the sampled packed word;
  ** CMPXCHG refreshes it on unrelated-lane interference and retries the exact
  ** transition without disturbing neighboring allocation starts. */
  retry = emit_sjcc_label(as, CC_NE);
  emit_lockrmro(as, XO_CMPXCHG, desired|REX_64, word, plane);
  /* Emit high-to-low so runtime validates/mutates low-to-high, then restores
  ** the lane's low-bit index before CMPXCHG. This is shared by the two-bit
  ** root plane and frozen four-bit lifetime plane. */
  emit_gri(as, XG_ARITHi(XOg_SUB), bit, (int32_t)lane_bits-1);
  for (j = (int32_t)lane_bits-1; j >= 0; j--) {
    asm_fnew1num_packed_bit_transition(as, desired, bit,
	(from >> j) & 1u, (to >> j) & 1u, impossible);
    if (j != 0)
      emit_gri(as, XG_ARITHi(XOg_ADD), bit, 1);
  }
  emit_rr(as, XO_MOV, desired|REX_64, RID_RET|REX_64);
  emit_sfixup(as, retry);

  asm_fnew1num_packed_load(as, arena, cell, word, bit, plane,
				   cells_per_word, word_shift, lane_shift);
}

/* Transform two adjacent lanes in one sampled word and publish them with one
** CAS. Runtime restores `bit` to the first lane before CMPXCHG so unrelated
** word interference can retry from the refreshed RAX sample. `split` handles
** the structural word-boundary case; `mismatch` handles either exact lane not
** being in `from` (including a recovery crossover during commit).
**
** The no-MT/no-worker eligibility samples are not an exclusion lease. A
** foreign lj_gc2_workers_set(g, n) controller can publish a worker after the
** trace sampled zero without using the L-based trace-flush path. Keep this
** locked CAS even though the main TG is the only allocator in the sampled
** state: a new recovery writer may update a neighboring lane in this word. */
static MCLabel asm_fnew1num_njcc_label(ASMState *as, int cc)
{
  MCode *p = as->mcp;
  asm_mcode_put_i32(as, p-4, 0);
  asm_mcode_put_u8(as, p-5, (MCode)(XI_JCCn+(cc&15)));
  asm_mcode_put_u8(as, p-6, 0x0f);
  as->mcp = p-6;
  return p;
}

static void asm_fnew1num_nfixup(ASMState *as, MCLabel source)
{
  ptrdiff_t delta = as->mcp - source;
  lj_assertA(delta == (int32_t)delta,
	     "inline packed pair retry target out of range");
  asm_mcode_put_i32(as, source-4, (int32_t)delta);
}

static void asm_fnew1num_packed_pair_transition(ASMState *as, Reg arena,
	Reg firstcell, Reg word, Reg bit, Reg desired, int32_t plane,
	uint32_t cells_per_word, uint32_t word_shift, uint32_t lane_shift,
	uint32_t lane_bits, uint32_t lane_delta, uint32_t from, uint32_t to,
	MCLabel split, MCLabel mismatch)
{
  const uint32_t delta_bits = lane_delta << lane_shift;
  const uint32_t between = delta_bits - (lane_bits - 1u);
  const uint32_t restore = delta_bits + lane_bits - 1u;
  MCLabel retry;
  int32_t lane, j;
  lj_assertA(cells_per_word == 16u && word_shift == 4u && lane_shift == 2u &&
	     lane_bits == 4u && lane_delta != 0 && lane_delta < cells_per_word &&
	     delta_bits > lane_bits-1u && restore < 64u &&
	     from < (1u << lane_bits) && to < (1u << lane_bits),
	     "unsupported inline packed pair transition");

  /* Eight exact bit transforms do not fit the pending short-jump helper.
  ** Reserve a near JNE and fix its backward retry after the body is emitted. */
  retry = asm_fnew1num_njcc_label(as, CC_NE);
  emit_lockrmro(as, XO_CMPXCHG, desired|REX_64, word, plane);
  emit_gri(as, XG_ARITHi(XOg_SUB), bit, (int32_t)restore);
  for (lane = 1; lane >= 0; lane--) {
    for (j = (int32_t)lane_bits-1; j >= 0; j--) {
      asm_fnew1num_packed_bit_transition(as, desired, bit,
	(from >> j) & 1u, (to >> j) & 1u, mismatch);
      if (j != 0)
	emit_gri(as, XG_ARITHi(XOg_ADD), bit, 1);
    }
    if (lane != 0) {
      emit_gri(as, XG_ARITHi(XOg_ADD), bit, (int32_t)between);
      checkmclim(as);  /* Bound each exact packed-lane transform separately. */
    }
  }
  emit_rr(as, XO_MOV, desired|REX_64, RID_RET|REX_64);
  asm_fnew1num_nfixup(as, retry);

  /* `bit` is the first lane's bit offset after packed_load(). The second lane
  ** shares this word exactly when that offset is below this threshold. */
  emit_jcc(as, CC_AE, split);
  emit_gri(as, XG_ARITHi(XOg_CMP), bit,
	   (int32_t)((cells_per_word - lane_delta) << lane_shift));
  asm_fnew1num_packed_load(as, arena, firstcell, word, bit, plane,
				   cells_per_word, word_shift, lane_shift);
}

#define asm_fnew1num_lifetime_transition(as, arena, cell, word, bit, desired, \
					 from, to, impossible) \
  asm_fnew1num_packed_transition((as), (arena), (cell), (word), (bit), \
	(desired), (int32_t)offsetof(GCArena, lifetime), \
	LJ_ARENA_LIFETIME_CELLS_PER_WORD, 4u, 2u, 4u, \
	(from), (to), (impossible))

/* Rootless typed commit accepts recovery's CONSTRUCT->RECOVERY->LIVE
** crossover. Exact validation in the LIVE/RECOVERY arms rejects all other
** encodings; the ordinary arm owns CONSTRUCT->LIVE itself. */
static void asm_fnew1num_dtor_construct_commit(ASMState *as, Reg arena,
	Reg cell, Reg word, Reg bit, Reg desired, MCLabel impossible)
{
  MCLabel done = emit_label(as), state_m, state_l, state_c;
  MCLabel retry_fixup;

  checkmclim(as);
  emit_jmp(as, done);
  asm_fnew1num_packed_sample_validate(as, desired, bit, 4u,
	LJ_ARENA_LIFETIME_RECOVERY, impossible);
  state_m = emit_label(as);
  checkmclim(as);

  emit_jmp(as, done);
  asm_fnew1num_packed_sample_validate(as, desired, bit, 4u,
	LJ_ARENA_LIFETIME_LIVE, impossible);
  state_l = emit_label(as);
  checkmclim(as);

  emit_jmp(as, done);
  retry_fixup = asm_fnew1num_packed_sampled_transition(as, word, bit,
	desired, (int32_t)offsetof(GCArena, lifetime), 4u,
	LJ_ARENA_LIFETIME_CONSTRUCT, LJ_ARENA_LIFETIME_LIVE,
	0, impossible);
  state_c = emit_label(as);
  checkmclim(as);

  /* Runtime dispatch: bit 1 separates LIVE from CONSTRUCT/RECOVERY; bit 0
  ** then separates the latter pair. Reload RAX before each destructive test. */
  emit_jmp(as, state_c);
  emit_jcc(as, CC_B, state_m);
  emit_rr(as, XO_BTR, bit|REX_64, desired|REX_64);
  emit_rr(as, XO_MOV, desired|REX_64, RID_RET|REX_64);
  emit_jcc(as, CC_AE, state_l);
  emit_rmro(as, XO_LEA, bit, bit, -1);
  emit_rr(as, XO_BTR, bit|REX_64, desired|REX_64);
  emit_rmro(as, XO_LEA, bit, bit, 1);
  emit_rr(as, XO_MOV, desired|REX_64, RID_RET|REX_64);
  emit_sfixup(as, retry_fixup);
  asm_fnew1num_packed_load(as, arena, cell, word, bit,
	(int32_t)offsetof(GCArena, lifetime),
	LJ_ARENA_LIFETIME_CELLS_PER_WORD, 4u, 2u);
  checkmclim(as);
}

/* Commit the common adjacent same-word pair with one CAS. A split-word pair or
** any recovery crossover takes the exact per-lane C/R/L dispatcher above. */
static void asm_fnew1num_dtor_construct_pair_commit(ASMState *as, Reg arena,
	Reg fncell, Reg uvcell, Reg word, Reg bit, Reg desired,
	uint32_t lane_delta, MCLabel impossible)
{
  MCLabel done = emit_label(as), repair;
  checkmclim(as);

  emit_jmp(as, done);
  asm_fnew1num_dtor_construct_commit(as, arena, uvcell, word, bit, desired,
				     impossible);
  asm_fnew1num_dtor_construct_commit(as, arena, fncell, word, bit, desired,
				     impossible);
  repair = emit_label(as);
  checkmclim(as);

  emit_jmp(as, done);
  asm_fnew1num_packed_pair_transition(as, arena, fncell, word, bit, desired,
	(int32_t)offsetof(GCArena, lifetime),
	LJ_ARENA_LIFETIME_CELLS_PER_WORD, 4u, 2u, 4u, lane_delta,
	LJ_ARENA_LIFETIME_CONSTRUCT, LJ_ARENA_LIFETIME_LIVE,
	repair, repair);
  checkmclim(as);
}

/* Claim the common adjacent same-word pair with one CAS. A structural
** split-word pair uses two exact claims; a second-start mismatch rolls the
** first CONSTRUCT lane back to FREE before entering the terminal trap. */
static void asm_fnew1num_dtor_construct_pair_claim(ASMState *as, Reg arena,
	Reg fncell, Reg uvcell, Reg word, Reg bit, Reg desired,
	uint32_t lane_delta, MCLabel impossible)
{
  MCLabel done = emit_label(as), rollback_fn, split;
  checkmclim(as);

  emit_jmp(as, impossible);
  asm_fnew1num_lifetime_transition(as, arena, fncell, word, bit, desired,
	LJ_ARENA_LIFETIME_CONSTRUCT, LJ_ARENA_LIFETIME_FREE, impossible);
  rollback_fn = emit_label(as);
  checkmclim(as);
  emit_jmp(as, done);
  asm_fnew1num_lifetime_transition(as, arena, uvcell, word, bit, desired,
	LJ_ARENA_LIFETIME_FREE, LJ_ARENA_LIFETIME_CONSTRUCT, rollback_fn);
  checkmclim(as);
  asm_fnew1num_lifetime_transition(as, arena, fncell, word, bit, desired,
	LJ_ARENA_LIFETIME_FREE, LJ_ARENA_LIFETIME_CONSTRUCT, impossible);
  split = emit_label(as);
  checkmclim(as);

  emit_jmp(as, done);
  asm_fnew1num_packed_pair_transition(as, arena, fncell, word, bit, desired,
	(int32_t)offsetof(GCArena, lifetime),
	LJ_ARENA_LIFETIME_CELLS_PER_WORD, 4u, 2u, 4u, lane_delta,
	LJ_ARENA_LIFETIME_FREE, LJ_ARENA_LIFETIME_CONSTRUCT,
	split, impossible);
  checkmclim(as);
}

/* Roll back a fully claimed pair without touching either allocation body.
** The common same-word shape uses one exact CAS; a structural split uses two
** exact per-lane transitions. Any mismatch is terminal because it would mean
** the unpublished CONSTRUCT authority was lost. */
static void asm_fnew1num_dtor_construct_pair_rollback(ASMState *as,
	Reg arena, Reg fncell, Reg uvcell, Reg word, Reg bit, Reg desired,
	uint32_t lane_delta, MCLabel impossible)
{
  MCLabel done = emit_label(as), split;
  checkmclim(as);

  emit_jmp(as, done);
  asm_fnew1num_lifetime_transition(as, arena, uvcell, word, bit, desired,
	LJ_ARENA_LIFETIME_CONSTRUCT, LJ_ARENA_LIFETIME_FREE, impossible);
  checkmclim(as);  /* Bound each split-word rollback independently. */
  asm_fnew1num_lifetime_transition(as, arena, fncell, word, bit, desired,
	LJ_ARENA_LIFETIME_CONSTRUCT, LJ_ARENA_LIFETIME_FREE, impossible);
  split = emit_label(as);
  checkmclim(as);

  emit_jmp(as, done);
  asm_fnew1num_packed_pair_transition(as, arena, fncell, word, bit, desired,
	(int32_t)offsetof(GCArena, lifetime),
	LJ_ARENA_LIFETIME_CELLS_PER_WORD, 4u, 2u, 4u, lane_delta,
	LJ_ARENA_LIFETIME_CONSTRUCT, LJ_ARENA_LIFETIME_FREE,
	split, impossible);
  checkmclim(as);
}

static void asm_fnew1num_movi8(ASMState *as, Reg base, int32_t ofs, int32_t k)
{
  emit_i8(as, k);
  emit_rmro(as, XO_MOVmib, 0, base, ofs);
}

static void asm_fnew1num_movi64zero(ASMState *as, Reg base, int32_t ofs)
{
  /* MOV r/m64, imm32 sign-extends its immediate. Zero is therefore the exact
  ** eight-byte scan-proof reset required by LJGC2TabStamp.state. */
  emit_i32(as, 0);
  emit_rmro(as, XO_MOVmi, REX_64, base, ofs);
}

static void asm_fnew1num_cmpi32(ASMState *as, Reg base, int32_t ofs,
				int32_t k, int cc, MCLabel target)
{
  emit_jcc(as, cc, target);
  emit_gmroi(as, XG_ARITHi(XOg_CMP), base, ofs, k);
}

static void asm_fnew1num_testi8(ASMState *as, Reg base, int32_t ofs,
					int32_t k, int cc, MCLabel target)
{
  emit_jcc(as, cc, target);
  emit_i8(as, k);
  emit_rmro(as, XO_GROUP3b, XOg_TEST, base, ofs);
}

#ifdef LJ_FUNC_TEST_HELPERS
/* Test-only no-call pause after the exact environment comparison. Runtime
** order is armed check -> publish waiting -> PAUSE/release loop -> clear
** waiting. `tmp` is dead after certificate identity checks; `env` is never
** touched, which lets the fixture mutate parent->env inside capture-to-store. */
static void asm_fnew1num_test_env_pause(ASMState *as, Reg tmp, MCLabel done)
{
  MCLabel retry;

  emit_i32(as, 0);
  emit_rmro(as, XO_MOVmi, 0, tmp, 0);
  emit_loadu64(as, tmp, lj_gc2_test_fnew_env_pause_waiting_addr());
  checkmclim(as);

  retry = emit_sjcc_label(as, CC_E);
  emit_rr(as, XO_TEST, tmp, tmp);
  emit_rmro(as, XO_MOV, tmp, tmp, 0);
  emit_loadu64(as, tmp, lj_gc2_test_fnew_env_pause_release_addr());
  emit_i8(as, XI_NOP);  /* PAUSE is F3 90. */
  emit_i8(as, 0xf3u);
  emit_sfixup(as, retry);
  checkmclim(as);

  emit_i32(as, 1);
  emit_rmro(as, XO_MOVmi, 0, tmp, 0);
  emit_loadu64(as, tmp, lj_gc2_test_fnew_env_pause_waiting_addr());

  emit_jcc(as, CC_E, done);
  emit_gmroi(as, XG_ARITHi(XOg_CMP), tmp, 0, 0);
  emit_loadu64(as, tmp, lj_gc2_test_fnew_env_pause_armed_addr());
}
#endif

static int asm_fnew1num_args_x64(ASMState *as, IRIns *ir,
					 ASMCallFnew1Num *ci)
{
  IRIns *ptir, *slotir, *valir;
  uint32_t v;
  if (ir->o != IR_CALLA || ir->op2 != IRCALL_lj_func_newL_gc1num_forjit)
    return 0;
  asm_collectargs(as, ir, &lj_ir_callinfo[IRCALL_lj_func_newL_gc1num_forjit],
		  ci->args);
  if (ci->args[0] != ASMREF_L || ci->args[1] != REF_BASE ||
      !irref_isk(ci->args[2]) || !irref_isk(ci->args[4]))
    return 0;
  ptir = IR(ci->args[2]);
  if (ptir->o == IR_KGC) {
    if (ir_kgc(ptir)->gch.gct != ~LJ_TPROTO)
      return 0;
    ci->pt = gco2pt(ir_kgc(ptir));
  } else if (ptir->o == IR_KPTR || ptir->o == IR_KKPTR) {
    ci->pt = (GCproto *)ir_kptr(ptir);
  } else {
    return 0;
  }
  if (ci->pt->sizeuv != 1 || !proto_celluv(ci->pt))
    return 0;
  v = proto_uv(ci->pt)[0];
  if (!(v & PROTO_UV_LOCAL))
    return 0;
  slotir = IR(ci->args[4]);
  if (slotir->o != IR_KINT || slotir->i < 0 ||
      slotir->i != (int32_t)(v & 0xff))
    return 0;
  valir = IR(ci->args[5]);
  if (!irt_isnum(valir->t))
    return 0;
  ci->parentref = ci->args[3];
  ci->valref = ci->args[5];
  ci->slot = slotir->i;
  ci->uvspec = v;
  return 1;
}

static int asm_fnew1num_inline_x64(ASMState *as, IRIns *ir)
{
  const CCallInfo *callci =
    &lj_ir_callinfo[IRCALL_lj_func_newL_gc1num_forjit];
  ASMCallFnew1Num fi;
  const uint32_t fncells = lj_arena_ncells(sizeLfunc(1));
  const uint32_t uvcells = lj_arena_ncells(sizeof(GCupval));
  const uint32_t ncells = fncells + uvcells;
  const GCSize nbytes = (GCSize)(sizeLfunc(1) + sizeof(GCupval));
  const uint64_t uvtag = ((uint64_t)LJ_TUPVAL) << 47;
  MCLabel l_done, l_fallback, l_markclear, l_markdone;
  MCLabel l_stamp_ok, l_stamp_rollback;
  MCLabel l_state_impossible;
  Reg base, parent, val, pt, g, arena, cell, next, uv, tmp, root, env;
  IRRef fallback_args[CCI_NARGS_MAX];
  RegSet allow;
  uint32_t i;

  if (!asm_fnew1num_args_x64(as, ir, &fi))
    return 0;
  for (i = 0; i < CCI_NARGS_MAX; i++)
    fallback_args[i] = fi.args[i];
  /*
  ** This custom inline path emits the helper call itself, so keep L out of
  ** normal argument rematerialization and load TG.cur_L into the call register
  ** explicitly. Otherwise the fallback can inherit a live loop value as arg 0.
  */
  fallback_args[0] = ASMREF_TMP1;

  asm_setupresult(as, ir, callci);  /* GCfunc * */
  l_done = emit_label(as);
  asm_gencall(as, callci, fallback_args);
  emit_gettg(as, ra_releasetmp(as, ASMREF_TMP1), cur_L);
  l_fallback = emit_label(as);
  checkmclim(as);

  allow = RSET_GPR & ~RID2RSET(RID_RET);
  if (fi.uvspec & PROTO_UV_IMMUTABLE) {
    base = RID_NONE;
  } else {
    base = ra_alloc1(as, REF_BASE, allow);
    rset_clear(allow, base);
  }
  parent = ra_alloc1(as, fi.parentref, allow);
  rset_clear(allow, parent);
  val = ra_alloc1(as, fi.valref, RSET_FPR);
  pt = ra_scratch(as, allow);
  rset_clear(allow, pt);
  g = ra_scratch(as, allow);
  rset_clear(allow, g);
  arena = ra_scratch(as, allow);
  rset_clear(allow, arena);
  cell = ra_scratch(as, allow);
  rset_clear(allow, cell);
  next = ra_scratch(as, allow);
  rset_clear(allow, next);
  uv = ra_scratch(as, allow);
  rset_clear(allow, uv);
  tmp = ra_scratch(as, allow);
  rset_clear(allow, tmp);
  root = ra_scratch(as, allow);
  rset_clear(allow, root);
  env = ra_scratch(as, allow);
  checkmclim(as);  /* Register setup may spill before the inline template. */

  /* A fresh-reservation descriptor mismatch is allocator corruption. Every
  ** partial claim has an exact pre-visibility rollback edge into this terminal
  ** trap, which remains terminal even if a debugger resumes SIGTRAP. */
  emit_i8(as, 0xfdu);  /* JMP -3 after INT3. */
  emit_i8(as, 0xebu);
  emit_i8(as, XI_INT3);
  l_state_impossible = emit_label(as);
  checkmclim(as);

  /* Success: both exact headers are arena-owned and remain off the intrusive
  ** ownership spine. Commit rootless lifetime, then continue with CALL result
  ** use; no pending-stack/hint/nextgc publication exists on this path. */
  emit_jmp(as, l_done);
  emit_rr(as, XO_MOV, RID_RET|REX_64, pt|REX_64);
  asm_fnew1num_dtor_construct_pair_commit(
    as, arena, cell, next, root, tmp, uv, fncells, l_state_impossible);
  checkmclim(as);  /* Keep publication separate from accounting updates. */
  /* Runtime executes this before the CMPXCHG commits (backwards emitter).
  ** Preserve the function while RAX samples packed lifetime words. */
  emit_rr(as, XO_MOV, pt|REX_64, RID_RET|REX_64);

  /* The assembler emits backwards. These bitmap operations therefore run
  ** after the fully initialized pair, but before READY/block discovery and the
  ** typed lifetime commit. Rebuild the upvalue cell index in `next`; `uv` is a
  ** pointer by then. */
  asm_fnew1num_arena_blockop(as, next, arena);
  asm_fnew1num_arena_blockop(as, cell, arena);
  asm_fnew1num_arena_readyop(as, next, arena);
  asm_fnew1num_arena_readyop(as, cell, arena);
  /* Binary one-hot classes: exactly one ordinary BTS per allocation start. */
  asm_fnew1num_arena_dtorop(as, next, arena, 1u);  /* CLOSED_UV == 2. */
  asm_fnew1num_arena_dtorop(as, cell, arena, 0u);  /* LFUNC1 == 1. */
  l_markdone = emit_label(as);
  asm_fnew1num_arena_markop(as, XO_BTR, next, arena);
  asm_fnew1num_arena_markop(as, XO_BTR, cell, arena);
  l_markclear = emit_label(as);
  emit_jmp(as, l_markdone);
  asm_fnew1num_arena_markop(as, XO_BTS, next, arena);
  asm_fnew1num_arena_markop(as, XO_BTS, cell, arena);
  emit_jcc(as, CC_E, l_markclear);
  emit_i8(as, 0);
  emit_rmro(as, XO_ARITHib, XOg_CMP, RID_DISPATCH,
	    DISPATCH_TG(alloc.alloc_black));
  emit_gri(as, XG_ARITHi(XOg_ADD), next, (int32_t)fncells);
  emit_rr(as, XO_MOV, next, cell);
  checkmclim(as);  /* Keep discovery publication in one mcode-size segment. */

  emit_settg(as, tmp, local_total);
  emit_gri(as, XG_ARITHi(XOg_ADD), tmp|REX_64, (int32_t)nbytes);
  emit_gettg(as, tmp, local_total);
  emit_movtomro(as, tmp|REX_64, g, offsetof(global_State, gc.total));
  emit_gri(as, XG_ARITHi(XOg_ADD), tmp|REX_64, (int32_t)nbytes);
  emit_rmro(as, XO_MOV, tmp|REX_64, g, offsetof(global_State, gc.total));
  checkmclim(as);

  asm_fnew1num_movi8(as, RID_RET, offsetof(GCfuncL, nupvalues), 1);
  emit_movtomro(as, uv|REX_GC64, RID_RET, offsetof(GCfuncL, uvptr));

  if (!(fi.uvspec & PROTO_UV_IMMUTABLE)) {
    emit_movtomro(as, tmp|REX_64, base, 8 * fi.slot);
    emit_rr(as, XO_ARITH(XOg_OR), tmp|REX_64, next|REX_64);
    emit_loadu64(as, next, uvtag);
    emit_rr(as, XO_MOV, tmp|REX_64, uv);
  }
  checkmclim(as);  /* Split stack cell linkage from upvalue initialization. */

  emit_movtomro(as, tmp, uv, offsetof(GCupval, dhash));
  emit_gri(as, XG_ARITHi(XOg_XOR), tmp, (int32_t)(fi.uvspec << 24));
  emit_rmro(as, XO_MOV, tmp|REX_64, parent, offsetof(GCfuncL, pc));

  asm_fnew1num_movi8(as, uv, offsetof(GCupval, immutable),
		     (fi.uvspec & PROTO_UV_IMMUTABLE) ? 1 : 0);
  emit_movtomro(as, tmp|REX_64, uv, offsetof(GCupval, v));
  emit_rmro(as, XO_LEA, tmp|REX_64, uv, offsetof(GCupval, tv));
  emit_rmro(as, XO_MOVSDto, val, uv, offsetof(GCupval, tv));
  asm_fnew1num_movi8(as, uv, offsetof(GCupval, closed), 1);
  asm_fnew1num_movi8(as, uv, offsetof(GCupval, gct), ~LJ_TUPVAL);
  checkmclim(as);

  emit_rmro(as, XO_MOVtob, tmp|FORCE_REX, uv, offsetof(GCupval, marked));
  emit_rmro(as, XO_MOVtob, tmp|FORCE_REX, RID_RET,
	    offsetof(GCfuncL, marked));
  emit_movtomro(as, root|REX_GC64, uv, offsetof(GChead, nextgc));
  emit_movtomro(as, root|REX_GC64, RID_RET, offsetof(GChead, nextgc));
  emit_rr(as, XO_ARITH(XOg_XOR), root, root);
  emit_gri(as, XG_ARITHi(XOg_AND), tmp, LJ_GC_WHITES);
  emit_rmro(as, XO_MOVZXb, tmp, g, offsetof(global_State, gc.currentwhite));

  emit_movtomro(as, tmp|REX_64, RID_RET, offsetof(GCfuncL, pc));
  emit_loadu64(as, tmp, (uint64_t)(uintptr_t)proto_bc(fi.pt));
  /* Install the environment captured before certificate validation. Do not
  ** reload parent->env after a racy setfenv may have changed it. */
  emit_movtomro(as, env|REX_GC64, RID_RET, offsetof(GCfuncL, env));
  asm_fnew1num_movi8(as, RID_RET, offsetof(GCfuncL, ffid), FF_LUA);
  asm_fnew1num_movi8(as, RID_RET, offsetof(GCfuncL, gct), ~LJ_TFUNC);
  checkmclim(as);  /* Split function fields from proto closure counter. */

  emit_rmro(as, XO_MOVtob, tmp|FORCE_REX, pt, offsetof(GCproto, flags));
  emit_rr(as, XO_ARITH(XOg_SUB), tmp, next);
  emit_gri(as, XG_ARITHi(XOg_AND), next, PROTO_CLCOUNT);
  emit_shifti(as, XOg_SHR, next, PROTO_CLC_BITS);
  emit_rr(as, XO_MOV, next, tmp);
  emit_gri(as, XG_ARITHi(XOg_ADD), tmp, PROTO_CLCOUNT);
  emit_rmro(as, XO_MOVZXb, tmp, pt, offsetof(GCproto, flags));
  emit_loadu64(as, pt, (uint64_t)(uintptr_t)fi.pt);
  checkmclim(as);

  /* Runtime reaches this after both exact CONSTRUCT claims and before the
  ** first body byte. Recheck both persistent tokens, reset only the old scan
  ** proofs on NONE, or roll the complete unpublished pair back before the C
  ** fallback. `root` and `tmp` are disposable packed-state temporaries here. */
  l_stamp_ok = emit_label(as);
  checkmclim(as);

  emit_jmp(as, l_fallback);
  asm_fnew1num_dtor_construct_pair_rollback(
    as, arena, cell, next, root, tmp, pt, fncells, l_state_impossible);
  l_stamp_rollback = emit_label(as);
  checkmclim(as);

  emit_jmp(as, l_stamp_ok);
  asm_fnew1num_movi64zero(as, tmp, offsetof(LJGC2TabStamp, state));
  asm_fnew1num_movi64zero(as, root, offsetof(LJGC2TabStamp, state));
  asm_fnew1num_testi8(as, tmp,
	(int32_t)(offsetof(LJGC2TabStamp, token) +
		  offsetof(LJGC2TableToken, control)),
	(int32_t)LJ_GC2_TABLE_TOKEN_STATE_MASK, CC_NZ, l_stamp_rollback);
  emit_gri(as, XG_ARITHi(XOg_ADD), tmp|REX_64,
	   (int32_t)(fncells * sizeof(LJGC2TabStamp)));
  emit_rr(as, XO_MOV, tmp|REX_64, root|REX_64);
  asm_fnew1num_testi8(as, root,
	(int32_t)(offsetof(LJGC2TabStamp, token) +
		  offsetof(LJGC2TableToken, control)),
	(int32_t)LJ_GC2_TABLE_TOKEN_STATE_MASK, CC_NZ, l_stamp_rollback);
  emit_rr(as, XO_ARITH(XOg_ADD), root|REX_64, tmp|REX_64);
  emit_shifti(as, XOg_SHL|REX_64, tmp, 4);
  emit_rr(as, XO_MOV, tmp, cell);
  emit_jcc(as, CC_Z, l_stamp_rollback);
  emit_rr(as, XO_TEST, root|REX_64, root|REX_64);
  emit_rmro(as, XO_MOV, root|REX_64, arena,
	    offsetof(GCAhdr, gc2_tabstamp));
  checkmclim(as);

  /* The bump reservation privately identifies both FREE starts before block
  ** discovery. Claim rootless lifetime for function and upvalue. Any partial
  ** second-start failure restores the first lane before trapping. Save the
  ** function pointer temporarily in `g`, then reload global_State. */
  emit_gettg(as, g, gl);
  emit_rr(as, XO_MOV, RID_RET|REX_64, g|REX_64);
  asm_fnew1num_dtor_construct_pair_claim(
    as, arena, cell, next, root, tmp, pt, fncells, l_state_impossible);
  /* Runtime reaches these read-only checks after deriving both allocation
  ** starts, but before either FREE->CONSTRUCT claim. Validate every plane for
  ** each start independently; no stale destructor authority is cleared. */
  for (i = 0; i < LJ_ARENA_DTOR_PLANES; i++) {
    asm_fnew1num_arena_dtor_preflight(as, cell, arena, i,
				      l_state_impossible);
    asm_fnew1num_arena_dtor_preflight(as, next, arena, i,
				      l_state_impossible);
    checkmclim(as);
  }
  emit_gri(as, XG_ARITHi(XOg_ADD), next, (int32_t)fncells);
  emit_rr(as, XO_MOV, next, cell);
  emit_rr(as, XO_MOV, g|REX_64, RID_RET|REX_64);
  checkmclim(as);

  emit_rr(as, XO_ARITH(XOg_ADD), uv|REX_64, arena|REX_64);
  emit_shifti(as, XOg_SHL|REX_64, uv, LJ_CELL_SHIFT);
  emit_gri(as, XG_ARITHi(XOg_ADD), uv, (int32_t)fncells);
  emit_rr(as, XO_MOV, uv, cell);
  emit_rr(as, XO_ARITH(XOg_ADD), RID_RET|REX_64, arena|REX_64);
  emit_shifti(as, XOg_SHL|REX_64, RID_RET, LJ_CELL_SHIFT);
  emit_rr(as, XO_MOV, RID_RET, cell);
  checkmclim(as);  /* Split cell address derivation from bitmap updates. */

  emit_gri(as, XG_ARITHi(XOg_ADD), uv, (int32_t)fncells);
  emit_rr(as, XO_MOV, uv, cell);
  emit_movtomro(as, next, RID_DISPATCH,
		DISPATCH_TG(alloc.bump[LJ_ARENAK_TRAVERSABLE].cell));
  checkmclim(as);

  /* Runtime executes these read-only sidecar checks after the range proof and
  ** before consuming the private cursor. Both starts need token NONE; a
  ** missing traversable sidecar is the same conservative fallback. `uv` and
  ** `root` are not live allocation pointers until the code above executes. */
  asm_fnew1num_testi8(as, root,
	(int32_t)(offsetof(LJGC2TabStamp, token) +
		  offsetof(LJGC2TableToken, control)),
	(int32_t)LJ_GC2_TABLE_TOKEN_STATE_MASK, CC_NZ, l_fallback);
  emit_gri(as, XG_ARITHi(XOg_ADD), root|REX_64,
	   (int32_t)(fncells * sizeof(LJGC2TabStamp)));
  asm_fnew1num_testi8(as, root,
	(int32_t)(offsetof(LJGC2TabStamp, token) +
		  offsetof(LJGC2TableToken, control)),
	(int32_t)LJ_GC2_TABLE_TOKEN_STATE_MASK, CC_NZ, l_fallback);
  emit_rr(as, XO_ARITH(XOg_ADD), root|REX_64, uv|REX_64);
  emit_shifti(as, XOg_SHL|REX_64, root, 4);
  emit_rr(as, XO_MOV, root, cell);
  emit_jcc(as, CC_Z, l_fallback);
  emit_rr(as, XO_TEST, uv|REX_64, uv|REX_64);
  emit_rmro(as, XO_MOV, uv|REX_64, arena,
	    offsetof(GCAhdr, gc2_tabstamp));
  checkmclim(as);

  emit_jcc(as, CC_A, l_fallback);
  emit_rr(as, XO_CMP, next, tmp);
  emit_jcc(as, CC_B, l_fallback);
  emit_rr(as, XO_CMP, next, cell);
  emit_gri(as, XG_ARITHi(XOg_ADD), next, (int32_t)ncells);
  emit_rr(as, XO_MOV, next, cell);
  emit_rmro(as, XO_MOV, tmp, RID_DISPATCH,
	    DISPATCH_TG(alloc.bump[LJ_ARENAK_TRAVERSABLE].end));
  emit_rmro(as, XO_MOV, cell, RID_DISPATCH,
	    DISPATCH_TG(alloc.bump[LJ_ARENAK_TRAVERSABLE].cell));
  emit_jcc(as, CC_Z, l_fallback);
  emit_rr(as, XO_TEST, arena|REX_64, arena|REX_64);
  emit_gettg(as, arena, alloc.bump[LJ_ARENAK_TRAVERSABLE].a);
  checkmclim(as);

  emit_jcc(as, CC_AE, l_fallback);
  emit_gri(as, XG_ARITHi(XOg_CMP), tmp|REX_64,
	   (int32_t)(LJ_GC2_ACCT_FLUSH - nbytes));
  emit_gettg(as, tmp, local_total);
  emit_jcc(as, CC_NE, l_fallback);
  emit_rmro(as, XO_CMP, tmp|REX_64, g, offsetof(global_State, allocd));
  emit_leatg(as, tmp, allocd);
  asm_fnew1num_testi8(as, RID_DISPATCH, DISPATCH_TG(tg_flags),
		      TGF_ARENA_INTERNAL, CC_Z, l_fallback);
  asm_fnew1num_testi8(as, RID_DISPATCH, DISPATCH_TG(tg_flags),
		      TGF_DEAD, CC_NZ, l_fallback);
  emit_jcc(as, CC_NE, l_fallback);
  emit_rmro(as, XO_CMP, tmp|REX_64, g, offsetof(global_State, main_tg));
  /* DISPATCH points at TGState.dispatch; hotcount is the first TG field. */
  emit_leatg(as, tmp, hotcount);
  checkmclim(as);  /* Split TG state checks from active-marking predicates. */
  /*
  ** In active MARK, a C miss first appends this exact proto/environment pair
  ** as two explicit traversal requests and then release-publishes the cycle
  ** certificate. The fresh function/upvalue bodies are birth-marked here; the
  ** numeric payload has no GC edge. Cache fields are comparison-only and
  ** never replace traversal work. Every mismatch returns to the C barriers.
  **
  ** The assembler emits backwards. Runtime order below is: capture env once;
  ** branch around all certificate checks when the barrier mirror is inactive;
  ** require exact phase/color/gate/current-cycle/resume/cached-cycle/pt/env;
  ** then continue at l_mark_ok. */
  {
    MCLabel l_mark_ok = emit_label(as);

#ifdef LJ_FUNC_TEST_HELPERS
    asm_fnew1num_test_env_pause(as, tmp, l_mark_ok);
#endif

    emit_jcc(as, CC_NE, l_fallback);
    emit_rmro(as, XO_CMP, env|REX_64, RID_DISPATCH,
		      DISPATCH_TG(fnew_cert_env));

    emit_jcc(as, CC_NE, l_fallback);
    emit_rmro(as, XO_CMP, tmp|REX_64, RID_DISPATCH,
		      DISPATCH_TG(fnew_cert_pt));
    emit_loadu64(as, tmp, (uint64_t)(uintptr_t)fi.pt);

    emit_jcc(as, CC_NE, l_fallback);
    emit_rmro(as, XO_CMP, tmp, RID_DISPATCH,
		      DISPATCH_TG(fnew_cert_cycle));
    checkmclim(as);  /* Split exact pair identity from phase authority. */

    emit_jcc(as, CC_NE, l_fallback);
    emit_rmro(as, XO_CMP, tmp, g,
		      offsetof(global_State, gc2.jit_mark_resume));

    emit_jcc(as, CC_E, l_fallback);
    emit_rr(as, XO_TEST, tmp, tmp);
    emit_rmro(as, XO_MOV, tmp, g, offsetof(global_State, gc2.cycle));

    asm_fnew1num_cmpi32(as, g,
				offsetof(global_State, gc2.jit_phase_gate), 0,
				CC_E, l_fallback);
    asm_fnew1num_testi8(as, RID_DISPATCH,
			       DISPATCH_TG(alloc.alloc_black), 1,
			       CC_Z, l_fallback);
    asm_fnew1num_cmpi32(as, g, offsetof(global_State, gc2.phase),
				LJ_GC2_MARK, CC_NE, l_fallback);
    asm_fnew1num_cmpi32(as, RID_DISPATCH, DISPATCH_TG(mark_active),
				0, CC_E, l_mark_ok);
    emit_rmro(as, XO_MOV, env|REX_GC64, parent, offsetof(GCfuncL, env));
  }
  checkmclim(as);
  asm_fnew1num_cmpi32(as, g, offsetof(global_State, allocf_arena), 0,
			      CC_E, l_fallback);
  asm_fnew1num_cmpi32(as, g, offsetof(global_State, gc2.n_workers), 0,
		      CC_NE, l_fallback);
  asm_fnew1num_cmpi32(as, g, offsetof(global_State, mt_entering), 0,
		      CC_NE, l_fallback);
  asm_fnew1num_cmpi32(as, g, offsetof(global_State, mt_active), 0,
			      CC_NE, l_fallback);
  emit_gettg(as, g, gl);
  checkmclim(as);
  return 1;
}
#endif

/* Inline the traced FNEW slot-sync helper for plain numeric values. */
static int asm_call_inline_x86(ASMState *as, IRIns *ir)
{
  IRRef valref, tmpref;
  int32_t slot;
  Reg base, src;
#if LJ_HAS_X64_MT_JIT_HELPERS
  if (asm_fnew1num_inline_x64(as, ir))
    return 1;
#endif
  if (!asm_syncslot_numeric_args(as, ir, &valref, &slot, &tmpref))
    return 0;
  UNUSED(tmpref);
  src = ra_alloc1(as, valref, RSET_FPR);
  base = ra_alloc1(as, REF_BASE, RSET_GPR);
  emit_rmro(as, XO_MOVSDto, src, base, 8 * slot);
  return 1;
}

static int asm_arg_chain_uses(ASMState *as, IRIns *ir, IRRef needle)
{
  IRRef ref = ir->op1;
  while (ref >= REF_FIRST) {
    IRIns *arg = IR(ref);
    if (ref == needle)
      return 1;
    if (arg->o != IR_CARG)
      return 0;
    ref = arg->op1;
  }
  return 0;
}

/* Skip numeric TMPREF materialization when only an inlined syncslot uses it. */
static int asm_tmpref_skip_x86(ASMState *as, IRIns *ir)
{
  IRRef tmpref = (IRRef)(ir - as->ir);
  IRRef ref, cargref = 0;
  int nuse = 0;
  if (ir->o != IR_TMPREF || ir->op2 != IRTMPREF_IN1 ||
      !irt_isnum(IR(ir->op1)->t))
    return 0;
  for (ref = REF_FIRST; ref < as->orignins; ref++) {
    IRIns *u = IR(ref);
    if (u->o == IR_NOP)
      continue;
    if (u->op1 == tmpref || u->op2 == tmpref) {
      if (!(u->o == IR_CARG && u->op2 == tmpref))
	return 0;
      cargref = ref;
      nuse++;
    }
  }
  if (nuse != 1)
    return 0;
  for (ref = REF_FIRST; ref < as->orignins; ref++) {
    IRIns *call = IR(ref);
    IRRef valref, calltmp;
    int32_t slot;
    if (call->o == IR_CALLS &&
	call->op2 == IRCALL_lj_func_syncslot_forjit &&
	asm_arg_chain_uses(as, call, cargref) &&
	asm_syncslot_numeric_args(as, call, &valref, &slot, &calltmp) &&
	calltmp == tmpref)
      return 1;
  }
  return 0;
}

/* -- Returns ------------------------------------------------------------- */

/* Return to lower frame. Guard that it goes to the right spot. */
static void asm_retf(ASMState *as, IRIns *ir)
{
  Reg base = ra_alloc1(as, REF_BASE, RSET_GPR);
  Reg rpc = ra_scratch(as, rset_exclude(RSET_GPR, base));
  void *pc = ir_kptr(IR(ir->op2));
  int32_t delta = 1+LJ_FR2+bc_a(*((const BCIns *)pc - 1));
  as->topslot -= (BCReg)delta;
  if ((int32_t)as->topslot < 0) as->topslot = 0;
  irt_setmark(IR(REF_BASE)->t);  /* Children must not coalesce with BASE reg. */
  emit_settg(as, base, jit_base);
  emit_addptr(as, base, -8*delta);
  asm_guardcc(as, CC_NE);
  emit_rmro(as, XO_CMP, rpc|REX_GC64, base, -8);
  emit_loadu64(as, rpc, u64ptr(pc));
}

/* -- Buffer operations --------------------------------------------------- */

#if LJ_HASBUFFER
static void asm_bufhdr_write(ASMState *as, Reg sb)
{
  Reg tmp = ra_scratch(as, rset_exclude(RSET_GPR, sb));
  IRIns irgc;
  irgc.ot = IRT(0, IRT_PGC);  /* GC type. */
  emit_storeofs(as, &irgc, tmp, sb, offsetof(SBuf, L));
  emit_optg(as, XO_ARITH(XOg_OR), tmp|REX_GC64, cur_L);
  emit_gri(as, XG_ARITHi(XOg_AND), tmp, SBUF_MASK_FLAG);
  emit_loadofs(as, &irgc, tmp, sb, offsetof(SBuf, L));
}
#endif

/* -- Type conversions ---------------------------------------------------- */

static void asm_tointg(ASMState *as, IRIns *ir, Reg left)
{
  Reg tmp = ra_scratch(as, rset_exclude(RSET_FPR, left));
  Reg dest = ra_dest(as, ir, RSET_GPR);
  asm_guardcc(as, CC_P);
  asm_guardcc(as, CC_NE);
  emit_rr(as, XO_UCOMISD, left, tmp);
  emit_rr(as, XO_CVTSI2SD, tmp, dest);
  emit_rr(as, XO_XORPS, tmp, tmp);  /* Avoid partial register stall. */
  checkmclim(as);
  emit_rr(as, XO_CVTTSD2SI, dest, left);
  /* Can't fuse since left is needed twice. */
}

static void asm_tobit(ASMState *as, IRIns *ir)
{
  Reg dest = ra_dest(as, ir, RSET_GPR);
  Reg tmp = ra_noreg(IR(ir->op1)->r) ?
	      ra_alloc1(as, ir->op1, RSET_FPR) :
	      ra_scratch(as, RSET_FPR);
  Reg right;
  emit_rr(as, XO_MOVDto, tmp, dest);
  right = asm_fuseload(as, ir->op2, rset_exclude(RSET_FPR, tmp));
  emit_mrm(as, XO_ADDSD, tmp, right);
  ra_left(as, tmp, ir->op1);
}

static void asm_conv(ASMState *as, IRIns *ir)
{
  IRType st = (IRType)(ir->op2 & IRCONV_SRCMASK);
  int st64 = (st == IRT_I64 || st == IRT_U64 || (LJ_64 && st == IRT_P64));
  int stfp = (st == IRT_NUM || st == IRT_FLOAT);
  IRRef lref = ir->op1;
  lj_assertA(irt_type(ir->t) != st, "inconsistent types for CONV");
  lj_assertA(!(LJ_32 && (irt_isint64(ir->t) || st64)),
	     "IR %04d has unsplit 64 bit type",
	     (int)(ir - as->ir) - REF_BIAS);
  if (irt_isfp(ir->t)) {
    Reg dest = ra_dest(as, ir, RSET_FPR);
    if (stfp) {  /* FP to FP conversion. */
      Reg left = asm_fuseload(as, lref, RSET_FPR);
      emit_mrm(as, st == IRT_NUM ? XO_CVTSD2SS : XO_CVTSS2SD, dest, left);
      if (left == dest) return;  /* Avoid the XO_XORPS. */
    } else if (LJ_32 && st == IRT_U32) {  /* U32 to FP conversion on x86. */
      /* number = (2^52+2^51 .. u32) - (2^52+2^51) */
      cTValue *k = &as->J->k64[LJ_K64_TOBIT];
      Reg bias = ra_scratch(as, rset_exclude(RSET_FPR, dest));
      if (irt_isfloat(ir->t))
	emit_rr(as, XO_CVTSD2SS, dest, dest);
      emit_rr(as, XO_SUBSD, dest, bias);  /* Subtract 2^52+2^51 bias. */
      emit_rr(as, XO_XORPS, dest, bias);  /* Merge bias and integer. */
      emit_rma(as, XO_MOVSD, bias, k);
      checkmclim(as);
      emit_mrm(as, XO_MOVD, dest, asm_fuseload(as, lref, RSET_GPR));
      return;
    } else {  /* Integer to FP conversion. */
      Reg left = (LJ_64 && (st == IRT_U32 || st == IRT_U64)) ?
		 ra_alloc1(as, lref, RSET_GPR) :
		 asm_fuseloadm(as, lref, RSET_GPR, st64);
      if (LJ_64 && st == IRT_U64) {
	MCLabel l_end = emit_label(as);
	cTValue *k = &as->J->k64[LJ_K64_2P64];
	emit_rma(as, XO_ADDSD, dest, k);  /* Add 2^64 to compensate. */
	emit_sjcc(as, CC_NS, l_end);
	emit_rr(as, XO_TEST, left|REX_64, left);  /* Check if u64 >= 2^63. */
      }
      emit_mrm(as, irt_isnum(ir->t) ? XO_CVTSI2SD : XO_CVTSI2SS,
	       dest|((LJ_64 && (st64 || st == IRT_U32)) ? REX_64 : 0), left);
    }
    emit_rr(as, XO_XORPS, dest, dest);  /* Avoid partial register stall. */
  } else if (stfp) {  /* FP to integer conversion. */
    if (irt_isguard(ir->t)) {
      /* Checked conversions are only supported from number to int. */
      lj_assertA(irt_isint(ir->t) && st == IRT_NUM,
		 "bad type for checked CONV");
      asm_tointg(as, ir, ra_alloc1(as, lref, RSET_FPR));
    } else {
      Reg dest = ra_dest(as, ir, RSET_GPR);
      x86Op op = st == IRT_NUM ? XO_CVTTSD2SI : XO_CVTTSS2SI;
      lj_assertA(!irt_isu32(ir->t), "bad CONV u32.fp emitted");
#if LJ_64
      if (irt_isu64(ir->t)) {
	/* For the indefinite result -2^63, add -2^64 and convert again. */
	Reg tmp = ra_noreg(IR(lref)->r) ? ra_alloc1(as, lref, RSET_FPR) :
					  ra_scratch(as, RSET_FPR);
	MCLabel l_end = emit_label(as);
	emit_rr(as, op, dest|REX_64, tmp);
	if (st == IRT_NUM)
	  emit_rma(as, XO_ADDSD, tmp, &as->J->k64[LJ_K64_M2P64]);
	else
	  emit_rma(as, XO_ADDSS, tmp, &as->J->k32[LJ_K32_M2P64]);
	emit_sjcc(as, CC_NO, l_end);
	emit_gmrmi(as, XG_ARITHi(XOg_CMP), dest|REX_64, 1);
	emit_rr(as, op, dest|REX_64, tmp);
	ra_left(as, tmp, lref);

      } else
#endif
      {
	emit_mrm(as, op,
		 dest|((LJ_64 && irt_is64(ir->t)) ? REX_64 : 0),
		 asm_fuseload(as, lref, RSET_FPR));
      }
    }
  } else if (st >= IRT_I8 && st <= IRT_U16) {  /* Extend to 32 bit integer. */
    Reg left, dest = ra_dest(as, ir, RSET_GPR);
    RegSet allow = RSET_GPR;
    x86Op op;
    lj_assertA(irt_isint(ir->t) || irt_isu32(ir->t), "bad type for CONV EXT");
    if (st == IRT_I8) {
      op = XO_MOVSXb; allow = RSET_GPR8; dest |= FORCE_REX;
    } else if (st == IRT_U8) {
      op = XO_MOVZXb; allow = RSET_GPR8; dest |= FORCE_REX;
    } else if (st == IRT_I16) {
      op = XO_MOVSXw;
    } else {
      op = XO_MOVZXw;
    }
    left = asm_fuseload(as, lref, allow);
    /* Add extra MOV if source is already in wrong register. */
    if (!LJ_64 && left != RID_MRM && !rset_test(allow, left)) {
      Reg tmp = ra_scratch(as, allow);
      emit_rr(as, op, dest, tmp);
      emit_rr(as, XO_MOV, tmp, left);
    } else {
      emit_mrm(as, op, dest, left);
    }
  } else {  /* 32/64 bit integer conversions. */
    if (LJ_32) {  /* Only need to handle 32/32 bit no-op (cast) on x86. */
      Reg dest = ra_dest(as, ir, RSET_GPR);
      ra_left(as, dest, lref);  /* Do nothing, but may need to move regs. */
    } else if (irt_is64(ir->t)) {
      Reg dest = ra_dest(as, ir, RSET_GPR);
      if (st64 || !(ir->op2 & IRCONV_SEXT)) {
	/* 64/64 bit no-op (cast) or 32 to 64 bit zero extension. */
	ra_left(as, dest, lref);  /* Do nothing, but may need to move regs. */
      } else {  /* 32 to 64 bit sign extension. */
	Reg left = asm_fuseload(as, lref, RSET_GPR);
	emit_mrm(as, XO_MOVSXd, dest|REX_64, left);
      }
    } else {
      Reg dest = ra_dest(as, ir, RSET_GPR);
      if (st64 && !(ir->op2 & IRCONV_NONE)) {
	Reg left = asm_fuseload(as, lref, RSET_GPR);
	/* This is either a 32 bit reg/reg mov which zeroes the hiword
	** or a load of the loword from a 64 bit address.
	*/
	emit_mrm(as, XO_MOV, dest, left);
      } else {  /* 32/32 bit no-op (cast). */
	ra_left(as, dest, lref);  /* Do nothing, but may need to move regs. */
      }
    }
  }
}


static void asm_strto(ASMState *as, IRIns *ir)
{
  /* Force a spill slot for the destination register (if any). */
  const CCallInfo *ci = &lj_ir_callinfo[IRCALL_lj_strscan_num];
  IRRef args[2];
  RegSet drop = RSET_SCRATCH;
  if ((drop & RSET_FPR) != RSET_FPR && ra_hasreg(ir->r))
    rset_set(drop, ir->r);  /* WIN64 doesn't spill all FPRs. */
  ra_evictset(as, drop);
  asm_guardcc(as, CC_E);
  emit_rr(as, XO_TEST, RID_RET, RID_RET);  /* Test return status. */
  args[0] = ir->op1;      /* GCstr *str */
  args[1] = ASMREF_TMP1;  /* TValue *n  */
  asm_gencall(as, ci, args);
  /* Store the result to the spill slot or temp slots. */
  emit_rmro(as, XO_LEA, ra_releasetmp(as, ASMREF_TMP1)|REX_64,
	    RID_ESP, sps_scale(ir->s));
}

/* -- Memory references --------------------------------------------------- */

/* Get pointer to TValue. */
static void asm_tvptr_protected(ASMState *as, Reg dest, IRRef ref, MSize mode,
				RegSet protect)
{
  if ((mode & (IRTMPREF_IN1|IRTMPREF_IN2))) {
    IRIns *ir = IR(ref);
    if (irt_isnum(ir->t)) {
      if (irref_isk(ref) && !(mode & IRTMPREF_OUT1)) {
	/* Use the number constant itself as a TValue. */
	emit_loada(as, dest, ir_knum(ir));
	return;
      }
      emit_rmro(as, XO_MOVSDto, ra_alloc1(as, ref, RSET_FPR), dest, 0);
    } else {
      if (irref_isk(ref)) {
	Reg tmp;
	TValue k;
	lj_ir_kvalue(as->J->L, &k, ir);
	tmp = ra_scratch(as, rset_exclude(RSET_GPR, dest));
	emit_rmro(as, XO_MOVto, tmp|REX_64, dest, 0);
	emit_loadu64(as, tmp, k.u64);
      } else {
	/* TODO: 64 bit store + 32 bit load-modify-store is suboptimal. */
	Reg src = ra_alloc1(as, ref,
			     rset_exclude(RSET_GPR & ~protect, dest));
	if (irt_is64(ir->t)) {
	  emit_u32(as, irt_toitype(ir->t) << 15);
	  emit_rmro(as, XO_ARITHi, XOg_OR, dest, 4);
	} else {
	  emit_movmroi(as, dest, 4, (irt_toitype(ir->t) << 15));
	}
	emit_movtomro(as, REX_64IR(ir, src), dest, 0);
      }
    }
  }
  if (mode & (IRTMPREF_IN2|IRTMPREF_OUT2))
    emit_leatg(as, dest, tmptv2);
  else
    emit_leatg(as, dest, tmptv);
}

static void asm_tvptr(ASMState *as, Reg dest, IRRef ref, MSize mode)
{
  asm_tvptr_protected(as, dest, ref, mode, RSET_EMPTY);
}

static void asm_aref(ASMState *as, IRIns *ir)
{
  Reg dest = ra_dest(as, ir, RSET_GPR);
  asm_fusearef(as, ir, RSET_GPR);
  if (!(as->mrm.idx == RID_NONE && as->mrm.ofs == 0))
    emit_mrm(as, XO_LEA, dest|REX_GC64, RID_MRM);
  else if (as->mrm.base != dest)
    emit_rr(as, XO_MOV, dest|REX_GC64, as->mrm.base);
}

#define TABNODE_HMASK_OFS	(-(int32_t)sizeof(TabNodeHdr))
#define TABNODE_FLAGS_OFS \
  (TABNODE_HMASK_OFS + (int32_t)offsetof(TabNodeHdr, flags))
#define TABARRAY_ACAP_OFS \
  (-(int32_t)sizeof(TabArrayHdr) + (int32_t)offsetof(TabArrayHdr, acap))

static LJ_AINLINE void asm_href_tab_node_flags_test_acq(ASMState *as,
							Reg node,
							int32_t flags)
{
  emit_i32(as, flags);
  emit_rmro(as, XO_GROUP3, XOg_TEST, node, TABNODE_FLAGS_OFS);  /* asm_href_tab_node_flags_test_acq */
}

static void asm_tabnode_retiring_guard(ASMState *as, Reg node)
{
  /* Pre-MT traces cannot race a secondary table resize. The first transition
  ** into threading sets mt_entering and flushes existing traces before worker
  ** Lua code can run; traces assembled after that boundary keep the retiring
  ** generation guard.
  */
  if (!mt_active_or_entering_acq(J2G(as->J)))
    return;
  /* M6: active-MT JIT hash readers leave retiring hash generations like the VM. */
  asm_guardcc(as, CC_NE);
  asm_href_tab_node_flags_test_acq(as, node, (int32_t)TABNODE_FLAG_RETIRING);
}

static LJ_AINLINE void asm_href_node_next_acq(ASMState *as, Reg dst, Reg node)
{
  emit_rmro(as, XO_MOV, dst|REX_GC64, node,
	    offsetof(Node, next));  /* asm_href_node_next_acq */
}

static LJ_AINLINE void asm_href_tab_node_acq(ASMState *as, Reg dst, Reg tab)
{
  emit_rmro(as, XO_MOV, dst|REX_GC64, tab,
	    offsetof(GCtab, node));  /* asm_href_tab_node_acq */
}

static LJ_AINLINE void asm_href_tab_node_hmask_load_acq(ASMState *as,
							Reg dst, Reg node)
{
  emit_rmro(as, XO_MOV, dst, node, TABNODE_HMASK_OFS);  /* asm_href_tab_node_hmask_load_acq */
}

static LJ_AINLINE void asm_href_tab_node_hmask_and_acq(ASMState *as,
						       Reg dst, Reg node)
{
  emit_rmro(as, XO_ARITH(XOg_AND), dst, node, TABNODE_HMASK_OFS);  /* asm_href_tab_node_hmask_and_acq */
}

static LJ_AINLINE void asm_href_tab_node_hmask_cmpi_acq(ASMState *as,
							Reg node, int32_t imm)
{
  emit_gmroi(as, XG_ARITHi(XOg_CMP), node, TABNODE_HMASK_OFS, imm);  /* asm_href_tab_node_hmask_cmpi_acq */
}

/* Inlined hash lookup. Specialized for key type and for const keys.
** The equivalent C code is:
**   Node *n = hashkey(t, key);
**   do {
**     if (lj_obj_equal(&n->key, key)) return &n->val;
**   } while ((n = nextnode(n)));
**   return niltv(L);
*/
static void asm_href(ASMState *as, IRIns *ir, IROp merge)
{
  RegSet allow = RSET_GPR;
  int destused = ra_used(ir);
  Reg dest = ra_dest(as, ir, allow);
  Reg tab = ra_alloc1(as, ir->op1, rset_clear(allow, dest));
  Reg key = RID_NONE, tmp = RID_NONE;
  IRIns *irkey = IR(ir->op2);
  int isk = irref_isk(ir->op2);
  IRType1 kt = irkey->t;
  uint32_t khash;
  MCLabel l_end, l_loop, l_next;

  if (!isk) {
    rset_clear(allow, tab);
    key = ra_alloc1(as, ir->op2, irt_isnum(kt) ? RSET_FPR : allow);
    if (LJ_GC64 || !irt_isstr(kt))
      tmp = ra_scratch(as, rset_exclude(allow, key));
  }

  /* Key not found in chain: jump to exit (if merged) or load niltv. */
  l_end = emit_label(as);
  if (merge == IR_NE)
    asm_guardcc(as, CC_E);  /* XI_JMP is not found by lj_asm_patchexit. */
  else if (destused)
    emit_loada(as, dest, niltvg(J2G(as->J)));

  /* Follow hash chain until the end. */
  l_loop = emit_sjcc_label(as, CC_NZ);
  emit_rr(as, XO_TEST, dest|REX_GC64, dest);
  asm_href_node_next_acq(as, dest, dest);
  l_next = emit_label(as);

  /* Type and value comparison. */
  if (merge == IR_EQ)
    asm_guardcc(as, CC_E);
  else
    emit_sjcc(as, CC_E, l_end);
  checkmclim(as);
  if (irt_isnum(kt)) {
    if (isk) {
      /* Assumes -0.0 is already canonicalized to +0.0. */
      emit_gmroi(as, XG_ARITHi(XOg_CMP), dest, offsetof(Node, key.u32.lo),
		 (int32_t)ir_knum(irkey)->u32.lo);
      emit_sjcc(as, CC_NE, l_next);
      emit_gmroi(as, XG_ARITHi(XOg_CMP), dest, offsetof(Node, key.u32.hi),
		 (int32_t)ir_knum(irkey)->u32.hi);
    } else {
      emit_sjcc(as, CC_P, l_next);
      emit_rmro(as, XO_UCOMISD, key, dest, offsetof(Node, key.n));
      emit_sjcc(as, CC_AE, l_next);
      /* The type check avoids NaN penalties and complaints from Valgrind. */
      emit_i8(as, LJ_TISNUM);
      emit_rmro(as, XO_ARITHi8, XOg_CMP, dest, offsetof(Node, key.it));
    }
  } else if (irt_isaddr(kt)) {
    if (isk) {
      TValue k;
      k.u64 = ((uint64_t)irt_toitype(irkey->t) << 47) | irkey[1].tv.u64;
      emit_gmroi(as, XG_ARITHi(XOg_CMP), dest, offsetof(Node, key.u32.lo),
		 k.u32.lo);
      emit_sjcc(as, CC_NE, l_next);
      emit_gmroi(as, XG_ARITHi(XOg_CMP), dest, offsetof(Node, key.u32.hi),
		 k.u32.hi);
    } else {
      emit_rmro(as, XO_CMP, tmp|REX_64, dest, offsetof(Node, key.u64));
    }
  } else {
    lj_assertA(irt_ispri(kt) && !irt_isnil(kt), "bad HREF key type");
    emit_u32(as, (irt_toitype(kt)<<15)|0x7fff);
    emit_rmro(as, XO_ARITHi, XOg_CMP, dest, offsetof(Node, key.it));
  }
  emit_sfixup(as, l_loop);
  if (!isk && irt_isaddr(kt)) {
    emit_rr(as, XO_OR, tmp|REX_64, key);
    emit_loadu64(as, tmp, (uint64_t)irt_toitype(kt) << 47);
  }

  /* M6: dynamic HREF masks against the loaded node header, not GCtab.hmask. */
  khash = isk ? ir_khash(as, irkey) : 1;
  if (khash == 0) {
    asm_tabnode_retiring_guard(as, dest);
    asm_href_tab_node_acq(as, dest, tab);
  } else {
    RegSet iallow = allow;
    Reg idx;
    if (key < RID_MAX_GPR) rset_clear(iallow, key);
    if (tmp < RID_MAX_GPR) rset_clear(iallow, tmp);
    idx = ra_scratch(as, iallow);
    emit_rr(as, XO_ARITH(XOg_ADD), dest|REX_GC64, idx);
    emit_shifti(as, XOg_SHL, idx, 3);
    emit_rmrxo(as, XO_LEA, idx, idx, idx, XM_SCALE2, 0);
    if (isk) {
      emit_gri(as, XG_ARITHi(XOg_AND), idx, (int32_t)khash);
      asm_href_tab_node_hmask_load_acq(as, idx, dest);
    } else if (irt_isstr(kt)) {
      emit_rmro(as, XO_ARITH(XOg_AND), idx, key, offsetof(GCstr, sid));
      asm_href_tab_node_hmask_load_acq(as, idx, dest);
    } else {  /* Must match with hashrot() in lj_tab.c. */
      asm_href_tab_node_hmask_and_acq(as, idx, dest);
      emit_rr(as, XO_ARITH(XOg_SUB), idx, tmp);
      emit_shifti(as, XOg_ROL, tmp, HASH_ROT3);
      emit_rr(as, XO_ARITH(XOg_XOR), idx, tmp);
      checkmclim(as);
      emit_shifti(as, XOg_ROL, idx, HASH_ROT2);
      emit_rr(as, XO_ARITH(XOg_SUB), tmp, idx);
      emit_shifti(as, XOg_ROL, idx, HASH_ROT1);
      emit_rr(as, XO_ARITH(XOg_XOR), tmp, idx);
      if (irt_isnum(kt)) {
	emit_rr(as, XO_ARITH(XOg_ADD), idx, idx);
#if LJ_64
	emit_shifti(as, XOg_SHR|REX_64, idx, 32);
	emit_rr(as, XO_MOV, tmp, idx);
	emit_rr(as, XO_MOVDto, key|REX_64, idx);
#else
	emit_rmro(as, XO_MOV, idx, RID_ESP, ra_spill(as, irkey)+4);
	emit_rr(as, XO_MOVDto, key, tmp);
#endif
      } else {
	emit_rr(as, XO_MOV, tmp, key);
	emit_gri(as, XG_ARITHi(XOg_XOR), idx, irt_toitype(kt) << 15);
	if ((as->flags & JIT_F_BMI2)) {
	  emit_i8(as, 32);
	  emit_mrm(as, XV_RORX|VEX_64, idx, key);
	} else {
	  emit_shifti(as, XOg_SHR|REX_64, idx, 32);
	  emit_rr(as, XO_MOV, idx|REX_64, key|REX_64);
	}
      }
    }
    asm_tabnode_retiring_guard(as, dest);
    asm_href_tab_node_acq(as, dest, tab);
  }
}

static void asm_hrefk(ASMState *as, IRIns *ir)
{
  IRIns *kslot = IR(ir->op2);
  IRIns *irkey = IR(kslot->op1);
  int32_t ofs = (int32_t)(kslot->op2 * sizeof(Node));
  Reg dest = ra_used(ir) ? ra_dest(as, ir, RSET_GPR) : RID_NONE;
  Reg node = ra_alloc1(as, ir->op1, RSET_GPR);
#if !LJ_64
  MCLabel l_exit;
#endif
  lj_assertA(ofs % sizeof(Node) == 0, "unaligned HREFK slot");
  if (ra_hasreg(dest)) {
    if (ofs != 0) {
      if (dest == node)
	emit_gri(as, XG_ARITHi(XOg_ADD), dest|REX_GC64, ofs);
      else
	emit_rmro(as, XO_LEA, dest|REX_GC64, node, ofs);
    } else if (dest != node) {
      emit_rr(as, XO_MOV, dest|REX_GC64, node);
    }
  }
  asm_guardcc(as, CC_NE);
  checkmclim(as);  /* Split HREFK address setup from key guard materialization. */
#if LJ_64
  if (!irt_ispri(irkey->t)) {
    Reg key = ra_scratch(as, rset_exclude(RSET_GPR, node));
    emit_rmro(as, XO_CMP, key|REX_64, node,
	       ofs + (int32_t)offsetof(Node, key.u64));
    lj_assertA(irt_isnum(irkey->t) || irt_isgcv(irkey->t),
	       "bad HREFK key type");
    /* Assumes -0.0 is already canonicalized to +0.0. */
    emit_loadu64(as, key, irt_isnum(irkey->t) ? ir_knum(irkey)->u64 :
			  ((uint64_t)irt_toitype(irkey->t) << 47) |
			  (uint64_t)ir_kgc(irkey));
  } else {
    lj_assertA(!irt_isnil(irkey->t), "bad HREFK key type");
    emit_i32(as, (irt_toitype(irkey->t)<<15)|0x7fff);
    emit_rmro(as, XO_ARITHi, XOg_CMP, node,
	      ofs + (int32_t)offsetof(Node, key.it));
  }
#else
  l_exit = emit_label(as);
  if (irt_isnum(irkey->t)) {
    /* Assumes -0.0 is already canonicalized to +0.0. */
    emit_gmroi(as, XG_ARITHi(XOg_CMP), node,
	       ofs + (int32_t)offsetof(Node, key.u32.lo),
	       (int32_t)ir_knum(irkey)->u32.lo);
    emit_sjcc(as, CC_NE, l_exit);
    emit_gmroi(as, XG_ARITHi(XOg_CMP), node,
	       ofs + (int32_t)offsetof(Node, key.u32.hi),
	       (int32_t)ir_knum(irkey)->u32.hi);
  } else {
    if (!irt_ispri(irkey->t)) {
      lj_assertA(irt_isgcv(irkey->t), "bad HREFK key type");
      emit_gmroi(as, XG_ARITHi(XOg_CMP), node,
		 ofs + (int32_t)offsetof(Node, key.gcr),
		 ptr2addr(ir_kgc(irkey)));
      emit_sjcc(as, CC_NE, l_exit);
    }
    lj_assertA(!irt_isnil(irkey->t), "bad HREFK key type");
    emit_i8(as, irt_toitype(irkey->t));
    emit_rmro(as, XO_ARITHi8, XOg_CMP, node,
	      ofs + (int32_t)offsetof(Node, key.it));
  }
#endif
  checkmclim(as);  /* Split HREFK key and node-generation guard sequences. */
  /* Guard HREFK's constant slot against a newer, smaller node generation. */
  asm_guardcc(as, CC_B);
  asm_href_tab_node_hmask_cmpi_acq(as, node, (int32_t)kslot->op2);
  /* Guard HREFK's loaded node against a retiring hash generation. */
  asm_tabnode_retiring_guard(as, node);
}

static void asm_uref(ASMState *as, IRIns *ir)
{
  Reg dest = ra_dest(as, ir, RSET_GPR);
  int guarded = (irt_t(ir->t) & (IRT_GUARD|IRT_TYPE)) == (IRT_GUARD|IRT_PGC);
  if (irref_isk(ir->op1) && IR(ir->op1)->o == IR_KPTR && !guarded) {
    GCupval *uv = (GCupval *)ir_kptr(IR(ir->op1));
    emit_loada(as, dest, ir->o == IR_UREFC ? (void *)&uv->tv :
					    (void *)mref(uv->v, TValue));
	  } else if (ir->o == IR_UREFC &&
		     irt_isp32(IR(ir->op1)->t) && IR(ir->op1)->o == IR_SLOAD) {
	    IRIns *irs = IR(ir->op1);
	    int32_t ofs = 8*((int32_t)irs->op1-1-LJ_FR2);
	    Reg uv = ra_alloc1(as, ir->op1, rset_exclude(RSET_GPR, dest));
    Reg base = ra_alloc1(as, REF_BASE,
			 rset_exclude(rset_exclude(RSET_GPR, dest), uv));
    emit_rmro(as, XO_LEA, dest|REX_GC64, uv, offsetof(GCupval, tv));
    emit_shifti(as, XOg_SHR|REX_64, uv, 17);
    if ((as->flags & JIT_F_BMI2)) {
      emit_i8(as, 47);
      emit_rmro(as, XV_RORX|VEX_64, uv, base, ofs);
    } else {
      emit_shifti(as, XOg_SHL|REX_64, uv, 17);
      emit_rmro(as, XO_MOV, uv|REX_64, base, ofs);
    }
  } else if (ir->o == IR_UREFC &&
	     (irt_isp32(IR(ir->op1)->t) ||
	      irt_type(IR(ir->op1)->t) == IRT_PGC)) {
    Reg uv = ra_alloc1(as, ir->op1, rset_exclude(RSET_GPR, dest));
    emit_rmro(as, XO_LEA, dest|REX_GC64, uv, offsetof(GCupval, tv));
  } else if (irref_isk(ir->op1) && !guarded) {
    GCfunc *fn = ir_kfunc(IR(ir->op1));
    MRef *v = &func_uv_acq(&fn->l, (ir->op2 >> 8))->v;
    emit_rma(as, XO_MOV, dest|REX_GC64, v);
  } else {
    Reg uv = ra_scratch(as, RSET_GPR);
    if (ir->o == IR_UREFC)
      emit_rmro(as, XO_LEA, dest|REX_GC64, uv, offsetof(GCupval, tv));
    else
      emit_rmro(as, XO_MOV, dest|REX_GC64, uv, offsetof(GCupval, v));
    if (guarded) {
      asm_guardcc(as, ir->o == IR_UREFC ? CC_E : CC_NE);
      emit_i8(as, 0);
      emit_rmro(as, XO_ARITHib, XOg_CMP, uv, offsetof(GCupval, closed));
    }
    if (irref_isk(ir->op1) && IR(ir->op1)->o == IR_KPTR) {
      GCupval *uvp = (GCupval *)ir_kptr(IR(ir->op1));
      emit_loada(as, uv, uvp);
    } else if (irref_isk(ir->op1)) {
      GCfunc *fn = ir_kfunc(IR(ir->op1));
      GCobj *o = func_uvptr_acq(&fn->l, (ir->op2 >> 8));
      emit_loada(as, uv, o);
    } else {
      emit_rmro(as, XO_MOV, uv|REX_GC64, ra_alloc1(as, ir->op1, RSET_GPR),
	        (int32_t)offsetof(GCfuncL, uvptr) +
	        (int32_t)sizeof(MRef) * (int32_t)(ir->op2 >> 8));
    }
  }
}

static void asm_fref(ASMState *as, IRIns *ir)
{
  Reg dest = ra_dest(as, ir, RSET_GPR);
  asm_fusefref(as, ir, RSET_GPR);
  emit_mrm(as, XO_LEA, dest, RID_MRM);
}

static void asm_strref(ASMState *as, IRIns *ir)
{
  Reg dest = ra_dest(as, ir, RSET_GPR);
  asm_fusestrref(as, ir, RSET_GPR);
  if (as->mrm.base == RID_NONE)
    emit_loadi(as, dest, as->mrm.ofs);
  else if (as->mrm.base == dest && as->mrm.idx == RID_NONE)
    emit_gri(as, XG_ARITHi(XOg_ADD), dest|REX_GC64, as->mrm.ofs);
  else
    emit_mrm(as, XO_LEA, dest|REX_GC64, RID_MRM);
}

/* -- Loads and stores ---------------------------------------------------- */

static void asm_fxload(ASMState *as, IRIns *ir)
{
  Reg dest = ra_dest(as, ir, irt_isfp(ir->t) ? RSET_FPR : RSET_GPR);
  x86Op xo;
  /* ir->op2 is ignored -- unaligned loads are ok on x86. */
  switch (irt_type(ir->t)) {
  case IRT_I8: xo = XO_MOVSXb; break;
  case IRT_U8: xo = XO_MOVZXb; break;
  case IRT_I16: xo = XO_MOVSXw; break;
  case IRT_U16: xo = XO_MOVZXw; break;
  case IRT_NUM: xo = XO_MOVSD; break;
  case IRT_FLOAT: xo = XO_MOVSS; break;
  default:
    if (LJ_64 && irt_is64(ir->t))
      dest |= REX_64;
    else
      lj_assertA(irt_isint(ir->t) || irt_isu32(ir->t) || irt_isaddr(ir->t),
		 "unsplit 64 bit load");
    xo = XO_MOV;
    break;
  }
  if (ir->o == IR_FLOAD && ir->op1 == REF_NIL) {
    emit_rma(as, xo, dest, asm_ggfrefaddr(as, ir));
    return;
  }
  if (ir->o == IR_FLOAD)
    asm_fusefref(as, ir, RSET_GPR);
  else
    asm_fusexref(as, ir->op1, RSET_GPR);
  emit_mrm(as, xo, dest, RID_MRM);
}

#define asm_fload(as, ir)	asm_fxload(as, ir)
#define asm_xload(as, ir)	asm_fxload(as, ir)

static void asm_fxstore(ASMState *as, IRIns *ir)
{
  RegSet allow = RSET_GPR;
  Reg src = RID_NONE, osrc = RID_NONE;
  int32_t k = 0;
  if (ir->r == RID_SINK)
    return;
  /* The IRT_I16/IRT_U16 stores should never be simplified for constant
  ** values since mov word [mem], imm16 has a length-changing prefix.
  */
  if (irt_isi16(ir->t) || irt_isu16(ir->t) || irt_isfp(ir->t) ||
      !asm_isk32(as, ir->op2, &k)) {
    RegSet allow8 = irt_isfp(ir->t) ? RSET_FPR :
		    (irt_isi8(ir->t) || irt_isu8(ir->t)) ? RSET_GPR8 : RSET_GPR;
    src = osrc = ra_alloc1(as, ir->op2, allow8);
    if (!LJ_64 && !rset_test(allow8, src)) {  /* Already in wrong register. */
      rset_clear(allow, osrc);
      src = ra_scratch(as, allow8);
    }
    rset_clear(allow, src);
  }
  if (ir->o == IR_FSTORE) {
    asm_fusefref(as, IR(ir->op1), allow);
  } else {
    asm_fusexref(as, ir->op1, allow);
    if (LJ_32 && ir->o == IR_HIOP) as->mrm.ofs += 4;
  }
  if (ra_hasreg(src)) {
    x86Op xo;
    switch (irt_type(ir->t)) {
    case IRT_I8: case IRT_U8: xo = XO_MOVtob; src |= FORCE_REX; break;
    case IRT_I16: case IRT_U16: xo = XO_MOVtow; break;
    case IRT_NUM: xo = XO_MOVSDto; break;
    case IRT_FLOAT: xo = XO_MOVSSto; break;
    default:
      if (LJ_64 && irt_is64(ir->t))
	src |= REX_64;
      else
	lj_assertA(irt_isint(ir->t) || irt_isu32(ir->t) || irt_isaddr(ir->t),
		   "unsplit 64 bit store");
      xo = XO_MOVto;
      break;
    }
    emit_mrm(as, xo, src, RID_MRM);
    if (!LJ_64 && src != osrc) {
      ra_noweak(as, osrc);
      emit_rr(as, XO_MOV, src, osrc);
    }
  } else {
    if (irt_isi8(ir->t) || irt_isu8(ir->t)) {
      emit_i8(as, k);
      emit_mrm(as, XO_MOVmib, 0, RID_MRM);
    } else {
      lj_assertA(irt_is64(ir->t) || irt_isint(ir->t) || irt_isu32(ir->t) ||
		 irt_isaddr(ir->t), "bad store type");
      emit_i32(as, k);
      emit_mrm(as, XO_MOVmi, REX_64IR(ir, 0), RID_MRM);
    }
  }
}

#define asm_fstore(as, ir)	asm_fxstore(as, ir)
#define asm_xstore(as, ir)	asm_fxstore(as, ir)


static void asm_ahuvload(ASMState *as, IRIns *ir)
{
  Reg tmp = RID_NONE;
  lj_assertA(irt_isnum(ir->t) || irt_ispri(ir->t) || irt_isaddr(ir->t) ||
	     (LJ_DUALNUM && irt_isint(ir->t)),
	     "bad load type %d", irt_type(ir->t));
  if (ra_used(ir)) {
    RegSet allow = irt_isnum(ir->t) ? RSET_FPR : RSET_GPR;
    Reg dest = ra_dest(as, ir, allow);
    asm_fuseahuref(as, ir->op1, RSET_GPR);
    checkmclim(as);  /* Split fused ref materialization from GC64 load guard. */
    if (ir->o == IR_VLOAD) as->mrm.ofs += 8 * ir->op2;
    if (irt_isaddr(ir->t)) {
      emit_shifti(as, XOg_SHR|REX_64, dest, 17);
      asm_guardcc(as, CC_NE);
      emit_i8(as, irt_toitype(ir->t));
      emit_rr(as, XO_ARITHi8, XOg_CMP, dest);
      emit_i8(as, XI_O16);
      if ((as->flags & JIT_F_BMI2)) {
	emit_i8(as, 47);
	emit_mrm(as, XV_RORX|VEX_64, dest, RID_MRM);
      } else {
	emit_shifti(as, XOg_ROR|REX_64, dest, 47);
	emit_mrm(as, XO_MOV, dest|REX_64, RID_MRM);
      }
      return;
    } else
    emit_mrm(as, dest < RID_MAX_GPR ? XO_MOV : XO_MOVSD, dest, RID_MRM);
  } else {
    RegSet gpr = RSET_GPR;
    if (irt_isaddr(ir->t)) {
      tmp = ra_scratch(as, RSET_GPR);
      gpr = rset_exclude(gpr, tmp);
    }
    asm_fuseahuref(as, ir->op1, gpr);
    checkmclim(as);  /* Split fused ref materialization from load type guard. */
    if (ir->o == IR_VLOAD) as->mrm.ofs += 8 * ir->op2;
  }
  /* Always do the type check, even if the load result is unused. */
  as->mrm.ofs += 4;
  asm_guardcc(as, irt_isnum(ir->t) ? CC_AE : CC_NE);
  if (LJ_64 && irt_type(ir->t) >= IRT_NUM) {
    lj_assertA(irt_isinteger(ir->t) || irt_isnum(ir->t),
	       "bad load type %d", irt_type(ir->t));
    checkmclim(as);
    emit_u32(as, LJ_TISNUM << 15);
    emit_mrm(as, XO_ARITHi, XOg_CMP, RID_MRM);
  } else if (irt_isaddr(ir->t)) {
    as->mrm.ofs -= 4;
    emit_i8(as, irt_toitype(ir->t));
    emit_mrm(as, XO_ARITHi8, XOg_CMP, tmp);
    emit_shifti(as, XOg_SAR|REX_64, tmp, 47);
    emit_mrm(as, XO_MOV, tmp|REX_64, RID_MRM);
  } else if (irt_isnil(ir->t)) {
    as->mrm.ofs -= 4;
    emit_i8(as, -1);
    emit_mrm(as, XO_ARITHi8, XOg_CMP|REX_64, RID_MRM);
  } else {
    emit_u32(as, (irt_toitype(ir->t) << 15) | 0x7fff);
    emit_mrm(as, XO_ARITHi, XOg_CMP, RID_MRM);
  }
}

static void asm_ahstore_forjit(ASMState *as, IRIns *ir)
{
  IRCallID id = ir->o == IR_ASTORE ?
    IRCALL_lj_tab_storetv_forjit_array : IRCALL_lj_tab_storetv_forjit_hash;
  const CCallInfo *ci;
  IRRef args[5];
  IRIns *xref = IR(ir->op1);
  IRRef tabref, keyref;
  int keyistv = 1;
  if (ir->o == IR_ASTORE &&
      (irt_isnum(ir->t) || irt_ispri(ir->t) || irt_islightud(ir->t) ||
       (LJ_DUALNUM && irt_isinteger(ir->t))))
    id = IRCALL_lj_tab_storetv_forjit_array_nogc;
  if (xref->o == IR_AREF) {
    tabref = IR(xref->op1)->op1;
    keyref = xref->op2;
    keyistv = 0;
  } else if (xref->o == IR_HREFK) {
    tabref = IR(xref->op1)->op1;
    keyref = IR(xref->op2)->op1;
  } else if (xref->o == IR_NEWREF) {
    IRType1 kt = IR(xref->op2)->t;
    tabref = xref->op1;
    keyref = xref->op2;
    if (irt_isnum(kt) || (LJ_DUALNUM && irt_isinteger(kt)))
      id = IRCALL_lj_tab_storetv_forjit_newref;
  } else {
    lj_assertA(xref->o == IR_HREF, "expected helper-backed table store ref");
    tabref = xref->op1;
    keyref = xref->op2;
  }
  /*
  ** Active-MT table store helpers can allocate, retry through safepoints, or
  ** longjmp on STOPREQ. ASTORE/HSTORE are hand-lowered to helper calls here, so
  ** prepare the throwing-call snapshot explicitly instead of relying on CALL*
  ** guard metadata.
  */
  asm_snap_prep(as);
  ci = &lj_ir_callinfo[id];
  ra_evictset(as, RSET_SCRATCH);
  args[0] = ASMREF_L;     /* lua_State *L */
  args[1] = tabref;       /* GCtab *parent */
  args[2] = ir->op1;      /* TValue *dst */
  args[3] = ASMREF_TMP1;  /* cTValue *src */
  args[4] = keyistv ? ASMREF_TMP2 : keyref;  /* cTValue *key or MSize index */
  asm_gencall(as, ci, args);
  if (keyistv) {
    Reg keytmp = ra_releasetmp(as, ASMREF_TMP2);
    Reg srctmp = ra_releasetmp(as, ASMREF_TMP1);
    asm_tvptr_protected(as, keytmp, keyref, IRTMPREF_IN1|IRTMPREF_IN2,
			RID2RSET(srctmp));
    asm_tvptr_protected(as, srctmp, ir->op2, IRTMPREF_IN1,
			RID2RSET(keytmp));
  } else {
    asm_tvptr(as, ra_releasetmp(as, ASMREF_TMP1), ir->op2, IRTMPREF_IN1);
  }
}

#if LJ_HAS_X64_MT_JIT_HELPERS
static IRRef asm_ahstore_tabref(ASMState *as, IRIns *xref, int *isnewref)
{
  *isnewref = 0;
  if (xref->o == IR_AREF)
    return IR(xref->op1)->op1;
  if (xref->o == IR_HREFK)
    return IR(xref->op1)->op1;
  if (xref->o == IR_HREF)
    return xref->op1;
  lj_assertA(xref->o == IR_NEWREF, "expected table store ref");
  *isnewref = 1;
  return xref->op1;
}

static int asm_ahstore_publishes_ref(IROp op)
{
  return op == IR_ASTORE || op == IR_HSTORE || op == IR_USTORE ||
	 op == IR_FSTORE || op == IR_XSTORE;
}

static int asm_ahstore_trace_local_direct_ok(ASMState *as, IRIns *ir)
{
  IRIns *xref = IR(ir->op1);
  IRRef storeref = (IRRef)(ir - as->ir);
  IRRef tabref, ref;
  IRIns *tab;
  int isnewref;

  if (ir->o != IR_ASTORE && ir->o != IR_HSTORE)
    return 0;
  tabref = asm_ahstore_tabref(as, xref, &isnewref);
  if (isnewref || tabref < REF_FIRST)
    return 0;  /* NEWREF may grow/rehash and must keep helper revalidation. */
  tab = IR(tabref);
  if (tab->o != IR_TNEW && tab->o != IR_TDUP)
    return 0;

  for (ref = tabref + 1; ref < storeref; ref++) {
    IRIns *x = IR(ref);
    IROp op = x->o;
    if (op == IR_XPOLL || op == IR_XSAVE || op == IR_XBAR ||
	(op >= IR_CALLN && op <= IR_CALLXS))
      return 0;
    if (op == IR_NEWREF && x->op1 == tabref)
      return 0;
    if (asm_ahstore_publishes_ref(op) && x->op2 == tabref)
      return 0;
  }
  return 1;
}

static int asm_ahstore_can_inline_tvalue(IRType1 t)
{
  return irt_isnum(t) || irt_ispri(t) || (LJ_DUALNUM && irt_isint(t));
}

static uint64_t asm_ahstore_int_tvalue_tag(void)
{
  return (uint64_t)(uint32_t)(LJ_TISNUM << 15) << 32;
}

static uint64_t asm_ahstore_pri_tvalue_bits(IRType1 t)
{
  TValue tv;
  tv_rawstore(&tv, 0);
  if (irt_isnil(t))
    setnilV(&tv);
  else
    setpriV(&tv, irt_toitype(t));
  return tv_rawload(&tv);
}

static void asm_ahstore_emit_src_raw(ASMState *as, IRIns *ir, Reg src,
				     RegSet allow)
{
  if (irt_isnum(ir->t)) {
    Reg fsrc = ra_alloc1(as, ir->op2, RSET_FPR);
    emit_rr(as, XO_MOVDto, fsrc|REX_64, src);  /* Really MOVQ r64, xmm. */
  } else if (irt_ispri(ir->t)) {
    emit_loadu64(as, src, asm_ahstore_pri_tvalue_bits(ir->t));
  } else {
    Reg isrc = RID_NONE;
    Reg tag;
    lj_assertA(LJ_DUALNUM && irt_isint(ir->t),
	       "expected number, primitive, or DUALNUM integer table store");
    if (!irref_isk(ir->op2)) {
      isrc = ra_alloc1(as, ir->op2, allow);
      rset_clear(allow, isrc);
    }
    tag = ra_scratch(as, allow);
    emit_rr(as, XO_ARITH(XOg_OR), src|REX_64, tag|REX_64);
    emit_loadu64(as, tag, asm_ahstore_int_tvalue_tag());
    if (ra_hasreg(isrc))
      emit_rr(as, XO_MOV, src, isrc);
    else
      emit_loadi(as, src, IR(ir->op2)->i);
  }
}

static int asm_ahstore_can_inline_array_tvalue(ASMState *as, IRIns *ir)
{
  IRIns *xref = IR(ir->op1);
  return ir->o == IR_ASTORE && asm_ahstore_can_inline_tvalue(ir->t) &&
	 xref->o == IR_AREF &&
	 irt_isinteger(IR(xref->op2)->t);
}

static int asm_ahstore_can_inline_hash_tvalue(ASMState *as, IRIns *ir)
{
  IRIns *xref = IR(ir->op1);
  return ir->o == IR_HSTORE && asm_ahstore_can_inline_tvalue(ir->t) &&
	 (xref->o == IR_HREF || xref->o == IR_HREFK);
}

static int asm_ahstore_premt_direct_ok(ASMState *as, IRIns *ir)
{
  IRIns *xref;
  if (mt_active_or_entering_acq(J2G(as->J)) || !asm_ahstore_can_inline_tvalue(ir->t))
    return 0;
  if (ir->o != IR_ASTORE && ir->o != IR_HSTORE)
    return 0;
  xref = IR(ir->op1);
  if (ir->o == IR_ASTORE)
    return xref->o == IR_AREF;
  if (xref->o == IR_NEWREF) {
    IRType1 kt = IR(xref->op2)->t;
    /* Non-numeric NEWREF returns a hash value slot. Before MT activation,
    ** lj_tab_newkey() cannot race a secondary resize and already publishes the
    ** key/weak-key edge; primitive values can use the returned slot directly.
    ** Numeric NEWREF may resolve to the array part and keeps helper routing.
    */
    return !(irt_isnum(kt) || (LJ_DUALNUM && irt_isinteger(kt)));
  }
  return xref->o == IR_HREF || xref->o == IR_HREFK;
}

static int asm_ahstore_premt_inline_ok(ASMState *as)
{
  /*
  ** The x64 inline CAS templates validate the table generation after the
  ** cmpxchg. That is fine before MT activation because activation flushes these
  ** traces before secondary Lua threads run. Once MT is active or entering,
  ** published table stores must use the helper path, which validates currentness
  ** and key ownership before and after the CAS.
  */
  return !mt_active_or_entering_acq(J2G(as->J));
}

static IRRef asm_ahstore_hash_tabref(ASMState *as, IRIns *xref)
{
  if (xref->o == IR_HREFK)
    return IR(xref->op1)->op1;
  lj_assertA(xref->o == IR_HREF, "expected HREF/HREFK hash store ref");
  return xref->op1;
}

static void asm_ahstore_inline_array_tvalue(ASMState *as, IRIns *ir)
{
  const CCallInfo *ci =
    &lj_ir_callinfo[IRCALL_lj_tab_storetv_forjit_array_nogc];
  IRRef args[5];
  IRIns *xref = IR(ir->op1);
  IRRef tabref = IR(xref->op1)->op1;
  IRRef keyref = xref->op2;
  MCLabel l_done, l_fallback;
  Reg slot, tab, array, coloc, src;
  RegSet allow;

  ra_evictset(as, RSET_SCRATCH);
  args[0] = ASMREF_L;     /* lua_State *L */
  args[1] = tabref;       /* GCtab *parent */
  args[2] = ir->op1;      /* TValue *dst */
  args[3] = ASMREF_TMP1;  /* cTValue *src */
  args[4] = keyref;       /* MSize index */

  asm_snap_prep(as);
  l_done = emit_label(as);
  asm_gencall(as, ci, args);
  asm_tvptr(as, ra_releasetmp(as, ASMREF_TMP1), ir->op2, IRTMPREF_IN1);
  l_fallback = emit_label(as);
  checkmclim(as);  /* Split helper fallback setup from inline array CAS. */

  emit_sjcc(as, CC_E, l_done);  /* CAS success skips the helper fallback. */

  allow = rset_exclude(RSET_GPR, RID_EAX);
  slot = ra_alloc1(as, ir->op1, allow);
  rset_clear(allow, slot);
  tab = ra_alloc1(as, tabref, allow);
  rset_clear(allow, tab);
  array = ra_alloc1(as, xref->op1, allow);
  rset_clear(allow, array);
  coloc = ra_scratch(as, allow);
  rset_clear(allow, coloc);
  src = ra_scratch(as, allow);
  rset_clear(allow, src);
  ra_scratch(as, RID2RSET(RID_EAX));

  emit_lockrmro(as, XO_CMPXCHG, src|REX_64, slot, 0);
  asm_ahstore_emit_src_raw(as, ir, src, allow);
  emit_rmro(as, XO_MOV, RID_EAX|REX_64, slot, 0);
  checkmclim(as);  /* Split inline array CAS from generation validation. */

  emit_sjcc(as, CC_NE, l_fallback);
  emit_rmro(as, XO_CMP, array|REX_GC64, tab, offsetof(GCtab, array));
  emit_sjcc(as, CC_NZ, l_fallback);
  emit_u32(as, TABARRAY_FLAG_RETIRING);
  emit_rmro(as, XO_GROUP3, XOg_TEST, array, TABARRAY_ACAP_OFS);
  emit_sjcc(as, CC_E, l_fallback);  /* Colocated arrays keep helper routing. */
  emit_rr(as, XO_CMP, array|REX_GC64, coloc);
  emit_rmro(as, XO_LEA, coloc|REX_GC64, tab, sizeof(GCtab));
}

static void asm_ahstore_inline_hash_tvalue(ASMState *as, IRIns *ir)
{
  const CCallInfo *ci = &lj_ir_callinfo[IRCALL_lj_tab_storetv_forjit_hash];
  IRRef args[5];
  IRIns *xref = IR(ir->op1);
  IRRef tabref = asm_ahstore_hash_tabref(as, xref);
  IRRef keyref = xref->o == IR_HREFK ? IR(xref->op2)->op1 : xref->op2;
  MCLabel l_done, l_fallback;
  Reg slot, tab, node, top, src;
  RegSet allow;

  ra_evictset(as, RSET_SCRATCH);
  args[0] = ASMREF_L;     /* lua_State *L */
  args[1] = tabref;       /* GCtab *parent */
  args[2] = ir->op1;      /* TValue *dst */
  args[3] = ASMREF_TMP1;  /* cTValue *src */
  args[4] = ASMREF_TMP2;  /* cTValue *key */

  asm_snap_prep(as);
  l_done = emit_label(as);
  asm_gencall(as, ci, args);
  {
    Reg keytmp = ra_releasetmp(as, ASMREF_TMP2);
    Reg srctmp = ra_releasetmp(as, ASMREF_TMP1);
    asm_tvptr_protected(as, keytmp, keyref, IRTMPREF_IN1|IRTMPREF_IN2,
			RID2RSET(srctmp));
    asm_tvptr_protected(as, srctmp, ir->op2, IRTMPREF_IN1,
			RID2RSET(keytmp));
  }
  l_fallback = emit_label(as);
  checkmclim(as);  /* Split helper fallback setup from inline hash CAS. */

  emit_sjcc(as, CC_E, l_done);  /* CAS success skips the helper fallback. */

  allow = rset_exclude(RSET_GPR, RID_EAX);
  slot = ra_alloc1(as, ir->op1, allow);
  rset_clear(allow, slot);
  tab = ra_alloc1(as, tabref, allow);
  rset_clear(allow, tab);
  node = ra_scratch(as, allow);
  rset_clear(allow, node);
  top = ra_scratch(as, allow);
  rset_clear(allow, top);
  src = ra_scratch(as, allow);
  rset_clear(allow, src);
  ra_scratch(as, RID2RSET(RID_EAX));

  emit_lockrmro(as, XO_CMPXCHG, src|REX_64, slot, 0);
  asm_ahstore_emit_src_raw(as, ir, src, allow);
  emit_rmro(as, XO_MOV, RID_EAX|REX_64, slot, 0);
  checkmclim(as);  /* Split inline hash CAS from node-generation checks. */

  emit_sjcc(as, CC_A, l_fallback);
  emit_rr(as, XO_CMP, slot|REX_GC64, top);
  emit_sjcc(as, CC_B, l_fallback);
  emit_rr(as, XO_CMP, slot|REX_GC64, node);
  emit_rr(as, XO_ARITH(XOg_ADD), top|REX_GC64, node);
  emit_shifti(as, XOg_SHL|REX_64, top, 3);
  emit_rmrxo(as, XO_LEA, top|REX_GC64, top, top, XM_SCALE2, 0);
  emit_rmro(as, XO_MOV, top, node, TABNODE_HMASK_OFS);
  emit_sjcc(as, CC_NZ, l_fallback);
  emit_u32(as, TABNODE_FLAG_RETIRING);
  emit_rmro(as, XO_GROUP3, XOg_TEST, node, TABNODE_FLAGS_OFS);
  emit_rmro(as, XO_MOV, node|REX_GC64, tab, offsetof(GCtab, node));
  checkmclim(as);  /* Split hash node validation from weak/metatable checks. */
  emit_sjcc(as, CC_NE, l_fallback);
  emit_i8(as, LJ_GC_WEAK);
  emit_rmro(as, XO_GROUP3b, XOg_TEST, tab, offsetof(GCtab, marked));
  emit_sjcc(as, CC_NZ, l_fallback);
  emit_rr(as, XO_TEST, node|REX_GC64, node);
  emit_rmro(as, XO_MOV, node|REX_GC64, tab, offsetof(GCtab, metatable));
}
#endif

#if LJ_HAS_X64_MT_JIT_HELPERS
static int asm_bufput_const_tg_inline(ASMState *as, IRIns *ir, GCstr *s)
{
  const CCallInfo *ci = &lj_ir_callinfo[IRCALL_lj_buf_putstr_tg];
  IRRef args[2];
  const char *p = strdata(s);
  MSize len = s->len;
  MCLabel l_done, l_fallback;
  Reg sb, w, end;
  RegSet allow;
  MSize i;

  if (len == 0 || len > 4)
    return 0;

  args[0] = ir->op1;  /* SBuf * */
  args[1] = ir->op2;  /* GCstr * */
  asm_setupresult(as, ir, ci);  /* SBuf * */
  l_done = emit_label(as);
  asm_gencall(as, ci, args);
  l_fallback = emit_label(as);

  sb = ra_alloc1(as, ir->op1, RSET_GPR);
  allow = rset_exclude(RSET_GPR, sb);
  if (sb != RID_RET)
    rset_clear(allow, RID_RET);
  w = ra_scratch(as, allow);
  rset_clear(allow, w);
  end = ra_scratch(as, allow);

  emit_jmp(as, l_done);
  if (sb != RID_RET)
    emit_rr(as, XO_MOV, RID_RET|REX_GC64, sb);
  emit_rmro(as, XO_MOVto, end|REX_GC64, sb, offsetof(SBuf, w));
  for (i = len; i-- > 0; ) {
    emit_i8(as, (int8_t)(uint8_t)p[i]);
    emit_rmro(as, XO_MOVmib, 0, w, (int32_t)i);
  }
  emit_sjcc(as, CC_A, l_fallback);
  emit_rmro(as, XO_CMP, end|REX_GC64, sb, offsetof(SBuf, e));
  emit_gri(as, XG_ARITHi(XOg_ADD), end|REX_GC64, (int32_t)len);
  emit_rr(as, XO_MOV, end|REX_GC64, w);
  emit_rmro(as, XO_MOV, w|REX_GC64, sb, offsetof(SBuf, w));
  return 1;
}
#endif

#if LJ_HAS_X64_MT_JIT_HELPERS
static void asm_ustore_forjit(ASMState *as, IRIns *ir)
{
  const CCallInfo *ci = &lj_ir_callinfo[IRCALL_lj_func_storeuv_forjit];
  IRRef args[3];
  ra_evictset(as, RSET_SCRATCH);
  args[0] = ASMREF_L;     /* lua_State *L */
  args[1] = ir->op1;      /* TValue *tv */
  args[2] = ASMREF_TMP1;  /* cTValue *src */
  asm_gencall(as, ci, args);
  asm_tvptr(as, ra_releasetmp(as, ASMREF_TMP1), ir->op2, IRTMPREF_IN1);
}

static int asm_ustore_cell_can_inline_tvalue(ASMState *as, IRIns *ir)
{
  /* Closed upvalue cells are shared TValue slots. Primitive and exact integer
  ** values fit in one aligned word and cannot create GC edges, so the JIT can
  ** publish the whole TValue directly. GC-valued stores stay on the helper path
  ** so their release copy remains ordered before the `lj_gc_pubuv` barrier.
  */
  return ir->o == IR_USTORE && IR(ir->op1)->o == IR_UREFC &&
	 (irt_ispri(ir->t) || (LJ_DUALNUM && irt_isint(ir->t)));
}

static void asm_ustore_cell_inline_tvalue(ASMState *as, IRIns *ir)
{
  RegSet allow = RSET_GPR;
  Reg src, isrc = RID_NONE;

  if (LJ_DUALNUM && irt_isint(ir->t) && !irref_isk(ir->op2)) {
    isrc = ra_alloc1(as, ir->op2, allow);
    rset_clear(allow, isrc);
  }
  src = ra_scratch(as, allow);
  rset_clear(allow, src);

  if (LJ_DUALNUM && irt_isint(ir->t) && ra_hasreg(isrc)) {
    Reg tag = ra_scratch(as, allow);
    rset_clear(allow, tag);
    asm_fuseahuref(as, ir->op1, allow);
    emit_mrm(as, XO_MOVto, src|REX_64, RID_MRM);
    emit_rr(as, XO_ARITH(XOg_OR), src|REX_64, tag|REX_64);
    emit_loadu64(as, tag, asm_ahstore_int_tvalue_tag());
    emit_rr(as, XO_MOV, src, isrc);
  } else {
    uint64_t bits;
    if (irt_ispri(ir->t)) {
      bits = asm_ahstore_pri_tvalue_bits(ir->t);
    } else {
      TValue tv;
      lj_assertA(LJ_DUALNUM && irt_isint(ir->t) && irref_isk(ir->op2),
		 "expected primitive or constant DUALNUM integer upvalue store");
      setintV(&tv, IR(ir->op2)->i);
      bits = tv_rawload(&tv);
    }
    asm_fuseahuref(as, ir->op1, allow);
    emit_mrm(as, XO_MOVto, src|REX_64, RID_MRM);
    emit_loadu64(as, src, bits);
  }
}

static int asm_ustore_cell_needs_helper(ASMState *as, IRIns *ir)
{
  return ir->o == IR_USTORE && IR(ir->op1)->o == IR_UREFC &&
	 !irt_isnum(ir->t) && !asm_ustore_cell_can_inline_tvalue(as, ir);
}
#endif

static void asm_ahustore(ASMState *as, IRIns *ir)
{
  if (ir->r == RID_SINK)
    return;
#if LJ_HAS_X64_MT_JIT_HELPERS
  if (asm_ustore_cell_can_inline_tvalue(as, ir)) {
    asm_ustore_cell_inline_tvalue(as, ir);
    return;
  }
  if (asm_ustore_cell_needs_helper(as, ir)) {
    asm_ustore_forjit(as, ir);
    return;
  }
  if ((asm_ahstore_trace_local_direct_ok(as, ir) ||
       asm_ahstore_premt_direct_ok(as, ir)) && !irt_isgcv(ir->t)) {
    /* Non-GC values cannot become missing arena edges. GC-object stores into a
    ** trace-local table still use helpers: the table can escape later in the
    ** same trace, after the store has already happened. Published pre-MT
    ** primitive/number stores can use the stock lowering: they do not create
    ** GC-object value edges, the recorder still emits table/metamethod/barrier
    ** guards such as TBAR where needed, and the first MT activation flushes all
    ** existing traces before secondary Lua threads run. Once mt_entering or
    ** mt_active is visible, published table stores keep the lock-free CAS/helper
    ** route so concurrent resize, weak-table, and retired-node validation stay
    ** outside raw trace stores.
    */
  } else if (asm_ahstore_premt_inline_ok(as) &&
	     asm_ahstore_can_inline_array_tvalue(as, ir)) {
    asm_ahstore_inline_array_tvalue(as, ir);
    return;
  } else if (asm_ahstore_premt_inline_ok(as) &&
	     asm_ahstore_can_inline_hash_tvalue(as, ir)) {
    asm_ahstore_inline_hash_tvalue(as, ir);
    return;
  } else if (ir->o == IR_ASTORE || ir->o == IR_HSTORE) {
    asm_ahstore_forjit(as, ir);
    return;
  }
#endif
  if (irt_isnum(ir->t)) {
    Reg src = ra_alloc1(as, ir->op2, RSET_FPR);
    asm_fuseahuref(as, ir->op1, RSET_GPR);
    emit_mrm(as, XO_MOVSDto, src, RID_MRM);
  } else if (irref_isk(ir->op2)) {
    TValue k;
    lj_ir_kvalue(as->J->L, &k, IR(ir->op2));
    asm_fuseahuref(as, ir->op1, RSET_GPR);
    if (tvisnil(&k)) {
      emit_i32(as, -1);
      emit_mrm(as, XO_MOVmi, REX_64, RID_MRM);
    } else {
      emit_u32(as, k.u32.lo);
      emit_mrm(as, XO_MOVmi, 0, RID_MRM);
      as->mrm.ofs += 4;
      emit_u32(as, k.u32.hi);
      emit_mrm(as, XO_MOVmi, 0, RID_MRM);
    }
  } else {
    IRIns *irr = IR(ir->op2);
    RegSet allow = RSET_GPR;
    Reg src = RID_NONE;
    if (!irref_isk(ir->op2)) {
      src = ra_alloc1(as, ir->op2, allow);
      rset_clear(allow, src);
    }
    asm_fuseahuref(as, ir->op1, allow);
    if (ra_hasreg(src)) {
      if (!(LJ_DUALNUM && irt_isinteger(ir->t))) {
	/* TODO: 64 bit store + 32 bit load-modify-store is suboptimal. */
	as->mrm.ofs += 4;
	emit_u32(as, irt_toitype(ir->t) << 15);
	emit_mrm(as, XO_ARITHi, XOg_OR, RID_MRM);
	as->mrm.ofs -= 4;
	emit_mrm(as, XO_MOVto, src|REX_64, RID_MRM);
	return;
      }
      emit_mrm(as, XO_MOVto, src, RID_MRM);
    } else if (!irt_ispri(irr->t)) {
      lj_assertA(irt_isaddr(ir->t) || (LJ_DUALNUM && irt_isinteger(ir->t)),
		 "bad store type");
      emit_i32(as, irr->i);
      emit_mrm(as, XO_MOVmi, 0, RID_MRM);
    }
    as->mrm.ofs += 4;
    lj_assertA(LJ_DUALNUM && irt_isinteger(ir->t), "bad store type");
    emit_i32(as, LJ_TNUMX << 15);
    emit_mrm(as, XO_MOVmi, 0, RID_MRM);
  }
}

static void asm_sload(ASMState *as, IRIns *ir)
{
  int32_t ofs = 8*((int32_t)ir->op1-1-LJ_FR2);
  IRType1 t = ir->t;
  Reg base;
  lj_assertA(!(ir->op2 & IRSLOAD_PARENT),
	     "bad parent SLOAD"); /* Handled by asm_head_side(). */
  lj_assertA(irt_isguard(t) || !(ir->op2 & IRSLOAD_TYPECHECK),
	     "inconsistent SLOAD variant");
  lj_assertA(LJ_DUALNUM ||
	     !irt_isint(t) ||
	     (ir->op2 & (IRSLOAD_CONVERT|IRSLOAD_FRAME|IRSLOAD_KEYINDEX)),
	     "bad SLOAD type");
  if ((ir->op2 & IRSLOAD_CONVERT) && irt_isguard(t) && irt_isint(t)) {
    Reg left = ra_scratch(as, RSET_FPR);
    asm_tointg(as, ir, left);  /* Frees dest reg. Do this before base alloc. */
    base = ra_alloc1(as, REF_BASE, RSET_GPR);
    emit_rmro(as, XO_MOVSD, left, base, ofs);
    t.irt = IRT_NUM;  /* Continue with a regular number type check. */
  } else if (ra_used(ir)) {
    RegSet allow = irt_isnum(t) ? RSET_FPR : RSET_GPR;
    Reg dest = ra_dest(as, ir, allow);
    base = ra_alloc1(as, REF_BASE, RSET_GPR);
    lj_assertA(irt_isnum(t) || irt_isint(t) || irt_isaddr(t),
	       "bad SLOAD type %d", irt_type(t));
    if ((ir->op2 & IRSLOAD_CONVERT)) {
      t.irt = irt_isint(t) ? IRT_NUM : IRT_INT;  /* Check for original type. */
      emit_rmro(as, irt_isint(t) ? XO_CVTSI2SD : XO_CVTTSD2SI, dest, base, ofs);
    } else {
      if (irt_isaddr(t)) {
	/* LJ_GC64 type check + tag removal without BMI2 and with BMI2:
	**
	**  mov r64, [addr]    rorx r64, [addr], 47
	**  ror r64, 47
	**  cmp r16, itype     cmp r16, itype
	**  jne ->exit         jne ->exit
	**  shr r64, 16        shr r64, 16
	*/
	emit_shifti(as, XOg_SHR|REX_64, dest, 17);
	if ((ir->op2 & IRSLOAD_TYPECHECK)) {
	  asm_guardcc(as, CC_NE);
	  emit_i8(as, irt_toitype(t));
	  emit_rr(as, XO_ARITHi8, XOg_CMP, dest);
	  emit_i8(as, XI_O16);
	}
	if ((as->flags & JIT_F_BMI2)) {
	  emit_i8(as, 47);
	  emit_rmro(as, XV_RORX|VEX_64, dest, base, ofs);
	} else {
	  if ((ir->op2 & IRSLOAD_TYPECHECK))
	    emit_shifti(as, XOg_ROR|REX_64, dest, 47);
	  else
	    emit_shifti(as, XOg_SHL|REX_64, dest, 17);
	  emit_rmro(as, XO_MOV, dest|REX_64, base, ofs);
	}
	return;
      } else
      emit_rmro(as, irt_isnum(t) ? XO_MOVSD : XO_MOV, dest, base, ofs);
    }
  } else {
    if (!(ir->op2 & IRSLOAD_TYPECHECK))
      return;  /* No type check: avoid base alloc. */
    base = ra_alloc1(as, REF_BASE, RSET_GPR);
  }
  if ((ir->op2 & IRSLOAD_TYPECHECK)) {
    /* Need type check, even if the load result is unused. */
    asm_guardcc(as, irt_isnum(t) ? CC_AE : CC_NE);
    if ((LJ_64 && irt_type(t) >= IRT_NUM) || (ir->op2 & IRSLOAD_KEYINDEX)) {
      lj_assertA(irt_isinteger(t) || irt_isnum(t),
		 "bad SLOAD type %d", irt_type(t));
      emit_u32(as, (ir->op2 & IRSLOAD_KEYINDEX) ? LJ_KEYINDEX :
		   LJ_GC64 ? (LJ_TISNUM << 15) : LJ_TISNUM);
      emit_rmro(as, XO_ARITHi, XOg_CMP, base, ofs+4);
    } else if (irt_isnil(t)) {
      /* LJ_GC64 type check for nil:
      **
      **   cmp qword [addr], -1
      **   jne ->exit
      */
      emit_i8(as, -1);
      emit_rmro(as, XO_ARITHi8, XOg_CMP|REX_64, base, ofs);
    } else if (irt_ispri(t)) {
      emit_u32(as, (irt_toitype(t) << 15) | 0x7fff);
      emit_rmro(as, XO_ARITHi, XOg_CMP, base, ofs+4);
    } else {
      /* LJ_GC64 type check only:
      **
      **   mov r64, [addr]
      **   sar r64, 47
      **   cmp r32, itype
      **   jne ->exit
      */
      Reg tmp = ra_scratch(as, rset_exclude(RSET_GPR, base));
      emit_i8(as, irt_toitype(t));
      emit_rr(as, XO_ARITHi8, XOg_CMP, tmp);
      emit_shifti(as, XOg_SAR|REX_64, tmp, 47);
      emit_rmro(as, XO_MOV, tmp|REX_64, base, ofs);
    }
  }
}

/* -- Allocations --------------------------------------------------------- */

#if LJ_HASFFI
static void asm_cnew(ASMState *as, IRIns *ir)
{
  CTState *cts = ctype_ctsG(J2G(as->J));
  CTypeID id = (CTypeID)IR(ir->op1)->i;
  CTSize sz;
  CTInfo info;
  int ok = lj_ctype_info_predefined(cts, id, &info, &sz, NULL, NULL);
  if (ok <= 0)
    ok = lj_ctype_info_snapshot(cts, id, &info, &sz, NULL, NULL);
  if (ok < 0)
    lj_trace_err(as->J, LJ_TRERR_CTBUSY);
  if (!ok)
    lj_trace_err(as->J, LJ_TRERR_BADTYPE);
  const CCallInfo *ci = &lj_ir_callinfo[IRCALL_lj_cdata_new_forjit];
  IRRef args[4];
  lj_assertA(sz != CTSIZE_INVALID || (ir->o == IR_CNEW && ir->op2 != REF_NIL),
	     "bad CNEW/CNEWI operands");

  as->gcsteps++;
  asm_setupresult(as, ir, ci);  /* GCcdata * */

  /* Initialize immutable cdata object. */
  if (ir->o == IR_CNEWI) {
    RegSet allow = (RSET_GPR & ~RSET_SCRATCH);
#if LJ_64
    Reg r64 = sz == 8 ? REX_64 : 0;
    if (irref_isk(ir->op2)) {
      IRIns *irk = IR(ir->op2);
      uint64_t k = (irk->o == IR_KINT64 ||
		    (LJ_GC64 && (irk->o == IR_KPTR || irk->o == IR_KKPTR))) ?
		   ir_k64(irk)->u64 : (uint64_t)(uint32_t)irk->i;
      if (sz == 4 || checki32((int64_t)k)) {
	emit_i32(as, (int32_t)k);
	emit_rmro(as, XO_MOVmi, r64, RID_RET, sizeof(GCcdata));
      } else {
	emit_movtomro(as, RID_ECX + r64, RID_RET, sizeof(GCcdata));
	emit_loadu64(as, RID_ECX, k);
      }
    } else {
      Reg r = ra_alloc1(as, ir->op2, allow);
      emit_movtomro(as, r + r64, RID_RET, sizeof(GCcdata));
    }
#else
    int32_t ofs = sizeof(GCcdata);
    if (sz == 8) {
      ofs += 4; ir++;
      lj_assertA(ir->o == IR_HIOP, "missing CNEWI HIOP");
    }
    do {
      if (irref_isk(ir->op2)) {
	emit_movmroi(as, RID_RET, ofs, IR(ir->op2)->i);
      } else {
	Reg r = ra_alloc1(as, ir->op2, allow);
	emit_movtomro(as, r, RID_RET, ofs);
	rset_clear(allow, r);
      }
      if (ofs == sizeof(GCcdata)) break;
      ofs -= 4; ir--;
    } while (1);
#endif
    lj_assertA(sz == 4 || sz == 8, "bad CNEWI size %d", sz);
  } else if (ir->op2 != REF_NIL) {  /* Create VLA/VLS/aligned cdata. */
    ci = &lj_ir_callinfo[IRCALL_lj_cdata_newv];
    args[0] = ASMREF_L;     /* lua_State *L */
    args[1] = ir->op1;      /* CTypeID id   */
    args[2] = ir->op2;      /* CTSize sz    */
    args[3] = ASMREF_TMP1;  /* CTSize align */
    asm_gencall(as, ci, args);
    emit_loadi(as, ra_releasetmp(as, ASMREF_TMP1), (int32_t)ctype_align(info));
    return;
  }

  args[0] = ASMREF_L;     /* lua_State *L */
  args[1] = ir->op1;      /* CTypeID id   */
  args[2] = ASMREF_TMP1;  /* CTSize sz    */
  asm_gencall(as, ci, args);
  emit_loadi(as, ra_releasetmp(as, ASMREF_TMP1), (int32_t)sz);
}
#endif

/* -- Write barriers ------------------------------------------------------ */

static void asm_tbar(ASMState *as, IRIns *ir)
{
  int keybarrier = ir->op2 != REF_NIL;
  const CCallInfo *ci = &lj_ir_callinfo[IRCALL_lj_gc_tbar_trace_g];
  IRRef args[3];
  Reg gtmp, keytmp;
  ra_evictset(as, RSET_SCRATCH);
  args[0] = ASMREF_TMP1;  /* global_State *g */
  args[1] = ir->op1;      /* GCtab *t       */
  args[2] = ASMREF_TMP2;  /* cTValue *key   */
  asm_gencall(as, ci, args);
  checkmclim(as);  /* M6: split long TBAR sequence for assert red zone. */
  keytmp = ra_releasetmp(as, ASMREF_TMP2);
  gtmp = ra_releasetmp(as, ASMREF_TMP1);
  if (keybarrier) {
    asm_tvptr_protected(as, keytmp, ir->op2, IRTMPREF_IN1|IRTMPREF_IN2,
			RID2RSET(gtmp));
  } else {
    emit_loadi(as, keytmp, 0);
  }
  emit_loada(as, gtmp, J2G(as->J));
}

static void asm_obar(ASMState *as, IRIns *ir)
{
  const CCallInfo *ci = &lj_ir_callinfo[IRCALL_lj_gc_pubuv];
  IRRef args[2];
  Reg tv, val;
  MCLabel l_end, l_call, l_gate;
  /* No need for other object barriers (yet). */
  lj_assertA(IR(ir->op1)->o == IR_UREFC, "bad OBAR type");
  ra_evictset(as, RSET_SCRATCH);
  args[0] = ASMREF_TMP1;  /* global_State *g */
  args[1] = ir->op1;      /* TValue *tv      */
  l_end = emit_label(as);
  asm_gencall(as, ci, args);
  checkmclim(as);  /* M6: split long OBAR sequence for assert red zone. */
  emit_loada(as, ra_releasetmp(as, ASMREF_TMP1), J2G(as->J));
  l_call = emit_label(as);
  emit_sjcc(as, CC_Z, l_end);
  emit_gmroi(as, XG_ARITHi(XOg_CMP), RID_DISPATCH,
	     DISPATCH_TG(mark_active), 0);
  checkmclim(as);  /* M6: split long OBAR sequence for assert red zone. */
  l_gate = emit_label(as);
  tv = ra_alloc1(as, ir->op1, RSET_GPR);
  val = ra_alloc1(as, ir->op2, rset_exclude(RSET_GPR, tv));
  emit_sjcc(as, CC_NZ, l_call);
  emit_i8(as, LJ_GC_WHITES);
  emit_rmro(as, XO_GROUP3b, XOg_TEST, val, offsetof(GChead, marked));
  emit_sjcc(as, CC_Z, l_gate);
  emit_i8(as, LJ_GC_BLACK);
  emit_rmro(as, XO_GROUP3b, XOg_TEST, tv,
	    (int32_t)offsetof(GCupval, marked)-(int32_t)offsetof(GCupval, tv));
}

/* -- FP/int arithmetic and logic operations ------------------------------ */

/* Load reference onto x87 stack. Force a spill to memory if needed. */
static void asm_x87load(ASMState *as, IRRef ref)
{
  IRIns *ir = IR(ref);
  if (ir->o == IR_KNUM) {
    cTValue *tv = ir_knum(ir);
    if (tvispzero(tv))  /* Use fldz only for +0. */
      emit_x87op(as, XI_FLDZ);
    else if (tvispone(tv))
      emit_x87op(as, XI_FLD1);
    else
      emit_rma(as, XO_FLDq, XOg_FLDq, tv);
  } else if (ir->o == IR_CONV && ir->op2 == IRCONV_NUM_INT && !ra_used(ir) &&
	     !irref_isk(ir->op1) && mayfuse(as, ir->op1)) {
    IRIns *iri = IR(ir->op1);
    emit_rmro(as, XO_FILDd, XOg_FILDd, RID_ESP, ra_spill(as, iri));
  } else {
    emit_mrm(as, XO_FLDq, XOg_FLDq, asm_fuseload(as, ref, RSET_EMPTY));
  }
}

static void asm_fpmath(ASMState *as, IRIns *ir)
{
  IRFPMathOp fpm = (IRFPMathOp)ir->op2;
  if (fpm == IRFPM_SQRT) {
    Reg dest = ra_dest(as, ir, RSET_FPR);
    Reg left = asm_fuseload(as, ir->op1, RSET_FPR);
    emit_mrm(as, XO_SQRTSD, dest, left);
  } else if (fpm <= IRFPM_TRUNC) {
    if (as->flags & JIT_F_SSE4_1) {  /* SSE4.1 has a rounding instruction. */
      Reg dest = ra_dest(as, ir, RSET_FPR);
      Reg left = asm_fuseload(as, ir->op1, RSET_FPR);
      /* ROUNDSD has a 4-byte opcode which doesn't fit in x86Op.
      ** Let's pretend it's a 3-byte opcode, and compensate afterwards.
      ** This is atrocious, but the alternatives are much worse.
      */
      /* Round down/up/trunc == 1001/1010/1011. */
      emit_i8(as, 0x09 + fpm);
      emit_mrm(as, XO_ROUNDSD, dest, left);
      if (LJ_64 && as->mcp[1] != (MCode)(XO_ROUNDSD >> 16)) {
	asm_mcode_put_u8(as, as->mcp, as->mcp[1]);
	asm_mcode_put_u8(as, as->mcp+1, 0x0f);  /* Swap 0F and REX. */
      }
      asm_mcode_put_u8(as, --as->mcp, 0x66);  /* 1st byte of ROUNDSD opcode. */
    } else {  /* Call helper functions for SSE2 variant. */
      /* The modified regs must match with the *.dasc implementation. */
      RegSet drop = RSET_RANGE(RID_XMM0, RID_XMM3+1)|RID2RSET(RID_EAX);
      if (ra_hasreg(ir->r))
	rset_clear(drop, ir->r);  /* Dest reg handled below. */
      ra_evictset(as, drop);
      ra_destreg(as, ir, RID_XMM0);
      emit_call(as, fpm == IRFPM_FLOOR ? lj_vm_floor_sse :
		    fpm == IRFPM_CEIL ? lj_vm_ceil_sse : lj_vm_trunc_sse);
      ra_left(as, RID_XMM0, ir->op1);
    }
  } else {
    asm_callid(as, ir, IRCALL_lj_vm_floor + fpm);
  }
}

static void asm_ldexp(ASMState *as, IRIns *ir)
{
  int32_t ofs = sps_scale(ir->s);  /* Use spill slot or temp slots. */
  Reg dest = ir->r;
  if (ra_hasreg(dest)) {
    ra_free(as, dest);
    ra_modified(as, dest);
    emit_rmro(as, XO_MOVSD, dest, RID_ESP, ofs);
  }
  emit_rmro(as, XO_FSTPq, XOg_FSTPq, RID_ESP, ofs);
  emit_x87op(as, XI_FPOP1);
  emit_x87op(as, XI_FSCALE);
  asm_x87load(as, ir->op1);
  asm_x87load(as, ir->op2);
}

static int asm_swapops(ASMState *as, IRIns *ir)
{
  IRIns *irl = IR(ir->op1);
  IRIns *irr = IR(ir->op2);
  lj_assertA(ra_noreg(irr->r), "bad usage");
  if (!irm_iscomm(lj_ir_mode[ir->o]))
    return 0;  /* Can't swap non-commutative operations. */
  if (irref_isk(ir->op2))
    return 0;  /* Don't swap constants to the left. */
  if (ra_hasreg(irl->r))
    return 1;  /* Swap if left already has a register. */
  if (ra_samehint(ir->r, irr->r))
    return 1;  /* Swap if dest and right have matching hints. */
  if (as->curins > as->loopref) {  /* In variant part? */
    if (ir->op2 < as->loopref && !irt_isphi(irr->t))
      return 0;  /* Keep invariants on the right. */
    if (ir->op1 < as->loopref && !irt_isphi(irl->t))
      return 1;  /* Swap invariants to the right. */
  }
  if (opisfusableload(irl->o))
    return 1;  /* Swap fusable loads to the right. */
  return 0;  /* Otherwise don't swap. */
}

static void asm_fparith(ASMState *as, IRIns *ir, x86Op xo)
{
  IRRef lref = ir->op1;
  IRRef rref = ir->op2;
  RegSet allow = RSET_FPR;
  Reg dest;
  Reg right = IR(rref)->r;
  if (ra_hasreg(right)) {
    rset_clear(allow, right);
    ra_noweak(as, right);
  }
  dest = ra_dest(as, ir, allow);
  checkmclim(as);  /* Split FP operand setup from arithmetic emission. */
  if (lref == rref) {
    right = dest;
  } else if (ra_noreg(right)) {
    if (asm_swapops(as, ir)) {
      IRRef tmp = lref; lref = rref; rref = tmp;
    }
    right = asm_fuseload(as, rref, rset_clear(allow, dest));
    checkmclim(as);  /* Constants/spills can materialize several insns. */
  }
  emit_mrm(as, xo, dest, right);
  checkmclim(as);  /* Keep dependency materialization in its own red zone. */
  ra_left(as, dest, lref);
}

static void asm_intarith(ASMState *as, IRIns *ir, x86Arith xa)
{
  IRRef lref = ir->op1;
  IRRef rref = ir->op2;
  RegSet allow = RSET_GPR;
  Reg dest, right;
  int32_t k = 0;
  if (as->flagmcp == as->mcp && xa != XOg_X_IMUL) {
    /* Drop test r,r instruction. */
    MCode *p = as->mcp + ((LJ_64 && *as->mcp < XI_TESTb) ? 3 : 2);
    MCode *q = p[0] == 0x0f ? p+1 : p;
    MCode *qrw = lj_mcode_rw(as->J, q);
    if ((*qrw & 15) < 14) {
      if ((*qrw & 15) >= 12)  /* L <->S, NL <-> NS */
	asm_mcode_put_u8(as, q, (MCode)(*qrw - 4));
      as->flagmcp = NULL;
      as->mcp = p;
    }  /* else: cannot transform LE/NLE to cc without use of OF. */
  }
  right = IR(rref)->r;
  if (ra_hasreg(right)) {
    rset_clear(allow, right);
    ra_noweak(as, right);
  }
  dest = ra_dest(as, ir, allow);
  if (lref == rref) {
    right = dest;
  } else if (ra_noreg(right) && !asm_isk32(as, rref, &k)) {
    if (asm_swapops(as, ir)) {
      IRRef tmp = lref; lref = rref; rref = tmp;
    }
    right = asm_fuseloadm(as, rref, rset_clear(allow, dest), irt_is64(ir->t));
  }
  if (irt_isguard(ir->t))  /* For IR_ADDOV etc. */
    asm_guardcc(as, CC_O);
  if (xa != XOg_X_IMUL) {
    if (ra_hasreg(right))
      emit_mrm(as, XO_ARITH(xa), REX_64IR(ir, dest), right);
    else
      emit_gri(as, XG_ARITHi(xa), REX_64IR(ir, dest), k);
  } else if (ra_hasreg(right)) {  /* IMUL r, mrm. */
    emit_mrm(as, XO_IMUL, REX_64IR(ir, dest), right);
  } else {  /* IMUL r, r, k. */
    /* NYI: use lea/shl/add/sub (FOLD only does 2^k) depending on CPU. */
    Reg left = asm_fuseloadm(as, lref, RSET_GPR, irt_is64(ir->t));
    x86Op xo;
    if (checki8(k)) { emit_i8(as, k); xo = XO_IMULi8;
    } else { emit_i32(as, k); xo = XO_IMULi; }
    emit_mrm(as, xo, REX_64IR(ir, dest), left);
    return;
  }
  ra_left(as, dest, lref);
}

/* LEA is really a 4-operand ADD with an independent destination register,
** up to two source registers and an immediate. One register can be scaled
** by 1, 2, 4 or 8. This can be used to avoid moves or to fuse several
** instructions.
**
** Currently only a few common cases are supported:
** - 3-operand ADD:    y = a+b; y = a+k   with a and b already allocated
** - Left ADD fusion:  y = (a+b)+k; y = (a+k)+b
** - Right ADD fusion: y = a+(b+k)
** The ommited variants have already been reduced by FOLD.
**
** There are more fusion opportunities, like gathering shifts or joining
** common references. But these are probably not worth the trouble, since
** array indexing is not decomposed and already makes use of all fields
** of the ModRM operand.
*/
static int asm_lea(ASMState *as, IRIns *ir)
{
  IRIns *irl = IR(ir->op1);
  IRIns *irr = IR(ir->op2);
  RegSet allow = RSET_GPR;
  Reg dest;
  as->mrm.base = as->mrm.idx = RID_NONE;
  as->mrm.scale = XM_SCALE1;
  as->mrm.ofs = 0;
  if (ra_hasreg(irl->r)) {
    rset_clear(allow, irl->r);
    ra_noweak(as, irl->r);
    as->mrm.base = irl->r;
    if (irref_isk(ir->op2) || ra_hasreg(irr->r)) {
      /* The PHI renaming logic does a better job in some cases. */
      if (ra_hasreg(ir->r) &&
	  ((irt_isphi(irl->t) && as->phireg[ir->r] == ir->op1) ||
	   (irt_isphi(irr->t) && as->phireg[ir->r] == ir->op2)))
	return 0;
      if (irref_isk(ir->op2)) {
	as->mrm.ofs = irr->i;
      } else {
	rset_clear(allow, irr->r);
	ra_noweak(as, irr->r);
	as->mrm.idx = irr->r;
      }
    } else if (irr->o == IR_ADD && mayfuse(as, ir->op2) &&
	       irref_isk(irr->op2)) {
      Reg idx = ra_alloc1(as, irr->op1, allow);
      rset_clear(allow, idx);
      as->mrm.idx = (uint8_t)idx;
      as->mrm.ofs = IR(irr->op2)->i;
    } else {
      return 0;
    }
  } else if (ir->op1 != ir->op2 && irl->o == IR_ADD && mayfuse(as, ir->op1) &&
	     (irref_isk(ir->op2) || irref_isk(irl->op2))) {
    Reg idx, base = ra_alloc1(as, irl->op1, allow);
    rset_clear(allow, base);
    as->mrm.base = (uint8_t)base;
    if (irref_isk(ir->op2)) {
      as->mrm.ofs = irr->i;
      idx = ra_alloc1(as, irl->op2, allow);
    } else {
      as->mrm.ofs = IR(irl->op2)->i;
      idx = ra_alloc1(as, ir->op2, allow);
    }
    rset_clear(allow, idx);
    as->mrm.idx = (uint8_t)idx;
  } else {
    return 0;
  }
  dest = ra_dest(as, ir, allow);
  emit_mrm(as, XO_LEA, dest, RID_MRM);
  return 1;  /* Success. */
}

static void asm_add(ASMState *as, IRIns *ir)
{
  if (irt_isnum(ir->t))
    asm_fparith(as, ir, XO_ADDSD);
  else if (as->flagmcp == as->mcp || irt_is64(ir->t) || !asm_lea(as, ir))
    asm_intarith(as, ir, XOg_ADD);
}

static void asm_sub(ASMState *as, IRIns *ir)
{
  if (irt_isnum(ir->t))
    asm_fparith(as, ir, XO_SUBSD);
  else  /* Note: no need for LEA trick here. i-k is encoded as i+(-k). */
    asm_intarith(as, ir, XOg_SUB);
}

static void asm_mul(ASMState *as, IRIns *ir)
{
  if (irt_isnum(ir->t))
    asm_fparith(as, ir, XO_MULSD);
  else
    asm_intarith(as, ir, XOg_X_IMUL);
}

#define asm_fpdiv(as, ir)	asm_fparith(as, ir, XO_DIVSD)

static void asm_neg_not(ASMState *as, IRIns *ir, x86Group3 xg)
{
  Reg dest = ra_dest(as, ir, RSET_GPR);
  emit_rr(as, XO_GROUP3, REX_64IR(ir, xg), dest);
  ra_left(as, dest, ir->op1);
}

static void asm_neg(ASMState *as, IRIns *ir)
{
  if (irt_isnum(ir->t))
    asm_fparith(as, ir, XO_XORPS);
  else
    asm_neg_not(as, ir, XOg_NEG);
}

#define asm_abs(as, ir)		asm_fparith(as, ir, XO_ANDPS)

static void asm_intmin_max(ASMState *as, IRIns *ir, int cc)
{
  Reg right, dest = ra_dest(as, ir, RSET_GPR);
  IRRef lref = ir->op1, rref = ir->op2;
  if (irref_isk(rref)) { lref = rref; rref = ir->op1; }
  right = ra_alloc1(as, rref, rset_exclude(RSET_GPR, dest));
  emit_rr(as, XO_CMOV + (cc<<24), REX_64IR(ir, dest), right);
  emit_rr(as, XO_CMP, REX_64IR(ir, dest), right);
  ra_left(as, dest, lref);
}

static void asm_min(ASMState *as, IRIns *ir)
{
  if (irt_isnum(ir->t))
    asm_fparith(as, ir, XO_MINSD);
  else
    asm_intmin_max(as, ir, CC_G);
}

static void asm_max(ASMState *as, IRIns *ir)
{
  if (irt_isnum(ir->t))
    asm_fparith(as, ir, XO_MAXSD);
  else
    asm_intmin_max(as, ir, CC_L);
}

/* Note: don't use LEA for overflow-checking arithmetic! */
#define asm_addov(as, ir)	asm_intarith(as, ir, XOg_ADD)
#define asm_subov(as, ir)	asm_intarith(as, ir, XOg_SUB)
#define asm_mulov(as, ir)	asm_intarith(as, ir, XOg_X_IMUL)

#define asm_bnot(as, ir)	asm_neg_not(as, ir, XOg_NOT)

static void asm_bswap(ASMState *as, IRIns *ir)
{
  Reg dest = ra_dest(as, ir, RSET_GPR);
  as->mcp = emit_op(as, XO_BSWAP + ((dest&7) << 24),
		    REX_64IR(ir, 0), dest, 0, as->mcp, 1);
  ra_left(as, dest, ir->op1);
}

#define asm_band(as, ir)	asm_intarith(as, ir, XOg_AND)
#define asm_bor(as, ir)		asm_intarith(as, ir, XOg_OR)
#define asm_bxor(as, ir)	asm_intarith(as, ir, XOg_XOR)

static void asm_bitshift(ASMState *as, IRIns *ir, x86Shift xs, x86Op xv)
{
  IRRef rref = ir->op2;
  IRIns *irr = IR(rref);
  Reg dest;
  if (irref_isk(rref)) {  /* Constant shifts. */
    int32_t shift;
    dest = ra_dest(as, ir, RSET_GPR);
    shift = (LJ_32 || irr->o == IR_KINT) ? irr->i : (int32_t)ir_kint64(irr)->u64;
    shift &= (irt_is64(ir->t) ? 63 : 31);
    if (!xv && shift && (as->flags & JIT_F_BMI2)) {
      Reg left = asm_fuseloadm(as, ir->op1, RSET_GPR, irt_is64(ir->t));
      if (left != dest) {  /* BMI2 rotate right by constant. */
	emit_i8(as, xs == XOg_ROL ? -shift : shift);
	emit_mrm(as, VEX_64IR(ir, XV_RORX), dest, left);
	return;
      }
    }
    switch (shift) {
    case 0: break;
    case 1: emit_rr(as, XO_SHIFT1, REX_64IR(ir, xs), dest); break;
    default: emit_shifti(as, REX_64IR(ir, xs), dest, shift); break;
    }
  } else if ((as->flags & JIT_F_BMI2) && xv) {	/* BMI2 variable shifts. */
    Reg left, right;
    dest = ra_dest(as, ir, RSET_GPR);
    right = ra_alloc1(as, rref, RSET_GPR);
    left = asm_fuseloadm(as, ir->op1, rset_exclude(RSET_GPR, right),
			 irt_is64(ir->t));
    emit_mrm(as, VEX_64IR(ir, xv) ^ (right << 19), dest, left);
    return;
  } else {  /* Variable shifts implicitly use register cl (i.e. ecx). */
    Reg right;
    dest = ra_dest(as, ir, rset_exclude(RSET_GPR, RID_ECX));
    if (dest == RID_ECX) {
      dest = ra_scratch(as, rset_exclude(RSET_GPR, RID_ECX));
      emit_rr(as, XO_MOV, REX_64IR(ir, RID_ECX), dest);
    }
    right = irr->r;
    if (ra_noreg(right))
      right = ra_allocref(as, rref, RID2RSET(RID_ECX));
    else if (right != RID_ECX)
      ra_scratch(as, RID2RSET(RID_ECX));
    emit_rr(as, XO_SHIFTcl, REX_64IR(ir, xs), dest);
    ra_noweak(as, right);
    if (right != RID_ECX)
      emit_rr(as, XO_MOV, RID_ECX, right);
  }
  ra_left(as, dest, ir->op1);
  /*
  ** Note: avoid using the flags resulting from a shift or rotate!
  ** All of them cause a partial flag stall, except for r,1 shifts
  ** (but not rotates). And a shift count of 0 leaves the flags unmodified.
  */
}

#define asm_bshl(as, ir)	asm_bitshift(as, ir, XOg_SHL, XV_SHLX)
#define asm_bshr(as, ir)	asm_bitshift(as, ir, XOg_SHR, XV_SHRX)
#define asm_bsar(as, ir)	asm_bitshift(as, ir, XOg_SAR, XV_SARX)
#define asm_brol(as, ir)	asm_bitshift(as, ir, XOg_ROL, 0)
#define asm_bror(as, ir)	asm_bitshift(as, ir, XOg_ROR, 0)

/* -- Comparisons --------------------------------------------------------- */

/* Virtual flags for unordered FP comparisons. */
#define VCC_U	0x1000		/* Unordered. */
#define VCC_P	0x2000		/* Needs extra CC_P branch. */
#define VCC_S	0x4000		/* Swap avoids CC_P branch. */
#define VCC_PS	(VCC_P|VCC_S)

/* Map of comparisons to flags. ORDER IR. */
#define COMPFLAGS(ci, cin, cu, cf)	((ci)+((cu)<<4)+((cin)<<8)+(cf))
static const uint16_t asm_compmap[IR_ABC+1] = {
  /*                 signed non-eq unsigned flags */
  /* LT  */ COMPFLAGS(CC_GE, CC_G,  CC_AE, VCC_PS),
  /* GE  */ COMPFLAGS(CC_L,  CC_L,  CC_B,  0),
  /* LE  */ COMPFLAGS(CC_G,  CC_G,  CC_A,  VCC_PS),
  /* GT  */ COMPFLAGS(CC_LE, CC_L,  CC_BE, 0),
  /* ULT */ COMPFLAGS(CC_AE, CC_A,  CC_AE, VCC_U),
  /* UGE */ COMPFLAGS(CC_B,  CC_B,  CC_B,  VCC_U|VCC_PS),
  /* ULE */ COMPFLAGS(CC_A,  CC_A,  CC_A,  VCC_U),
  /* UGT */ COMPFLAGS(CC_BE, CC_B,  CC_BE, VCC_U|VCC_PS),
  /* EQ  */ COMPFLAGS(CC_NE, CC_NE, CC_NE, VCC_P),
  /* NE  */ COMPFLAGS(CC_E,  CC_E,  CC_E,  VCC_U|VCC_P),
  /* ABC */ COMPFLAGS(CC_BE, CC_B,  CC_BE, VCC_U|VCC_PS)  /* Same as UGT. */
};

/* FP and integer comparisons. */
static void asm_comp(ASMState *as, IRIns *ir)
{
  uint32_t cc = asm_compmap[ir->o];
  if (irt_isnum(ir->t)) {
    IRRef lref = ir->op1;
    IRRef rref = ir->op2;
    Reg left, right;
    MCLabel l_around;
    /*
    ** An extra CC_P branch is required to preserve ordered/unordered
    ** semantics for FP comparisons. This can be avoided by swapping
    ** the operands and inverting the condition (except for EQ and UNE).
    ** So always try to swap if possible.
    **
    ** Another option would be to swap operands to achieve better memory
    ** operand fusion. But it's unlikely that this outweighs the cost
    ** of the extra branches.
    */
    if (cc & VCC_S) {  /* Swap? */
      IRRef tmp = lref; lref = rref; rref = tmp;
      cc ^= (VCC_PS|(5<<4));  /* A <-> B, AE <-> BE, PS <-> none */
    }
    left = ra_alloc1(as, lref, RSET_FPR);
    l_around = emit_label(as);
    asm_guardcc(as, cc >> 4);
    if (cc & VCC_P) {  /* Extra CC_P branch required? */
      if (!(cc & VCC_U)) {
	asm_guardcc(as, CC_P);  /* Branch to exit for ordered comparisons. */
      } else if (l_around != as->invmcp) {
	emit_sjcc(as, CC_P, l_around);  /* Branch around for unordered. */
      } else {
	/* Patched to mcloop by asm_loop_fixup. */
	as->loopinv = 2;
	if (as->realign)
	  emit_sjcc(as, CC_P, as->mcp);
	else
	  emit_jcc(as, CC_P, as->mcp);
      }
    }
    right = asm_fuseload(as, rref, rset_exclude(RSET_FPR, left));
    emit_mrm(as, XO_UCOMISD, left, right);
  } else {
    IRRef lref = ir->op1, rref = ir->op2;
    IROp leftop = (IROp)(IR(lref)->o);
    Reg r64 = REX_64IR(ir, 0);
    int32_t imm = 0;
    lj_assertA(irt_is64(ir->t) || irt_isint(ir->t) ||
	       irt_isu32(ir->t) || irt_isaddr(ir->t) || irt_isu8(ir->t),
	       "bad comparison data type %d", irt_type(ir->t));
    /* Swap constants (only for ABC) and fusable loads to the right. */
    if (irref_isk(lref) || (!irref_isk(rref) && opisfusableload(leftop))) {
      if ((cc & 0xc) == 0xc) cc ^= 0x53;  /* L <-> G, LE <-> GE */
      else if ((cc & 0xa) == 0x2) cc ^= 0x55;  /* A <-> B, AE <-> BE */
      lref = ir->op2; rref = ir->op1;
    }
    if (asm_isk32(as, rref, &imm)) {
      IRIns *irl = IR(lref);
      /* Check wether we can use test ins. Not for unsigned, since CF=0. */
      int usetest = (imm == 0 && (cc & 0xa) != 0x2);
      if (usetest && irl->o == IR_BAND && irl+1 == ir && !ra_used(irl)) {
	/* Combine comp(BAND(ref, r/imm), 0) into test mrm, r/imm. */
	Reg right, left = RID_NONE;
	RegSet allow = RSET_GPR;
	if (!asm_isk32(as, irl->op2, &imm)) {
	  left = ra_alloc1(as, irl->op2, allow);
	  rset_clear(allow, left);
	} else {  /* Try to Fuse IRT_I8/IRT_U8 loads, too. See below. */
	  IRIns *irll = IR(irl->op1);
	  if (opisfusableload((IROp)irll->o) &&
	      (irt_isi8(irll->t) || irt_isu8(irll->t))) {
	    IRType1 origt = irll->t;  /* Temporarily flip types. */
	    irll->t.irt = (irll->t.irt & ~IRT_TYPE) | IRT_INT;
	    as->curins--;  /* Skip to BAND to avoid failing in noconflict(). */
	    right = asm_fuseload(as, irl->op1, RSET_GPR);
	    as->curins++;
	    irll->t = origt;
	    if (right != RID_MRM) goto test_nofuse;
	    /* Fusion succeeded, emit test byte mrm, imm8. */
	    asm_guardcc(as, cc);
	    emit_i8(as, (imm & 0xff));
	    emit_mrm(as, XO_GROUP3b, XOg_TEST, RID_MRM);
	    return;
	  }
	}
	as->curins--;  /* Skip to BAND to avoid failing in noconflict(). */
	right = asm_fuseloadm(as, irl->op1, allow, r64);
	as->curins++;  /* Undo the above. */
      test_nofuse:
	asm_guardcc(as, cc);
	if (ra_noreg(left)) {
	  emit_i32(as, imm);
	  emit_mrm(as, XO_GROUP3, r64 + XOg_TEST, right);
	} else {
	  emit_mrm(as, XO_TEST, r64 + left, right);
	}
      } else {
	Reg left;
	if (opisfusableload((IROp)irl->o) &&
	    ((irt_isu8(irl->t) && checku8(imm)) ||
	     ((irt_isi8(irl->t) || irt_isi16(irl->t)) && checki8(imm)) ||
	     (irt_isu16(irl->t) && checku16(imm) && checki8((int16_t)imm)))) {
	  /* Only the IRT_INT case is fused by asm_fuseload.
	  ** The IRT_I8/IRT_U8 loads and some IRT_I16/IRT_U16 loads
	  ** are handled here.
	  ** Note that cmp word [mem], imm16 should not be generated,
	  ** since it has a length-changing prefix. Compares of a word
	  ** against a sign-extended imm8 are ok, however.
	  */
	  IRType1 origt = irl->t;  /* Temporarily flip types. */
	  irl->t.irt = (irl->t.irt & ~IRT_TYPE) | IRT_INT;
	  left = asm_fuseload(as, lref, RSET_GPR);
	  irl->t = origt;
	  if (left == RID_MRM) {  /* Fusion succeeded? */
	    if (irt_isu8(irl->t) || irt_isu16(irl->t))
	      cc >>= 4;  /* Need unsigned compare. */
	    asm_guardcc(as, cc);
	    emit_i8(as, imm);
	    emit_mrm(as, (irt_isi8(origt) || irt_isu8(origt)) ?
			 XO_ARITHib : XO_ARITHiw8, r64 + XOg_CMP, RID_MRM);
	    return;
	  }  /* Otherwise handle register case as usual. */
	} else {
	  left = asm_fuseloadm(as, lref,
			       irt_isu8(ir->t) ? RSET_GPR8 : RSET_GPR, r64);
	}
	asm_guardcc(as, cc);
	if (usetest && left != RID_MRM) {
	  /* Use test r,r instead of cmp r,0. */
	  x86Op xo = XO_TEST;
	  if (irt_isu8(ir->t)) {
	    lj_assertA(ir->o == IR_EQ || ir->o == IR_NE, "bad usage");
	    xo = XO_TESTb;
	    if (!rset_test(RSET_RANGE(RID_EAX, RID_EBX+1), left)) {
	      if (LJ_64) {
		left |= FORCE_REX;
	      } else {
		emit_i32(as, 0xff);
		emit_mrm(as, XO_GROUP3, XOg_TEST, left);
		return;
	      }
	    }
	  }
	  emit_rr(as, xo, r64 + left, left);
	  if (irl+1 == ir)  /* Referencing previous ins? */
	    as->flagmcp = as->mcp;  /* Set flag to drop test r,r if possible. */
	} else {
	  emit_gmrmi(as, XG_ARITHi(XOg_CMP), r64 + left, imm);
	}
      }
    } else {
      Reg left = ra_alloc1(as, lref, RSET_GPR);
      Reg right = asm_fuseloadm(as, rref, rset_exclude(RSET_GPR, left), r64);
      asm_guardcc(as, cc);
      emit_mrm(as, XO_CMP, r64 + left, right);
    }
  }
}

#define asm_equal(as, ir)	asm_comp(as, ir)


/* -- Split register ops -------------------------------------------------- */

/* Hiword op of a split 32/32 or 64/64 bit op. Previous op is the loword op. */
static void asm_hiop(ASMState *as, IRIns *ir)
{
  /* HIOP is marked as a store because it needs its own DCE logic. */
  int uselo = ra_used(ir-1), usehi = ra_used(ir);  /* Loword/hiword used? */
  if (LJ_UNLIKELY(!(as->flags & JIT_F_OPT_DCE))) uselo = usehi = 1;
  if (!usehi) return;  /* Skip unused hiword op for all remaining ops. */
  switch ((ir-1)->o) {
  case IR_CALLN: case IR_CALLL: case IR_CALLS: case IR_CALLXS:
    if (!uselo)
      ra_allocref(as, ir->op1, RID2RSET(RID_RETLO));  /* Mark lo op as used. */
    break;
  default: lj_assertA(0, "bad HIOP for op %d", (ir-1)->o); break;
  }
}

/* -- Profiling ----------------------------------------------------------- */

static void asm_prof(ASMState *as, IRIns *ir)
{
  UNUSED(ir);
  asm_guardcc(as, CC_NE);
  emit_i8(as, HOOK_PROFILE);
#if LJ_PROFILE_TGLOCAL
  emit_rmro(as, XO_GROUP3b, XOg_TEST, RID_DISPATCH, DISPATCH_TG(hookmask_th));
#else
  emit_rma(as, XO_GROUP3b, XOg_TEST, &J2G(as->J)->hookmask);
#endif
}

/* -- Stack handling ------------------------------------------------------ */

/* Check Lua stack size for overflow. Use exit handler as fallback. */
static void asm_stack_check(ASMState *as, BCReg topslot,
			    IRIns *irp, RegSet allow, ExitNo exitno)
{
  /* Try to get an unused temp. register, otherwise spill/restore eax. */
  Reg pbase = irp ? irp->r : RID_BASE;
  Reg r = allow ? rset_pickbot(allow) : RID_EAX;
  emit_jcc(as, CC_B, exitstub_addr(as->J, exitno));
  checkmclim(as);
  if (allow == RSET_EMPTY)  /* Restore temp. register. */
    emit_rmro(as, XO_MOV, r|REX_64, RID_ESP, 0);
  else
    ra_modified(as, r);
  checkmclim(as);
  emit_gri(as, XG_ARITHi(XOg_CMP), r|REX_GC64, (int32_t)(8*topslot));
  checkmclim(as);
  if (ra_hasreg(pbase) && pbase != r)
    emit_rr(as, XO_ARITH(XOg_SUB), r|REX_GC64, pbase);
  else
    emit_rmro(as, XO_ARITH(XOg_SUB), r|REX_64, RID_DISPATCH,
	      DISPATCH_TG(jit_base));
  checkmclim(as);  /* Split stack distance arithmetic from maxstack load. */
  emit_rmro(as, XO_MOV, r|REX_GC64, r, offsetof(lua_State, maxstack));
  emit_gettg(as, r, cur_L);
  checkmclim(as);
  if (allow == RSET_EMPTY) {  /* Spill temp. register. */
    emit_rmro(as, XO_MOVto, r|REX_64, RID_ESP, 0);
    checkmclim(as);
  }
}

/* Restore Lua stack from on-trace state. */
static void asm_stack_restore_reg(ASMState *as, SnapShot *snap, Reg base)
{
  SnapEntry *map = &as->T->snapmap[snap->mapofs];
#ifdef LUA_USE_ASSERT
  SnapEntry *flinks = &as->T->snapmap[snap_nextofs(as->T, snap)-1-LJ_FR2];
#endif
  MSize n, nent = snap->nent;
  /* Store the value of all modified slots to the Lua stack. */
  checkmclim(as);
  for (n = 0; n < nent; n++) {
    SnapEntry sn = map[n];
    BCReg s = snap_slot(sn);
    int32_t ofs = 8*((int32_t)s-1-LJ_FR2);
    IRRef ref = snap_ref(sn);
    IRIns *ir = IR(ref);
    if ((sn & SNAP_NORESTORE))
      continue;
    if ((sn & SNAP_KEYINDEX)) {
      emit_movmroi(as, base, ofs+4, LJ_KEYINDEX);
      checkmclim(as);
      if (irref_isk(ref)) {
	emit_movmroi(as, base, ofs, ir->i);
      } else {
	Reg src = ra_alloc1(as, ref, rset_exclude(RSET_GPR, base));
	checkmclim(as);
	emit_movtomro(as, src, base, ofs);
      }
    } else if (irt_isnum(ir->t)) {
      Reg src = ra_alloc1(as, ref, RSET_FPR);
      checkmclim(as);
      emit_rmro(as, XO_MOVSDto, src, base, ofs);
    } else if (!LJ_DUALNUM && irt_isint(ir->t)) {
      /* Full XSAVE materialization can expose an internal narrowed integer in
      ** a Lua slot which ordinary tail snapshots leave untouched. Non-dual
      ** Lua stacks store all numbers as doubles, so widen it before publishing
      ** the frame instead of writing a non-TValue IR representation. */
      Reg src = ra_alloc1(as, ref, rset_exclude(RSET_GPR, base));
      Reg tmp = ra_scratch(as, RSET_FPR);
      emit_rmro(as, XO_MOVSDto, tmp, base, ofs);
      checkmclim(as);
      emit_mrm(as, XO_CVTSI2SD, tmp, src);
      emit_rr(as, XO_XORPS, tmp, tmp);  /* Avoid partial register stall. */
    } else {
      lj_assertA(irt_ispri(ir->t) || irt_isaddr(ir->t) ||
		 (LJ_DUALNUM && irt_isinteger(ir->t)),
		 "restore of IR type %d", irt_type(ir->t));
      if (!irref_isk(ref)) {
	Reg src = ra_alloc1(as, ref, rset_exclude(RSET_GPR, base));
	checkmclim(as);
	if (irt_is64(ir->t)) {
	  /* TODO: 64 bit store + 32 bit load-modify-store is suboptimal. */
	  emit_u32(as, irt_toitype(ir->t) << 15);
	  emit_rmro(as, XO_ARITHi, XOg_OR, base, ofs+4);
	} else if (LJ_DUALNUM && irt_isinteger(ir->t)) {
	  emit_movmroi(as, base, ofs+4, LJ_TISNUM << 15);
	} else {
	  emit_movmroi(as, base, ofs+4, (irt_toitype(ir->t)<<15)|0x7fff);
	}
	checkmclim(as);
	emit_movtomro(as, REX_64IR(ir, src), base, ofs);
      } else {
	TValue k;
	lj_ir_kvalue(as->J->L, &k, ir);
	if (tvisnil(&k)) {
	  emit_i32(as, -1);
	  emit_rmro(as, XO_MOVmi, REX_64, base, ofs);
	} else {
	  Reg tmp = ra_scratch(as, rset_exclude(RSET_GPR, base));
	  emit_rmro(as, XO_MOVto, tmp|REX_64, base, ofs);
	  emit_loadu64(as, tmp, k.u64);
	}
      }
      if ((sn & (SNAP_CONT|SNAP_FRAME))) {
      }
    }
    checkmclim(as);
  }
  lj_assertA(map + nent == flinks, "inconsistent frames in snapshot");
}

/* Ordinary trace tails use the fixed interpreter BASE register. */
static void asm_stack_restore(ASMState *as, SnapShot *snap)
{
  asm_stack_restore_reg(as, snap, RID_BASE);
}

#if LJ_TARGET_X64
/* Emit a complete XSAVE stack materialization followed by owner-private TG
** staging. Code emission runs backwards, so the apparent order below becomes
** at runtime: full stack restore, root BASE, current-frame offset, extent.
** A later native-enter helper will consume all three values and perform the
** actual release publication; these stores alone expose no remote state.
*/
static void asm_xsave_restore_publish(ASMState *as, SnapShot *snap,
				       BCReg baseslot)
{
  /* LOOP traces do not run asm_tail_link(), so backwards assembly may have
  ** assigned REF_BASE before XSAVE and ra_alloc1() intentionally ignores its
  ** allow set in that case. Stage the actual owning register; do not rewrite
  ** RETF allocation or pretend a restrictive allow set can force RID_BASE. */
  Reg base = ra_alloc1(as, REF_BASE, RSET_GPR);
  emit_movmroi(as, RID_DISPATCH, DISPATCH_TG(ffi_xsave_nslots),
	       (int32_t)snap->nslots);
  checkmclim(as);
  emit_movmroi(as, RID_DISPATCH, DISPATCH_TG(ffi_xsave_baseslot),
	       (int32_t)baseslot);
  checkmclim(as);
  emit_settg(as, base, ffi_xsave_root);
  checkmclim(as);
  asm_stack_restore_reg(as, snap, base);
}
#endif

/* -- GC handling --------------------------------------------------------- */

/* Check GC threshold and do one or more GC steps. */
static void asm_gc_check(ASMState *as)
{
  const CCallInfo *ci = &lj_ir_callinfo[IRCALL_lj_gc_step_jit];
  IRRef args[2];
  MCLabel l_call, l_end;
  Reg tmp;
  ra_evictset(as, RSET_SCRATCH);
  checkmclim(as);  /* M6: start long GC check sequence on a fresh red zone. */
  l_end = emit_label(as);
  /* Exit trace if in GCSatomic or GCSfinalize. Avoids syncing GC objects. */
  asm_guardcc(as, CC_NE);  /* Assumes asm_snap_prep() already done. */
  emit_rr(as, XO_TEST, RID_RET, RID_RET);
  args[0] = ASMREF_TMP1;  /* global_State *g */
  args[1] = ASMREF_TMP2;  /* MSize steps     */
  /* Insert nop to simplify GC exit recognition in lj_asm_patchexit. */
  if (!jmprel_ok(as->mcp, (MCode *)(void *)ci->func))
    asm_mcode_put_u8(as, --as->mcp, XI_NOP);
  asm_gencall(as, ci, args);
  checkmclim(as);  /* M6: split long GC check sequence for assert red zone. */
  tmp = ra_releasetmp(as, ASMREF_TMP1);
  emit_gettg(as, tmp, gl);
  emit_loadi(as, ra_releasetmp(as, ASMREF_TMP2), as->gcsteps);
  l_call = emit_label(as);
  /* Jump around GC step if neither public GC nor GC2 hard threshold is reached. */
  emit_sjcc(as, CC_BE, l_end);
  emit_opgl(as, XO_ARITH(XOg_CMP), tmp|REX_GC64, gc2.hard_check_bytes);
  emit_getgl(as, tmp, gc2.alloc_since_trigger);
  emit_sjcc(as, CC_AE, l_call);
  checkmclim(as);  /* M6: split GC2-hard and color-GC threshold tests. */
  emit_opgl(as, XO_ARITH(XOg_CMP), tmp|REX_GC64, gc.threshold);
  emit_getgl(as, tmp, gc.total);
  as->gcsteps = 0;
  checkmclim(as);
}

/* -- Loop handling ------------------------------------------------------- */

/* Poll the current TG at the loop backedge and exit through the LOOP snap. */
static void asm_xpoll(ASMState *as, IRIns *ir)
{
  Reg gate = ra_scratch(as, RSET_GPR);
  if (ir->op1) {
    asm_guardcc(as, CC_NE);  /* Assumes asm_snap_prep() already done. */
#if LJ_64
    /* poll and profile_request are one aligned qword on x64. Keep trace
    ** backedges consistent with vm_x64.dasc so SIGPROF can force an otherwise
    ** unbounded hot trace through its normal owner-context exit. */
    emit_i8(as, 0);
    emit_rmro(as, XG_TOXOi8(XG_ARITHi(XOg_CMP)), XOg_CMP|REX_64,
	      RID_DISPATCH, DISPATCH_TG(poll));
#else
    emit_gmroi(as, XG_ARITHi(XOg_CMP), RID_DISPATCH, DISPATCH_TG(poll), 0);
#endif
  } else {
    /* First external attachment publishes a TG poll before MT admission.
    ** The generic trace-flush handshake does not own the GC phase gate, so
    ** even a pre-MT trace must observe this request at its backedge. */
    asm_guardcc(as, CC_NE);
    emit_gmroi(as, XG_ARITHi(XOg_CMP), RID_DISPATCH, DISPATCH_TG(poll), 0);
  }
  /* A SWEEP owner closes this gate before sampling active jit_base/vmstate.
  ** Loop traces exit asynchronously at their ordinary snapshot; a peer parked
  ** in blocking FFI merely defers reclaim and never blocks the collector. */
  asm_guardcc(as, CC_E);
  emit_gri(as, XG_ARITHi(XOg_CMP), gate, 0);
  emit_opgl(as, XO_MOV, gate, gc2.jit_phase_gate);  /* Exact 32-bit gate. */
}

/* Fixup the loop branch. */
static void asm_loop_fixup(ASMState *as)
{
  MCode *p = as->mctop;
  MCode *target = as->mcp;
  if (as->realign) {  /* Realigned loops use short jumps. */
    as->realign = NULL;  /* Stop another retry. */
    lj_assertA(((intptr_t)target & 15) == 0, "loop realign failed");
    if (as->loopinv) {  /* Inverted loop branch? */
      p -= 5;
      asm_mcode_put_u8(as, p, XI_JMP);
      lj_assertA(target - p >= -128, "loop realign failed");
      asm_mcode_put_u8(as, p-1, (MCode)(target - p));  /* Patch sjcc. */
      if (as->loopinv == 2)
	asm_mcode_put_u8(as, p-3, (MCode)(target - p + 2));  /* Patch opt. short jp. */
    } else {
      lj_assertA(target - p >= -128, "loop realign failed");
      asm_mcode_put_u8(as, p-1, (MCode)(int8_t)(target - p));  /* Patch short jmp. */
      asm_mcode_put_u8(as, p-2, XI_JMPs);
    }
  } else {
    MCode *newloop;
    asm_mcode_put_u8(as, p-5, XI_JMP);
    if (as->loopinv) {  /* Inverted loop branch? */
      /* asm_guardcc already inverted the jcc and patched the jmp. */
      p -= 5;
      newloop = target+4;
      asm_mcode_put_i32(as, p-4, (int32_t)(target - p));  /* Patch jcc. */
      if (as->loopinv == 2) {
	asm_mcode_put_i32(as, p-10, (int32_t)(target - p + 6));  /* Patch opt. jp. */
	newloop = target+8;
      }
    } else {  /* Otherwise just patch jmp. */
      asm_mcode_put_i32(as, p-4, (int32_t)(target - p));
      newloop = target+3;
    }
    /* Realign small loops and shorten the loop branch. */
    if (newloop >= p - 128) {
      as->realign = newloop;  /* Force a retry and remember alignment. */
      as->curins = as->stopins;  /* Abort asm_trace now. */
      as->T->nins = as->orignins;  /* Remove any added renames. */
    }
  }
}

/* Fixup the tail of the loop. */
static void asm_loop_tail_fixup(ASMState *as)
{
  UNUSED(as);  /* Nothing to do. */
}

/* -- Head of trace ------------------------------------------------------- */

/* Coalesce BASE register for a root trace. */
static void asm_head_root_base(ASMState *as)
{
  IRIns *ir = IR(REF_BASE);
  Reg r = ir->r;
  if (ra_hasreg(r)) {
    ra_free(as, r);
    if (rset_test(as->modset, r) || irt_ismarked(ir->t))
      ir->r = RID_INIT;  /* No inheritance for modified BASE register. */
    if (r != RID_BASE)
      emit_rr(as, XO_MOV, r|REX_GC64, RID_BASE);
  }
}

/* Coalesce or reload BASE register for a side trace. */
static Reg asm_head_side_base(ASMState *as, IRIns *irp)
{
  IRIns *ir = IR(REF_BASE);
  Reg r = ir->r;
  if (ra_hasreg(r)) {
    ra_free(as, r);
    if (rset_test(as->modset, r) || irt_ismarked(ir->t))
      ir->r = RID_INIT;  /* No inheritance for modified BASE register. */
    if (irp->r == r) {
      return r;  /* Same BASE register already coalesced. */
    } else if (ra_hasreg(irp->r) && rset_test(as->freeset, irp->r)) {
      /* Move from coalesced parent reg. */
      emit_rr(as, XO_MOV, r|REX_GC64, irp->r);
      return irp->r;
    } else {
      emit_gettg(as, r, jit_base);  /* Otherwise reload BASE. */
    }
  }
  return RID_NONE;
}

/* -- Tail of trace ------------------------------------------------------- */

/* Fixup the tail code. */
static void asm_tail_fixup(ASMState *as, TraceNo lnk)
{
  /* Note: don't use as->mcp swap + emit_*: emit_op overwrites more bytes. */
  MCode *mcp = as->mctail;
  MCode *target;
  int32_t spadj = as->T->spadjust;
  if (spadj) {  /* Emit stack adjustment. */
    if (LJ_64) asm_mcode_u8(as, &mcp, 0x48);
    if (checki8(spadj)) {
      asm_mcode_u8(as, &mcp, XI_ARITHi8);
      asm_mcode_u8(as, &mcp, MODRM(XM_REG, XOg_ADD, RID_ESP));
      asm_mcode_u8(as, &mcp, (MCode)spadj);
    } else {
      asm_mcode_u8(as, &mcp, XI_ARITHi);
      asm_mcode_u8(as, &mcp, MODRM(XM_REG, XOg_ADD, RID_ESP));
      asm_mcode_i32(as, &mcp, spadj);
    }
  }
  /* Emit exit branch. */
  if (lnk) {
    if (lnk == as->T->traceno)
      target = as->T->mcode;
    else {
      global_State *g = J2G(as->J);
      GCtrace *targetT;
      if (LJ_UNLIKELY(!lj_gc2_smr_read_try(g))) {
	/* Link assembly is speculative and still owns no published tail. */
	lj_trace_err(as->J, LJ_TRERR_SMRRETRY);
	target = NULL;  /* Unreachable, but keeps analyzers precise. */
      }
      targetT = traceref_safe(as->J, lnk);
      if (LJ_LIKELY(trace_runnable_acq(targetT, lnk) &&
		    (target = trace_mcode_acq(targetT)) != NULL)) {
	lj_gc2_smr_read_leave(g);
      } else {
	lj_gc2_smr_read_leave(g);
	/* A trace assembled as linked-to-trace does not set up the fixed
	** interpreter-tail registers. Concurrent scoped flush can make
	** the target disappear before this final patch; retry recording
	** instead of emitting a mismatched jump to lj_vm_exit_interp.
	*/
	lj_trace_err(as->J, LJ_TRERR_RETRY);
	target = NULL;  /* Unreachable, but keeps analyzers precise. */
      }
    }
  } else {
    target = (MCode *)(void *)lj_vm_exit_interp;
  }
  if (lnk || jmprel_ok(mcp + 5, target)) {  /* Direct jump. */
    asm_mcode_u8(as, &mcp, XI_JMP);
    asm_mcode_i32(as, &mcp, jmprel(as->J, mcp + 4, target));
  } else {  /* RIP-relative indirect jump. */
    asm_mcode_u8(as, &mcp, XI_GROUP5);
    asm_mcode_u8(as, &mcp, XM_OFS0 + (XOg_JMP<<3) + RID_EBP);
    asm_mcode_i32(as, &mcp, (int32_t)(as->J->exitstubgroup[0] - 16 - (mcp + 4)));
  }
  /* Drop unused mcode tail. Fill with NOPs to make the prefetcher happy. */
  while (as->mctop > mcp) {
    as->mctop--;
    *lj_mcode_rw(as->J, as->mctop) = XI_NOP;
  }
}

/* Prepare tail of code. */
static void asm_tail_prep(ASMState *as, TraceNo lnk)
{
  MCode *p = as->mctop;
  /* Realign and leave room for backwards loop branch or exit branch. */
  if (as->realign) {
    int i = ((int)(intptr_t)as->realign) & 15;
    /* Fill unused mcode tail with NOPs to make the prefetcher happy. */
    while (i-- > 0)
      asm_mcode_put_u8(as, --p, XI_NOP);
    as->mctop = p;
    p -= (as->loopinv ? 5 : 2);  /* Space for short/near jmp. */
  } else {
    p -= (LJ_64 && !lnk) ? 6 : 5;  /* Space for exit branch. */
  }
  if (as->loopref) {
    as->invmcp = as->mcp = p;
  } else {
    /* Leave room for ESP adjustment: add esp, imm */
    p -= LJ_64 ? 7 : 6;
    as->mcp = p;
    as->invmcp = NULL;
  }
  as->mctail = p;
}

/* -- Trace setup --------------------------------------------------------- */

/* Ensure there are enough stack slots for call arguments. */
static Reg asm_setup_call_slots(ASMState *as, IRIns *ir, const CCallInfo *ci)
{
  IRRef args[CCI_NARGS_MAX*2];
  int nslots;
  asm_collectargs(as, ir, ci, args);
  nslots = asm_count_call_slots(as, ci, args);
  if (nslots > as->evenspill)  /* Leave room for args in stack slots. */
    as->evenspill = nslots;
#if LJ_64
  return irt_isfp(ir->t) ? REGSP_HINT(RID_FPRET) : REGSP_HINT(RID_RET);
#else
  return irt_isfp(ir->t) ? REGSP_INIT : REGSP_HINT(RID_RET);
#endif
}

/* Target-specific setup. */
static void asm_setup_target(ASMState *as)
{
  asm_exitstub_setup(as, as->T->nsnap);
  as->mrm.base = 0;
}

/* -- Trace patching ------------------------------------------------------ */

static const uint8_t map_op1[256] = {
0x92,0x92,0x92,0x92,0x52,0x45,0x51,0x51,0x92,0x92,0x92,0x92,0x52,0x45,0x51,0x20,
0x92,0x92,0x92,0x92,0x52,0x45,0x51,0x51,0x92,0x92,0x92,0x92,0x52,0x45,0x51,0x51,
0x92,0x92,0x92,0x92,0x52,0x45,0x10,0x51,0x92,0x92,0x92,0x92,0x52,0x45,0x10,0x51,
0x92,0x92,0x92,0x92,0x52,0x45,0x10,0x51,0x92,0x92,0x92,0x92,0x52,0x45,0x10,0x51,
#if LJ_64
0x10,0x10,0x10,0x10,0x10,0x10,0x10,0x10,0x14,0x14,0x14,0x14,0x14,0x14,0x14,0x14,
#else
0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,
#endif
0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,
0x51,0x51,0x92,0x92,0x10,0x10,0x12,0x11,0x45,0x86,0x52,0x93,0x51,0x51,0x51,0x51,
0x52,0x52,0x52,0x52,0x52,0x52,0x52,0x52,0x52,0x52,0x52,0x52,0x52,0x52,0x52,0x52,
0x93,0x86,0x93,0x93,0x92,0x92,0x92,0x92,0x92,0x92,0x92,0x92,0x92,0x92,0x92,0x92,
0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x51,0x47,0x51,0x51,0x51,0x51,0x51,
#if LJ_64
0x59,0x59,0x59,0x59,0x51,0x51,0x51,0x51,0x52,0x45,0x51,0x51,0x51,0x51,0x51,0x51,
#else
0x55,0x55,0x55,0x55,0x51,0x51,0x51,0x51,0x52,0x45,0x51,0x51,0x51,0x51,0x51,0x51,
#endif
0x52,0x52,0x52,0x52,0x52,0x52,0x52,0x52,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x05,
0x93,0x93,0x53,0x51,0x70,0x71,0x93,0x86,0x54,0x51,0x53,0x51,0x51,0x52,0x51,0x51,
0x92,0x92,0x92,0x92,0x52,0x52,0x51,0x51,0x92,0x92,0x92,0x92,0x92,0x92,0x92,0x92,
0x52,0x52,0x52,0x52,0x52,0x52,0x52,0x52,0x45,0x45,0x47,0x52,0x51,0x51,0x51,0x51,
0x10,0x51,0x10,0x10,0x51,0x51,0x63,0x66,0x51,0x51,0x51,0x51,0x51,0x51,0x92,0x92
};

static const uint8_t map_op2[256] = {
0x93,0x93,0x93,0x93,0x52,0x52,0x52,0x52,0x52,0x52,0x51,0x52,0x51,0x93,0x52,0x94,
0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,
0x53,0x53,0x53,0x53,0x53,0x53,0x53,0x53,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,
0x52,0x52,0x52,0x52,0x52,0x52,0x52,0x52,0x34,0x51,0x35,0x51,0x51,0x51,0x51,0x51,
0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,
0x53,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,
0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,
0x94,0x54,0x54,0x54,0x93,0x93,0x93,0x52,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,
0x46,0x46,0x46,0x46,0x46,0x46,0x46,0x46,0x46,0x46,0x46,0x46,0x46,0x46,0x46,0x46,
0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,
0x52,0x52,0x52,0x93,0x94,0x93,0x51,0x51,0x52,0x52,0x52,0x93,0x94,0x93,0x93,0x93,
0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x94,0x93,0x93,0x93,0x93,0x93,
0x93,0x93,0x94,0x93,0x94,0x94,0x94,0x93,0x52,0x52,0x52,0x52,0x52,0x52,0x52,0x52,
0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,
0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,
0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x93,0x52
};

static uint32_t asm_x86_inslen(const uint8_t* p)
{
  uint32_t result = 0;
  uint32_t prefixes = 0;
  uint32_t x = map_op1[*p];
  for (;;) {
    switch (x >> 4) {
    case 0: return result + x + (prefixes & 4);
    case 1: prefixes |= x; x = map_op1[*++p]; result++; break;
    case 2: x = map_op2[*++p]; break;
    case 3: p++; goto mrm;
    case 4: result -= (prefixes & 2);  /* fallthrough */
    case 5: return result + (x & 15);
    case 6:  /* Group 3. */
      if (p[1] & 0x38) x = 2;
      else if ((prefixes & 2) && (x == 0x66)) x = 4;
      goto mrm;
    case 7: /* VEX c4/c5. */
      if (LJ_32 && p[1] < 0xc0) {
	x = 2;
	goto mrm;
      }
      if (x == 0x70) {
	x = *++p & 0x1f;
	result++;
	if (x >= 2) {
	  p += 2;
	  result += 2;
	  goto mrm;
	}
      }
      p++;
      result++;
      x = map_op2[*++p];
      break;
    case 8: result -= (prefixes & 2);  /* fallthrough */
    case 9: mrm:  /* ModR/M and possibly SIB. */
      result += (x & 15);
      x = *++p;
      switch (x >> 6) {
      case 0: if ((x & 7) == 5) return result + 4; break;
      case 1: result++; break;
      case 2: result += 4; break;
      case 3: return result;
      }
      if ((x & 7) == 4) {
	result++;
	if (x < 0x40 && (p[1] & 7) == 5) result += 4;
      }
      return result;
    }
  }
}

#if !(LJ_TARGET_X64 && !LJ_ABI_WIN)
static int asm_x86_prevloadaddr(MCode *p, uint32_t ilen, Reg r, uintptr_t addr)
{
  if (p == NULL)
    return 0;
  if (ilen == 5 && checku32(addr) && p[0] == XI_MOVri+(r&7) &&
      *(uint32_t *)(p+1) == (uint32_t)addr)
    return 1;
  if (ilen == 7 && p[0] == (MCode)(0x48 + ((r>>3)&1)) &&
      p[1] == XI_MOVmi && p[2] == MODRM(XM_REG, 0, (r&7)) &&
      (uintptr_t)(int64_t)*(int32_t *)(p+3) == addr)
    return 1;
  if (ilen == 10 && p[0] == (MCode)(0x48 + ((r>>3)&1)) &&
      p[1] == XI_MOVri+(r&7) && *(uint64_t *)(p+2) == (uint64_t)addr)
    return 1;
  if (ilen == 7 && p[0] == (MCode)(0x48 + ((r>>1)&4)) &&
      p[1] == XI_LEA && p[2] == MODRM(XM_OFS0, (r&7), RID_RIP) &&
      (uintptr_t)(p + ilen + *(int32_t *)(p+3)) == addr)
    return 1;
  return 0;
}

static int asm_x86_isvmstate(MCode *p, MCode *prev, uint32_t ilen,
			     uint32_t prevlen, const void *statep,
			     int32_t traceno)
{
  uintptr_t stateaddr = (uintptr_t)statep;
  if (p[0] != XI_MOVmi || *(int32_t *)(p+ilen-4) != traceno)
    return 0;
  if (p[1] == MODRM(XM_OFS0, 0, RID_RIP)) {
    return (uintptr_t)(p + ilen + *(int32_t *)(p+2)) == stateaddr;
  } else if (p[1] == MODRM(XM_OFS0, 0, RID_ESP) &&
	     p[2] == MODRM(XM_SCALE1, RID_ESP, RID_EBP)) {
    return (uintptr_t)(int64_t)*(int32_t *)(p+3) == stateaddr;
  } else if ((p[1] & 0xf8) == MODRM(XM_OFS0, 0, 0) &&
	     (p[1] & 7) != RID_ESP) {
    return asm_x86_prevloadaddr(prev, prevlen, (Reg)(p[1] & 7), stateaddr);
  }
  return 0;
}
#endif

#if LJ_TARGET_X64 && !LJ_ABI_WIN
static int asm_x86_istgvmstate(MCode *p, uint32_t ilen, int32_t traceno)
{
  return ilen == 11 &&
    p[0] == (MCode)(0x40 + ((RID_DISPATCH >> 3) & 1)) &&
    p[1] == XI_MOVmi &&
    p[2] == MODRM(XM_OFS32, 0, RID_DISPATCH) &&
    *(int32_t *)(p+3) == DISPATCH_TG(vmstate) &&
    *(int32_t *)(p+7) == traceno;
}
#endif

/* Patch exit jumps of existing machine code to a new target. */
void lj_asm_patchexit(jit_State *J, GCtrace *T, ExitNo exitno, MCode *target)
{
  MCode *mcode = trace_mcode_acq(T);
  MCode *p = mcode;
  MCode *mcarea = lj_mcode_patch(J, mcode, 0);
  MSize len = trace_szmcode_acq(T);
  TraceNo traceno = trace_traceno_acq(T);
  MCode *px = exitstub_addr(J, exitno) - 6;
  MCode *pe = mcode+len-6;
  MCode *pgc = NULL;
#if !(LJ_TARGET_X64 && !LJ_ABI_WIN)
  const void *statep = (const void *)&J2G(J)->vmstate;
#endif
  if (len > 5 && p[len-5] == XI_JMP && p+len-6 + *(int32_t *)(p+len-4) == px)
    asm_mcode_patch_i32(J, p+len-4, jmprel(J, p+len, target));
  /* Do not patch parent exit for a stack check. Skip beyond vmstate update. */
#if LJ_TARGET_X64 && !LJ_ABI_WIN
  for (; p < pe; ) {
    uint32_t ilen = asm_x86_inslen(p);
    if (asm_x86_istgvmstate(p, ilen, (int32_t)traceno))
      break;
    p += ilen;
  }
#else
  {
    MCode *prev = NULL;
    uint32_t prevlen = 0;
    for (; p < pe; ) {
      uint32_t ilen = asm_x86_inslen(p);
      if (asm_x86_isvmstate(p, prev, ilen, prevlen, statep,
			    (int32_t)traceno))
	break;
      prev = p;
      prevlen = ilen;
      p += ilen;
    }
  }
#endif
  lj_assertJ(p < pe, "instruction length decoder failed");
  for (; p < pe; p += asm_x86_inslen(p)) {
    if ((*(uint16_t *)p & 0xf0ff) == 0x800f && p + *(int32_t *)(p+2) == px &&
	p != pgc) {
      asm_mcode_patch_i32(J, p+2, jmprel(J, p+6, target));
    } else if (*p == XI_CALL &&
	      (void *)(p+5+*(int32_t *)(p+1)) == (void *)lj_gc_step_jit) {
      pgc = p+7;  /* Do not patch GC check exit. */
    } else if (LJ_64 && *p == 0xff &&
			 p[1] == MODRM(XM_REG, XOg_CALL, RID_RET) &&
			 p[2] == XI_NOP) {
      pgc = p+5;  /* Do not patch GC check exit. */
    }
  }
  lj_mcode_sync(mcode, mcode + len);
  lj_mcode_patch(J, mcarea, 1);
}
