

================================================================
== Vitis HLS Report for 'operator_Pipeline_VITIS_LOOP_506_1'
================================================================
* Date:           Tue Feb  8 15:34:40 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.922 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_506_1  |        2|        2|         1|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     150|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      68|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      68|     191|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U168  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln506_fu_186_p2    |         +|   0|  0|   9|           2|           2|
    |tmp_s_fu_144_p4        |         +|   0|  0|   9|           2|           2|
    |icmp_ln506_fu_116_p2   |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln508_fu_132_p2   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln509_fu_164_p2   |      icmp|   0|  0|   8|           2|           1|
    |num_res_1_fu_156_p3    |    select|   0|  0|  32|           1|           1|
    |num_res_2_3_fu_170_p3  |    select|   0|  0|  32|           1|          32|
    |num_res_2_4_fu_178_p3  |    select|   0|  0|  32|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 150|          43|         103|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6  |   9|          2|    2|          4|
    |i_fu_52               |   9|          2|    2|          4|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    5|         10|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |i_fu_52            |   2|   0|    2|          0|
    |num_res_2_1_fu_60  |  32|   0|   32|          0|
    |num_res_2_fu_56    |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  68|   0|   68|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_506_1|  return value|
|sub_i1                   |   in|   32|     ap_none|                               sub_i1|        scalar|
|trunc_ln509_1            |   in|    2|     ap_none|                        trunc_ln509_1|        scalar|
|p_read3                  |   in|   32|     ap_none|                              p_read3|        scalar|
|p_read10                 |   in|   32|     ap_none|                             p_read10|        scalar|
|p_read11                 |   in|   32|     ap_none|                             p_read11|        scalar|
|num_res_1_02_out         |  out|   32|      ap_vld|                     num_res_1_02_out|       pointer|
|num_res_1_02_out_ap_vld  |  out|    1|      ap_vld|                     num_res_1_02_out|       pointer|
|num_res_2_01_out         |  out|   32|      ap_vld|                     num_res_2_01_out|       pointer|
|num_res_2_01_out_ap_vld  |  out|    1|      ap_vld|                     num_res_2_01_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------------------+--------------+

