
Embed_System.elf:     file format elf32-littlenios2
Embed_System.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0400016c

Program Header:
    LOAD off    0x00001020 vaddr 0x09404020 paddr 0x04000000 align 2**12
         filesz 0x0000016c memsz 0x0000016c flags r-x
    LOAD off    0x0000216c vaddr 0x0400016c paddr 0x0400016c align 2**12
         filesz 0x00005070 memsz 0x00005070 flags r-x
    LOAD off    0x000071dc vaddr 0x040051dc paddr 0x04005d6c align 2**12
         filesz 0x00000b90 memsz 0x00000b90 flags rw-
    LOAD off    0x000088fc vaddr 0x040068fc paddr 0x040068fc align 2**12
         filesz 0x00000000 memsz 0x000001e4 flags rw-
    LOAD off    0x00008000 vaddr 0x09404000 paddr 0x09404000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  09404000  09404000  00008000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   0000016c  09404020  04000000  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00004db4  0400016c  0400016c  0000216c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000002bc  04004f20  04004f20  00006f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00000b90  040051dc  04005d6c  000071dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000001e4  040068fc  040068fc  000088fc  2**2
                  ALLOC, SMALL_DATA
  6 .sdram        00000000  04006ae0  04006ae0  00008020  2**0
                  CONTENTS
  7 .onchip_flash_0_data 00000000  09200000  09200000  00008020  2**0
                  CONTENTS
  8 .onchip_ram   00000000  0940418c  0940418c  00008020  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  00008020  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000b30  00000000  00000000  00008048  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00019aff  00000000  00000000  00008b78  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000070a2  00000000  00000000  00022677  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00007470  00000000  00000000  00029719  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001638  00000000  00000000  00030b8c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002ee5  00000000  00000000  000321c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    0000638e  00000000  00000000  000350a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000060  00000000  00000000  0003b438  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00000838  00000000  00000000  0003b498  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  0003e9b6  2**0
                  CONTENTS, READONLY
 20 .cpu          0000000c  00000000  00000000  0003e9b9  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  0003e9c5  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  0003e9c6  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  0003e9c7  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0003e9cb  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  0003e9cf  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  0003e9d3  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  0003e9dc  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  0003e9e5  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  0003e9ee  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000028  00000000  00000000  0003e9f3  2**0
                  CONTENTS, READONLY
 31 .jdi          0000a177  00000000  00000000  0003ea1b  2**0
                  CONTENTS, READONLY
 32 .sopcinfo     000bdb8f  00000000  00000000  00048b92  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
09404000 l    d  .entry	00000000 .entry
09404020 l    d  .exceptions	00000000 .exceptions
0400016c l    d  .text	00000000 .text
04004f20 l    d  .rodata	00000000 .rodata
040051dc l    d  .rwdata	00000000 .rwdata
040068fc l    d  .bss	00000000 .bss
04006ae0 l    d  .sdram	00000000 .sdram
09200000 l    d  .onchip_flash_0_data	00000000 .onchip_flash_0_data
0940418c l    d  .onchip_ram	00000000 .onchip_ram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../Embed_System_bsp//obj/HAL/src/crt0.o
040001b4 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 alarm_util.c
00000000 l    df *ABS*	00000000 delay_wait.c
00000000 l    df *ABS*	00000000 error_loop.c
00000000 l    df *ABS*	00000000 jtag_uart_util.c
00000000 l    df *ABS*	00000000 led_util.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_getchar.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
04005318 l     O .rwdata	0000002c jtag_uart
040052dc l     O .rwdata	0000003c modular_adc_0
040051dc l     O .rwdata	00000100 onchip_flash_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
04000f38 l     F .text	0000003c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_modular_adc.c
04000fbc l     F .text	00000064 alt_adc_irq
00000000 l    df *ABS*	00000000 altera_onchip_flash.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
04001dd4 l     F .text	00000008 alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
04002024 l     F .text	00000074 alt_open_fd.constprop.0
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 getc.c
00000000 l    df *ABS*	00000000 impure.c
040054ec l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 rget.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
040030c0 l     F .text	00000008 __fp_unlock
040030d4 l     F .text	0000019c __sinit.part.1
04003270 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 refill.c
0400450c l     F .text	0000001c lflush
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00000000 l    df *ABS*	00000000 alt_lseek.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
04005d68 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
04006944 g     O .bss	00000004 alt_instruction_exception_handler
04001120 g     F .text	00000020 adc_stop
04004aa0 g     F .text	00000054 _isatty_r
04000afc g     F .text	00000050 alt_main
0400034c g     F .text	00000044 my_alarm_callback
040069e0 g     O .bss	00000100 alt_irq
04004af4 g     F .text	00000060 _lseek_r
04005d6c g       *ABS*	00000000 __flash_rwdata_start
04006ae0 g       *ABS*	00000000 __alt_heap_start
04004828 g     F .text	0000005c __sseek
04003410 g     F .text	00000010 __sinit
040029ec g     F .text	00000140 __swbuf_r
04003278 g     F .text	00000068 __sfmoreglue
04004d44 g     F .text	00000004 __malloc_unlock
0400691c g     O .bss	00000004 LAST_DELAY
04006920 g     O .bss	00000004 PRINT_STDIO_WRAP_COUNT
040033f8 g     F .text	00000018 _cleanup
040022a8 g     F .text	00000008 altera_nios2_gen2_irq_init
09404000 g     F .entry	0000001c __reset
040011dc g     F .text	00000018 adc_interrupt_disable
04000000 g       *ABS*	00000000 __flash_exceptions_start
04004a44 g     F .text	0000005c _fstat_r
04006948 g     O .bss	00000004 errno
04002940 g     F .text	00000014 __srget
040047a4 g     F .text	00000008 __seofread
04001058 g     F .text	00000064 altera_modular_adc_init
04006929 g     O .bss	00000001 LED_MASK
04006930 g     O .bss	00000004 alt_argv
0400dd18 g       *ABS*	00000000 _gp
04006928 g     O .bss	00000001 LED_STATE
04001be8 g     F .text	00000060 alt_onchip_flash_poll_for_status_write_passed
04005344 g     O .rwdata	00000180 alt_fd_list
040024a8 g     F .text	00000070 _getc_r
04002518 g     F .text	00000088 getc
04001e48 g     F .text	00000078 alt_find_dev
0400261c g     F .text	00000148 memcpy
09200000 g       *ABS*	00000000 __alt_mem_onchip_flash_0_data
040030c8 g     F .text	0000000c _cleanup_r
04001168 g     F .text	00000014 adc_set_mode_run_continuously
04002098 g     F .text	00000074 alt_io_redirect
040023fc g     F .text	00000074 alt_exception_cause_generated_bad_addr
04000e90 g     F .text	00000074 altera_avalon_jtag_uart_read
040008a0 g     F .text	00000064 .hidden __udivsi3
04004c40 g     F .text	00000084 isatty
04001b88 g     F .text	00000060 alt_onchip_flash_poll_for_status_erase_passed
040023ac g     F .text	00000050 alt_icache_flush
04006954 g     O .bss	00000004 __malloc_top_pad
04005d2c g     O .rwdata	00000008 altera_onchip_flash_list
040046fc g     F .text	00000054 _sbrk_r
04004b54 g     F .text	00000060 _read_r
04005d24 g     O .rwdata	00000008 altera_modular_adc_list
04001d7c g     F .text	00000040 alt_dcache_flush
040012e4 g     F .text	00000178 alt_onchip_flash_erase_block
04005d34 g     O .rwdata	00000004 alt_max_fd
04004940 g     F .text	000000f0 _fclose_r
04003090 g     F .text	00000030 fflush
04006950 g     O .bss	00000004 __malloc_max_sbrked_mem
04004cc4 g     F .text	0000007c lseek
04005d58 g     O .rwdata	00000004 _global_impure_ptr
04006ae0 g       *ABS*	00000000 __bss_end
04001fbc g     F .text	00000068 alt_iic_isr_register
040009dc g     F .text	0000000c alt_getchar
04000d08 g     F .text	000000f4 alt_tick
04006980 g     O .bss	00000018 ALARM_100MS
04001218 g     F .text	00000014 adc_wait_for_interrupt
04003430 g     F .text	00000018 __fp_lock_all
04001fa4 g     F .text	00000018 alt_ic_irq_enabled
04000cd4 g     F .text	00000034 alt_alarm_stop
04006940 g     O .bss	00000004 alt_irq_active
040005f4 g     F .text	00000030 set_delay_mode_100ms
094040fc g     F .exceptions	00000064 alt_irq_handler
040054c4 g     O .rwdata	00000028 alt_dev_null
04006998 g     O .bss	00000018 ALARM_1MS
04000654 g     F .text	00000030 set_delay_mode_1ms
04001150 g     F .text	00000018 adc_set_mode_run_once
04001dbc g     F .text	00000018 alt_dcache_flush_all
04005d6c g       *ABS*	00000000 __ram_rwdata_end
04006924 g     O .bss	00000004 PRINT_STDIO_MASK
04005d38 g     O .rwdata	00000008 alt_dev_list
04004e5c g     F .text	000000c4 write
04002764 g     F .text	000000a0 _putc_r
04000684 g     F .text	00000024 set_delay_mode_none
040051dc g       *ABS*	00000000 __ram_rodata_end
04004bc8 g     F .text	00000078 fstat
040006a8 g     F .text	0000002c error_loop
04001140 g     F .text	00000010 adc_start
04000904 g     F .text	00000058 .hidden __umodsi3
04006ae0 g       *ABS*	00000000 end
040068fc g     O .bss	00000008 ALARM_250MS_CONTEXT
09404160 g     F .exceptions	0000002c alt_instruction_exception_entry
09408000 g       *ABS*	00000000 __alt_stack_pointer
04000f74 g     F .text	00000048 alt_avalon_timer_sc_init
04000f04 g     F .text	00000034 altera_avalon_jtag_uart_write
04003420 g     F .text	00000004 __sfp_lock_acquire
0400129c g     F .text	00000048 alt_onchip_flash_get_info
04003584 g     F .text	00000310 _free_r
04000b4c g     F .text	0000017c alt_printf
040028cc g     F .text	00000074 __srget_r
04002c98 g     F .text	00000180 __call_exitprocs
04005d60 g     O .rwdata	00000004 __malloc_sbrk_base
0400016c g     F .text	0000004c _start
0400693c g     O .bss	00000004 _alt_tick_rate
04006938 g     O .bss	00000004 _alt_nticks
04004d48 g     F .text	000000c8 read
04000e1c g     F .text	00000054 alt_sys_init
04006904 g     O .bss	00000008 ALARM_100MS_CONTEXT
040051dc g       *ABS*	00000000 __ram_rwdata_start
04004f20 g       *ABS*	00000000 __ram_rodata_start
04006958 g     O .bss	00000028 __malloc_current_mallinfo
04000e70 g     F .text	00000010 altera_avalon_jtag_uart_read_fd
0400235c g     F .text	00000050 alt_get_fd
040069b0 g     O .bss	00000018 ALARM_250MS
04001c48 g     F .text	00000078 alt_busy_sleep
040048ec g     F .text	00000054 _close_r
04000500 g     F .text	000000c4 delay_wait
040025a0 g     F .text	0000007c memcmp
0940418c g       *ABS*	00000000 __alt_stack_base
04002b44 g     F .text	00000154 __swsetup_r
040011c8 g     F .text	00000014 adc_interrupt_enable
0400122c g     F .text	00000070 alt_onchip_flash_read
040032e0 g     F .text	00000118 __sfp
04005910 g     O .rwdata	00000408 __malloc_av_
0400342c g     F .text	00000004 __sinit_lock_release
04004750 g     F .text	00000054 __sread
040022b0 g     F .text	000000ac alt_find_file
04001ddc g     F .text	0000006c alt_dev_llist_insert
04004d40 g     F .text	00000004 __malloc_lock
04004e10 g     F .text	0000004c sbrk
04003034 g     F .text	0000005c _fflush_r
04005d4c g     O .rwdata	00000008 alt_flash_dev_list
040068fc g       *ABS*	00000000 __bss_start
040043e4 g     F .text	00000128 memset
040001b8 g     F .text	00000194 main
0400692c g     O .bss	00000004 alt_envp
0400694c g     O .bss	00000004 __malloc_max_total_mem
04000e80 g     F .text	00000010 altera_avalon_jtag_uart_write_fd
04002b2c g     F .text	00000018 __swbuf
04001020 g     F .text	00000038 alt_adc_word_read
0400690c g     O .bss	00000008 ALARM_10MS_CONTEXT
04004884 g     F .text	00000008 __sclose
08000000 g       *ABS*	00000000 __alt_heap_limit
04004a30 g     F .text	00000014 fclose
04003bd8 g     F .text	0000080c _malloc_r
04005d48 g     O .rwdata	00000004 alt_errno
04001b2c g     F .text	0000005c alt_onchip_flash_poll_for_status_to_go_idle
04003894 g     F .text	000000c4 _fwalk
04002804 g     F .text	000000c8 putc
040007a8 g     F .text	00000084 .hidden __divsi3
04003460 g     F .text	00000124 _malloc_trim_r
04001888 g     F .text	000002a4 altera_onchip_flash_init
04004f20 g       *ABS*	00000000 __flash_rodata_start
04000dfc g     F .text	00000020 alt_irq_init
04002284 g     F .text	00000024 alt_release_fd
0400488c g     F .text	00000060 _write_r
04000748 g     F .text	00000060 update_led
04005d5c g     O .rwdata	00000004 _impure_ptr
04006934 g     O .bss	00000004 alt_argc
04002e18 g     F .text	0000021c __sflush_r
04004528 g     F .text	000001d4 __srefill_r
040005c4 g     F .text	00000030 set_delay_mode_250ms
09404020 g       .exceptions	00000000 alt_irq_entry
04003448 g     F .text	00000018 __fp_unlock_all
04005d40 g     O .rwdata	00000008 alt_fs_list
0400145c g     F .text	00000220 alt_onchip_flash_write_block
09404020 g       *ABS*	00000000 __ram_exceptions_start
04001f30 g     F .text	00000004 alt_ic_isr_register
040006d4 g     F .text	00000074 print_binary_count_stdio
04005d6c g       *ABS*	00000000 _edata
0400167c g     F .text	0000020c alt_onchip_flash_write
04006ae0 g       *ABS*	00000000 _end
04001ec0 g     F .text	00000050 alt_flash_open_dev
040069c8 g     O .bss	00000018 ALARM_10MS
04001208 g     F .text	00000010 adc_interrupt_asserted
0940418c g       *ABS*	00000000 __ram_exceptions_end
04001f6c g     F .text	00000038 alt_ic_irq_disable
040047ac g     F .text	0000007c __swrite
04005d64 g     O .rwdata	00000004 __malloc_trim_threshold
040011f4 g     F .text	00000014 adc_clear_interrupt_status
04002470 g     F .text	00000038 exit
04003958 g     F .text	000000c4 _fwalk_reent
04001f10 g     F .text	00000014 alt_flash_close_dev
0400082c g     F .text	00000074 .hidden __modsi3
09408000 g       *ABS*	00000000 __alt_data_end
09404020 g     F .exceptions	00000000 alt_exception
04003424 g     F .text	00000004 __sfp_lock_release
04000000 g       *ABS*	00000000 __alt_mem_sdram
09404000 g       *ABS*	00000000 __alt_mem_onchip_ram
04001118 g     F .text	00000008 altera_modular_adc_open
04004bb4 g     F .text	00000014 _exit
0400095c g     F .text	00000080 alt_alarm_start
04003a1c g     F .text	000001bc __smakebuf_r
04002954 g     F .text	00000098 strlen
0400210c g     F .text	00000178 open
04000390 g     F .text	00000170 alarm_init
04000cc8 g     F .text	0000000c alt_putchar
0400117c g     F .text	0000004c adc_recalibrate
04006914 g     O .bss	00000008 ALARM_1MS_CONTEXT
04001f24 g     F .text	0000000c alt_icache_flush_all
04005d54 g     O .rwdata	00000004 alt_priority_mask
04001f34 g     F .text	00000038 alt_ic_irq_enable
04000624 g     F .text	00000030 set_delay_mode_10ms
04005d18 g     O .rwdata	00000001 DELAY_MODE
04005d1c g     O .rwdata	00000008 alt_alarm_list
04001cc0 g     F .text	000000bc close
040009e8 g     F .text	00000114 alt_load
040010bc g     F .text	0000005c alt_adc_register_callback
04003428 g     F .text	00000004 __sinit_lock_acquire



Disassembly of section .entry:

09404000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
 9404000:	00820014 	movui	r2,2048
#endif

0:
    initi r2
 9404004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
 9404008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 940400c:	00bffd16 	blt	zero,r2,9404004 <__alt_data_end+0xffffc004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 9404010:	00410034 	movhi	at,1024
    ori r1, r1, %lo(_start)
 9404014:	08405b14 	ori	at,at,364
    jmp r1
 9404018:	0800683a 	jmp	at
 940401c:	00000000 	call	0 <__alt_mem_sdram-0x4000000>

Disassembly of section .exceptions:

09404020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 9404020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 9404024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 9404028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 940402c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 9404030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 9404034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 9404038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 940403c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 9404040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 9404044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 9404048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 940404c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 9404050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 9404054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 9404058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 940405c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 9404060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 9404064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 9404068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 940406c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 9404070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 9404074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 9404078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 940407c:	10000326 	beq	r2,zero,940408c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 9404080:	20000226 	beq	r4,zero,940408c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 9404084:	94040fc0 	call	94040fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 9404088:	00000706 	br	94040a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 940408c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 9404090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 9404094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 9404098:	94041600 	call	9404160 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 940409c:	1000021e 	bne	r2,zero,94040a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 94040a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 94040a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 94040a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 94040ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 94040b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 94040b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 94040b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 94040bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 94040c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 94040c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 94040c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 94040cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 94040d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 94040d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 94040d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 94040dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 94040e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 94040e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 94040e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 94040ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 94040f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 94040f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 94040f8:	ef80083a 	eret

094040fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 94040fc:	defffe04 	addi	sp,sp,-8
 9404100:	dfc00115 	stw	ra,4(sp)
 9404104:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 9404108:	000b313a 	rdctl	r5,ipending
 940410c:	04010034 	movhi	r16,1024
 9404110:	841a7804 	addi	r16,r16,27104
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 9404114:	2880004c 	andi	r2,r5,1

  active = alt_irq_pending ();

  do
  {
    i = 0;
 9404118:	0007883a 	mov	r3,zero
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 940411c:	1000051e 	bne	r2,zero,9404134 <alt_irq_handler+0x38>
 9404120:	00800044 	movi	r2,1
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 9404124:	1085883a 	add	r2,r2,r2
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 9404128:	2888703a 	and	r4,r5,r2
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
      i++;
 940412c:	18c00044 	addi	r3,r3,1
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 9404130:	203ffc26 	beq	r4,zero,9404124 <__alt_data_end+0xffffc124>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 9404134:	180690fa 	slli	r3,r3,3
 9404138:	80c7883a 	add	r3,r16,r3
 940413c:	18800017 	ldw	r2,0(r3)
 9404140:	19000117 	ldw	r4,4(r3)
 9404144:	103ee83a 	callr	r2
 9404148:	000b313a 	rdctl	r5,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
 940414c:	283ff11e 	bne	r5,zero,9404114 <__alt_data_end+0xffffc114>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 9404150:	dfc00117 	ldw	ra,4(sp)
 9404154:	dc000017 	ldw	r16,0(sp)
 9404158:	dec00204 	addi	sp,sp,8
 940415c:	f800283a 	ret

09404160 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 9404160:	200b883a 	mov	r5,r4
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
 9404164:	000931fa 	rdctl	r4,exception
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
 9404168:	000d333a 	rdctl	r6,badaddr
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 940416c:	d0a30b17 	ldw	r2,-29652(gp)
 9404170:	10000326 	beq	r2,zero,9404180 <alt_instruction_exception_entry+0x20>
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
 9404174:	21001f0c 	andi	r4,r4,124
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 9404178:	2008d0ba 	srli	r4,r4,2
 940417c:	1000683a 	jmp	r2
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 9404180:	003da03a 	break	0
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
}
 9404184:	0005883a 	mov	r2,zero
 9404188:	f800283a 	ret

Disassembly of section .text:

0400016c <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
 400016c:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
 4000170:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
 4000174:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
 4000178:	00bffd16 	blt	zero,r2,4000170 <__alt_data_end+0xfabf8170>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 400017c:	06c25034 	movhi	sp,2368
    ori sp, sp, %lo(__alt_stack_pointer)
 4000180:	dee00014 	ori	sp,sp,32768
    movhi gp, %hi(_gp)
 4000184:	06810034 	movhi	gp,1024
    ori gp, gp, %lo(_gp)
 4000188:	d6b74614 	ori	gp,gp,56600
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 400018c:	00810034 	movhi	r2,1024
    ori r2, r2, %lo(__bss_start)
 4000190:	109a3f14 	ori	r2,r2,26876

    movhi r3, %hi(__bss_end)
 4000194:	00c10034 	movhi	r3,1024
    ori r3, r3, %lo(__bss_end)
 4000198:	18dab814 	ori	r3,r3,27360

    beq r2, r3, 1f
 400019c:	10c00326 	beq	r2,r3,40001ac <_start+0x40>

0:
    stw zero, (r2)
 40001a0:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 40001a4:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 40001a8:	10fffd36 	bltu	r2,r3,40001a0 <__alt_data_end+0xfabf81a0>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 40001ac:	40009e80 	call	40009e8 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 40001b0:	4000afc0 	call	4000afc <alt_main>

040001b4 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 40001b4:	003fff06 	br	40001b4 <__alt_data_end+0xfabf81b4>

040001b8 <main>:

#define MAX_COUNT 0xFF  //use a 8-bit maximum count value since we have a 8-bit LED PIO

// the main() application routine
int main(void)
{
 40001b8:	defffb04 	addi	sp,sp,-20
 40001bc:	dfc00415 	stw	ra,16(sp)
 40001c0:	df000315 	stw	fp,12(sp)
 40001c4:	df000304 	addi	fp,sp,12
  alt_u8 binary_count;
  char input;
  int dir;
  
  // announce that we're running on STDOUT
  alt_printf("\nled_control program starting...\n\n");
 40001c8:	01010034 	movhi	r4,1024
 40001cc:	2113c804 	addi	r4,r4,20256
 40001d0:	4000b4c0 	call	4000b4c <alt_printf>
  alt_printf ("CONGRATULATIONS!  You have successfully compiled a Nios II project!\n");
 40001d4:	01010034 	movhi	r4,1024
 40001d8:	2113d104 	addi	r4,r4,20292
 40001dc:	4000b4c0 	call	4000b4c <alt_printf>

  // initialize some peripherals and helper routines
  alarm_init();           // see src/alarm_util.c
 40001e0:	40003900 	call	4000390 <alarm_init>
  
  // start an infinite loop

  while(1) {

    alt_printf("\nPress 'u' to count up\n");
 40001e4:	01010034 	movhi	r4,1024
 40001e8:	2113e304 	addi	r4,r4,20364
 40001ec:	4000b4c0 	call	4000b4c <alt_printf>
    alt_printf("Press 'd' to count down\n");
 40001f0:	01010034 	movhi	r4,1024
 40001f4:	2113e904 	addi	r4,r4,20388
 40001f8:	4000b4c0 	call	4000b4c <alt_printf>
    alt_printf("Press '3' to count by threes\n");
 40001fc:	01010034 	movhi	r4,1024
 4000200:	2113f004 	addi	r4,r4,20416
 4000204:	4000b4c0 	call	4000b4c <alt_printf>
    input = alt_getchar();
 4000208:	40009dc0 	call	40009dc <alt_getchar>
 400020c:	e0bfff05 	stb	r2,-4(fp)
    alt_getchar();
 4000210:	40009dc0 	call	40009dc <alt_getchar>
    alt_printf("You selected: '%c'\n",input);
 4000214:	e0bfff07 	ldb	r2,-4(fp)
 4000218:	100b883a 	mov	r5,r2
 400021c:	01010034 	movhi	r4,1024
 4000220:	2113f804 	addi	r4,r4,20448
 4000224:	4000b4c0 	call	4000b4c <alt_printf>
	if (input == 'u') {
 4000228:	e0bfff07 	ldb	r2,-4(fp)
 400022c:	10801d58 	cmpnei	r2,r2,117
 4000230:	1000071e 	bne	r2,zero,4000250 <main+0x98>
        dir = 1;
 4000234:	00800044 	movi	r2,1
 4000238:	e0bffe15 	stw	r2,-8(fp)
    	binary_count = 0;
 400023c:	e03ffd05 	stb	zero,-12(fp)
        alt_printf(" -  counting up by 1\n");
 4000240:	01010034 	movhi	r4,1024
 4000244:	2113fd04 	addi	r4,r4,20468
 4000248:	4000b4c0 	call	4000b4c <alt_printf>
 400024c:	00001c06 	br	40002c0 <main+0x108>
    }
    else if (input == 'd') {
 4000250:	e0bfff07 	ldb	r2,-4(fp)
 4000254:	10801918 	cmpnei	r2,r2,100
 4000258:	1000081e 	bne	r2,zero,400027c <main+0xc4>
        dir = -1;
 400025c:	00bfffc4 	movi	r2,-1
 4000260:	e0bffe15 	stw	r2,-8(fp)
    	binary_count = MAX_COUNT;
 4000264:	00bfffc4 	movi	r2,-1
 4000268:	e0bffd05 	stb	r2,-12(fp)
        alt_printf(" -  counting down by 1\n");
 400026c:	01010034 	movhi	r4,1024
 4000270:	21140304 	addi	r4,r4,20492
 4000274:	4000b4c0 	call	4000b4c <alt_printf>
 4000278:	00001106 	br	40002c0 <main+0x108>
    }
    else if (input == '3') {
 400027c:	e0bfff07 	ldb	r2,-4(fp)
 4000280:	10800cd8 	cmpnei	r2,r2,51
 4000284:	1000071e 	bne	r2,zero,40002a4 <main+0xec>
        dir = 3;
 4000288:	008000c4 	movi	r2,3
 400028c:	e0bffe15 	stw	r2,-8(fp)
    	binary_count = 0;
 4000290:	e03ffd05 	stb	zero,-12(fp)
        alt_printf(" -  counting up by 3\n");
 4000294:	01010034 	movhi	r4,1024
 4000298:	21140904 	addi	r4,r4,20516
 400029c:	4000b4c0 	call	4000b4c <alt_printf>
 40002a0:	00000706 	br	40002c0 <main+0x108>
    }
    else {
        dir = 1;
 40002a4:	00800044 	movi	r2,1
 40002a8:	e0bffe15 	stw	r2,-8(fp)
        binary_count = MAX_COUNT;
 40002ac:	00bfffc4 	movi	r2,-1
 40002b0:	e0bffd05 	stb	r2,-12(fp)
        alt_printf("INVALID ENTRY");
 40002b4:	01010034 	movhi	r4,1024
 40002b8:	21140f04 	addi	r4,r4,20540
 40002bc:	4000b4c0 	call	4000b4c <alt_printf>
    }
        
    // initialize the line wrap count variable
    PRINT_STDIO_WRAP_COUNT = 0;
 40002c0:	d0230215 	stw	zero,-29688(gp)

    // print the binary count out the STDOUT
    print_binary_count_stdio(binary_count);         // see src/jtag_uart_util.c
 40002c4:	e0bffd03 	ldbu	r2,-12(fp)
 40002c8:	1009883a 	mov	r4,r2
 40002cc:	40006d40 	call	40006d4 <print_binary_count_stdio>

    // update the green led display with the binary count
    update_led(binary_count);                      // see src/led_util.c
 40002d0:	e0bffd03 	ldbu	r2,-12(fp)
 40002d4:	1009883a 	mov	r4,r2
 40002d8:	40007480 	call	4000748 <update_led>

    // wait for the delay period
    delay_wait();                                   // see src/delay_wait.c
 40002dc:	40005000 	call	4000500 <delay_wait>

    // count until we reach all the maximum count
    while( (binary_count < MAX_COUNT && dir > 0) || (binary_count > 0 && dir < 0) )
 40002e0:	00000c06 	br	4000314 <main+0x15c>
    {
        // increment the binary counter
        binary_count= binary_count + dir;
 40002e4:	e0bffe17 	ldw	r2,-8(fp)
 40002e8:	1007883a 	mov	r3,r2
 40002ec:	e0bffd03 	ldbu	r2,-12(fp)
 40002f0:	1885883a 	add	r2,r3,r2
 40002f4:	e0bffd05 	stb	r2,-12(fp)

        // print the binary count out the STDOUT
        print_binary_count_stdio(binary_count);         // see src/jtag_uart_util.c
 40002f8:	e0bffd03 	ldbu	r2,-12(fp)
 40002fc:	1009883a 	mov	r4,r2
 4000300:	40006d40 	call	40006d4 <print_binary_count_stdio>
            
        // update the green led display with the binary count
        update_led(binary_count);                      // see src/led_util.c
 4000304:	e0bffd03 	ldbu	r2,-12(fp)
 4000308:	1009883a 	mov	r4,r2
 400030c:	40007480 	call	4000748 <update_led>
    
        // wait for the delay period
        delay_wait();                                   // see src/delay_wait.c
 4000310:	40005000 	call	4000500 <delay_wait>

    // wait for the delay period
    delay_wait();                                   // see src/delay_wait.c

    // count until we reach all the maximum count
    while( (binary_count < MAX_COUNT && dir > 0) || (binary_count > 0 && dir < 0) )
 4000314:	e0bffd03 	ldbu	r2,-12(fp)
 4000318:	10803fe0 	cmpeqi	r2,r2,255
 400031c:	1000021e 	bne	r2,zero,4000328 <main+0x170>
 4000320:	e0bffe17 	ldw	r2,-8(fp)
 4000324:	00bfef16 	blt	zero,r2,40002e4 <__alt_data_end+0xfabf82e4>
 4000328:	e0bffd03 	ldbu	r2,-12(fp)
 400032c:	10000226 	beq	r2,zero,4000338 <main+0x180>
 4000330:	e0bffe17 	ldw	r2,-8(fp)
 4000334:	103feb16 	blt	r2,zero,40002e4 <__alt_data_end+0xfabf82e4>
    
        // wait for the delay period
        delay_wait();                                   // see src/delay_wait.c
    }
    // announce loop completion on STDOUT and the UART
    alt_printf("\n\n LED control program completed its loop ...\n\n");
 4000338:	01010034 	movhi	r4,1024
 400033c:	21141304 	addi	r4,r4,20556
 4000340:	4000b4c0 	call	4000b4c <alt_printf>

    // wait for the delay period
    delay_wait();                                   // see src/delay_wait.c
 4000344:	40005000 	call	4000500 <delay_wait>
        
  }
 4000348:	003fa606 	br	40001e4 <__alt_data_end+0xfabf81e4>

0400034c <my_alarm_callback>:
#include "../inc/main_includes.h"

// define the alarm call back routine that will be used by all alarms we start
// the alarm context will keep the alarms separate
alt_u32 my_alarm_callback (void* context)
{
 400034c:	defffd04 	addi	sp,sp,-12
 4000350:	df000215 	stw	fp,8(sp)
 4000354:	df000204 	addi	fp,sp,8
 4000358:	e13fff15 	stw	r4,-4(fp)
    MY_ALARM_STRUCT *my_alarm_context;

    // cast the context pointer into our alarm context structure pointer
    my_alarm_context = context;
 400035c:	e0bfff17 	ldw	r2,-4(fp)
 4000360:	e0bffe15 	stw	r2,-8(fp)

    // increment the alarm count
    my_alarm_context->alarm_count++;
 4000364:	e0bffe17 	ldw	r2,-8(fp)
 4000368:	10800117 	ldw	r2,4(r2)
 400036c:	10c00044 	addi	r3,r2,1
 4000370:	e0bffe17 	ldw	r2,-8(fp)
 4000374:	10c00115 	stw	r3,4(r2)

    // return the timeout value for this alarm
    return (my_alarm_context->alarm_timeout);
 4000378:	e0bffe17 	ldw	r2,-8(fp)
 400037c:	10800017 	ldw	r2,0(r2)
}
 4000380:	e037883a 	mov	sp,fp
 4000384:	df000017 	ldw	fp,0(sp)
 4000388:	dec00104 	addi	sp,sp,4
 400038c:	f800283a 	ret

04000390 <alarm_init>:
alt_alarm ALARM_1MS;
MY_ALARM_STRUCT ALARM_1MS_CONTEXT;

// main() should call this initialization routine when it starts to get the alarms running
void alarm_init(void)
{
 4000390:	defffd04 	addi	sp,sp,-12
 4000394:	dfc00215 	stw	ra,8(sp)
 4000398:	df000115 	stw	fp,4(sp)
 400039c:	df000104 	addi	fp,sp,4
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 40003a0:	d0a30917 	ldw	r2,-29660(gp)
    int return_result;

    // initialize the context structure for the 250ms alarm and start it running
    ALARM_250MS_CONTEXT.alarm_timeout = alt_ticks_per_second()/4;
 40003a4:	1004d0ba 	srli	r2,r2,2
 40003a8:	d0a2f915 	stw	r2,-29724(gp)
    ALARM_250MS_CONTEXT.alarm_count = 0;
 40003ac:	d022fa15 	stw	zero,-29720(gp)
    return_result = alt_alarm_start (
 40003b0:	d0a2f917 	ldw	r2,-29724(gp)
 40003b4:	d1e2f904 	addi	r7,gp,-29724
 40003b8:	01810034 	movhi	r6,1024
 40003bc:	3180d304 	addi	r6,r6,844
 40003c0:	100b883a 	mov	r5,r2
 40003c4:	01010034 	movhi	r4,1024
 40003c8:	211a6c04 	addi	r4,r4,27056
 40003cc:	400095c0 	call	400095c <alt_alarm_start>
 40003d0:	e0bfff15 	stw	r2,-4(fp)
                        ALARM_250MS_CONTEXT.alarm_timeout,  //alt_u32 nticks
                        my_alarm_callback,                  //alt_u32 (*callback) (void* context)
                        (void*)(&ALARM_250MS_CONTEXT)       //void* context
                    );

    if(return_result)
 40003d4:	e0bfff17 	ldw	r2,-4(fp)
 40003d8:	10000426 	beq	r2,zero,40003ec <alarm_init+0x5c>
    {
        alt_printf("\n\nError when starting 250ms alarm...\n");
 40003dc:	01010034 	movhi	r4,1024
 40003e0:	21141f04 	addi	r4,r4,20604
 40003e4:	4000b4c0 	call	4000b4c <alt_printf>
        error_loop();
 40003e8:	40006a80 	call	40006a8 <error_loop>
 40003ec:	d0a30917 	ldw	r2,-29660(gp)
    }

    // initialize the context structure for the 100ms alarm and start it running
    ALARM_100MS_CONTEXT.alarm_timeout = alt_ticks_per_second()/10;
 40003f0:	01400284 	movi	r5,10
 40003f4:	1009883a 	mov	r4,r2
 40003f8:	40008a00 	call	40008a0 <__udivsi3>
 40003fc:	d0a2fb15 	stw	r2,-29716(gp)
    ALARM_100MS_CONTEXT.alarm_count = 0;
 4000400:	d022fc15 	stw	zero,-29712(gp)
    return_result = alt_alarm_start (
 4000404:	d0a2fb17 	ldw	r2,-29716(gp)
 4000408:	d1e2fb04 	addi	r7,gp,-29716
 400040c:	01810034 	movhi	r6,1024
 4000410:	3180d304 	addi	r6,r6,844
 4000414:	100b883a 	mov	r5,r2
 4000418:	01010034 	movhi	r4,1024
 400041c:	211a6004 	addi	r4,r4,27008
 4000420:	400095c0 	call	400095c <alt_alarm_start>
 4000424:	e0bfff15 	stw	r2,-4(fp)
                        ALARM_100MS_CONTEXT.alarm_timeout,  //alt_u32 nticks
                        my_alarm_callback,                  //alt_u32 (*callback) (void* context)
                        (void*)(&ALARM_100MS_CONTEXT)       //void* context
                    );

    if(return_result)
 4000428:	e0bfff17 	ldw	r2,-4(fp)
 400042c:	10000426 	beq	r2,zero,4000440 <alarm_init+0xb0>
    {
        alt_printf("\n\nError when starting 100ms alarm...\n");
 4000430:	01010034 	movhi	r4,1024
 4000434:	21142904 	addi	r4,r4,20644
 4000438:	4000b4c0 	call	4000b4c <alt_printf>
        error_loop();
 400043c:	40006a80 	call	40006a8 <error_loop>
 4000440:	d0a30917 	ldw	r2,-29660(gp)
    }

    // initialize the context structure for the 10ms alarm and start it running
    ALARM_10MS_CONTEXT.alarm_timeout = alt_ticks_per_second()/100;
 4000444:	01401904 	movi	r5,100
 4000448:	1009883a 	mov	r4,r2
 400044c:	40008a00 	call	40008a0 <__udivsi3>
 4000450:	d0a2fd15 	stw	r2,-29708(gp)
    ALARM_10MS_CONTEXT.alarm_count = 0;
 4000454:	d022fe15 	stw	zero,-29704(gp)
    return_result = alt_alarm_start (
 4000458:	d0a2fd17 	ldw	r2,-29708(gp)
 400045c:	d1e2fd04 	addi	r7,gp,-29708
 4000460:	01810034 	movhi	r6,1024
 4000464:	3180d304 	addi	r6,r6,844
 4000468:	100b883a 	mov	r5,r2
 400046c:	01010034 	movhi	r4,1024
 4000470:	211a7204 	addi	r4,r4,27080
 4000474:	400095c0 	call	400095c <alt_alarm_start>
 4000478:	e0bfff15 	stw	r2,-4(fp)
                        ALARM_10MS_CONTEXT.alarm_timeout,   //alt_u32 nticks
                        my_alarm_callback,                  //alt_u32 (*callback) (void* context)
                        (void*)(&ALARM_10MS_CONTEXT)        //void* context
                    );

    if(return_result)
 400047c:	e0bfff17 	ldw	r2,-4(fp)
 4000480:	10000426 	beq	r2,zero,4000494 <alarm_init+0x104>
    {
        alt_printf("\n\nError when starting 10ms alarm...\n");
 4000484:	01010034 	movhi	r4,1024
 4000488:	21143304 	addi	r4,r4,20684
 400048c:	4000b4c0 	call	4000b4c <alt_printf>
        error_loop();
 4000490:	40006a80 	call	40006a8 <error_loop>
 4000494:	d0a30917 	ldw	r2,-29660(gp)
    }

    // initialize the context structure for the 1ms alarm and start it running
    ALARM_1MS_CONTEXT.alarm_timeout = alt_ticks_per_second()/1000;
 4000498:	0140fa04 	movi	r5,1000
 400049c:	1009883a 	mov	r4,r2
 40004a0:	40008a00 	call	40008a0 <__udivsi3>
 40004a4:	d0a2ff15 	stw	r2,-29700(gp)
    ALARM_1MS_CONTEXT.alarm_count = 0;
 40004a8:	d0230015 	stw	zero,-29696(gp)
    return_result = alt_alarm_start (
 40004ac:	d0a2ff17 	ldw	r2,-29700(gp)
 40004b0:	d1e2ff04 	addi	r7,gp,-29700
 40004b4:	01810034 	movhi	r6,1024
 40004b8:	3180d304 	addi	r6,r6,844
 40004bc:	100b883a 	mov	r5,r2
 40004c0:	01010034 	movhi	r4,1024
 40004c4:	211a6604 	addi	r4,r4,27032
 40004c8:	400095c0 	call	400095c <alt_alarm_start>
 40004cc:	e0bfff15 	stw	r2,-4(fp)
                        ALARM_1MS_CONTEXT.alarm_timeout,    //alt_u32 nticks
                        my_alarm_callback,                  //alt_u32 (*callback) (void* context)
                        (void*)(&ALARM_1MS_CONTEXT)         //void* context
                    );

    if(return_result)
 40004d0:	e0bfff17 	ldw	r2,-4(fp)
 40004d4:	10000426 	beq	r2,zero,40004e8 <alarm_init+0x158>
    {
        alt_printf("\n\nError when starting 1ms alarm...\n");
 40004d8:	01010034 	movhi	r4,1024
 40004dc:	21143d04 	addi	r4,r4,20724
 40004e0:	4000b4c0 	call	4000b4c <alt_printf>
        error_loop();
 40004e4:	40006a80 	call	40006a8 <error_loop>
    }

}
 40004e8:	0001883a 	nop
 40004ec:	e037883a 	mov	sp,fp
 40004f0:	dfc00117 	ldw	ra,4(sp)
 40004f4:	df000017 	ldw	fp,0(sp)
 40004f8:	dec00204 	addi	sp,sp,8
 40004fc:	f800283a 	ret

04000500 <delay_wait>:
volatile alt_u32 LAST_DELAY = 0;
volatile alt_u8  DELAY_MODE = DELAY_MODE_100MS;

// the main() loop can call this routine to delay based on the current delay mode
void delay_wait(void)
{
 4000500:	defffd04 	addi	sp,sp,-12
 4000504:	dfc00215 	stw	ra,8(sp)
 4000508:	df000115 	stw	fp,4(sp)
 400050c:	df000104 	addi	fp,sp,4
    alt_u32 this_delay = LAST_DELAY;
 4000510:	d0a30117 	ldw	r2,-29692(gp)
 4000514:	e0bfff15 	stw	r2,-4(fp)

    if(DELAY_MODE != DELAY_MODE_NONE)
 4000518:	d0a00003 	ldbu	r2,-32768(gp)
 400051c:	10803fcc 	andi	r2,r2,255
 4000520:	10002226 	beq	r2,zero,40005ac <delay_wait+0xac>
    {
        do      // wait until we see the proper delay count increment
        {
            switch(DELAY_MODE)
 4000524:	d0a00003 	ldbu	r2,-32768(gp)
 4000528:	10803fcc 	andi	r2,r2,255
 400052c:	10c000a0 	cmpeqi	r3,r2,2
 4000530:	18000f1e 	bne	r3,zero,4000570 <delay_wait+0x70>
 4000534:	10c000c8 	cmpgei	r3,r2,3
 4000538:	1800031e 	bne	r3,zero,4000548 <delay_wait+0x48>
 400053c:	10800060 	cmpeqi	r2,r2,1
 4000540:	10000e1e 	bne	r2,zero,400057c <delay_wait+0x7c>
 4000544:	00001006 	br	4000588 <delay_wait+0x88>
 4000548:	10c000e0 	cmpeqi	r3,r2,3
 400054c:	1800051e 	bne	r3,zero,4000564 <delay_wait+0x64>
 4000550:	10800120 	cmpeqi	r2,r2,4
 4000554:	10000c26 	beq	r2,zero,4000588 <delay_wait+0x88>
            {
                case(DELAY_MODE_250MS):
                    this_delay = ALARM_250MS_CONTEXT.alarm_count;
 4000558:	d0a2fa17 	ldw	r2,-29720(gp)
 400055c:	e0bfff15 	stw	r2,-4(fp)
                    break;
 4000560:	00000d06 	br	4000598 <delay_wait+0x98>
                case(DELAY_MODE_100MS):
                    this_delay = ALARM_100MS_CONTEXT.alarm_count;
 4000564:	d0a2fc17 	ldw	r2,-29712(gp)
 4000568:	e0bfff15 	stw	r2,-4(fp)
                    break;
 400056c:	00000a06 	br	4000598 <delay_wait+0x98>
                case(DELAY_MODE_10MS):
                    this_delay = ALARM_10MS_CONTEXT.alarm_count;
 4000570:	d0a2fe17 	ldw	r2,-29704(gp)
 4000574:	e0bfff15 	stw	r2,-4(fp)
                    break;
 4000578:	00000706 	br	4000598 <delay_wait+0x98>
                case(DELAY_MODE_1MS):
                    this_delay = ALARM_1MS_CONTEXT.alarm_count;
 400057c:	d0a30017 	ldw	r2,-29696(gp)
 4000580:	e0bfff15 	stw	r2,-4(fp)
                    break;
 4000584:	00000406 	br	4000598 <delay_wait+0x98>
                default:
                    alt_printf("Error: invalid delay mode detected...\n");
 4000588:	01010034 	movhi	r4,1024
 400058c:	21144604 	addi	r4,r4,20760
 4000590:	4000b4c0 	call	4000b4c <alt_printf>
                    error_loop();
 4000594:	40006a80 	call	40006a8 <error_loop>
            }
        } while(LAST_DELAY == this_delay);
 4000598:	d0e30117 	ldw	r3,-29692(gp)
 400059c:	e0bfff17 	ldw	r2,-4(fp)
 40005a0:	18bfe026 	beq	r3,r2,4000524 <__alt_data_end+0xfabf8524>

        LAST_DELAY = this_delay;
 40005a4:	e0bfff17 	ldw	r2,-4(fp)
 40005a8:	d0a30115 	stw	r2,-29692(gp)
    }

}
 40005ac:	0001883a 	nop
 40005b0:	e037883a 	mov	sp,fp
 40005b4:	dfc00117 	ldw	ra,4(sp)
 40005b8:	df000017 	ldw	fp,0(sp)
 40005bc:	dec00204 	addi	sp,sp,8
 40005c0:	f800283a 	ret

040005c4 <set_delay_mode_250ms>:

// these are convenience routines for setting the delay modes
void set_delay_mode_250ms(void)
{
 40005c4:	deffff04 	addi	sp,sp,-4
 40005c8:	df000015 	stw	fp,0(sp)
 40005cc:	d839883a 	mov	fp,sp
   DELAY_MODE = DELAY_MODE_250MS;
 40005d0:	00800104 	movi	r2,4
 40005d4:	d0a00005 	stb	r2,-32768(gp)
   LAST_DELAY = ALARM_250MS_CONTEXT.alarm_count;
 40005d8:	d0a2fa17 	ldw	r2,-29720(gp)
 40005dc:	d0a30115 	stw	r2,-29692(gp)
}
 40005e0:	0001883a 	nop
 40005e4:	e037883a 	mov	sp,fp
 40005e8:	df000017 	ldw	fp,0(sp)
 40005ec:	dec00104 	addi	sp,sp,4
 40005f0:	f800283a 	ret

040005f4 <set_delay_mode_100ms>:

void set_delay_mode_100ms(void)
{
 40005f4:	deffff04 	addi	sp,sp,-4
 40005f8:	df000015 	stw	fp,0(sp)
 40005fc:	d839883a 	mov	fp,sp
   DELAY_MODE = DELAY_MODE_100MS;
 4000600:	008000c4 	movi	r2,3
 4000604:	d0a00005 	stb	r2,-32768(gp)
   LAST_DELAY = ALARM_100MS_CONTEXT.alarm_count;
 4000608:	d0a2fc17 	ldw	r2,-29712(gp)
 400060c:	d0a30115 	stw	r2,-29692(gp)
}
 4000610:	0001883a 	nop
 4000614:	e037883a 	mov	sp,fp
 4000618:	df000017 	ldw	fp,0(sp)
 400061c:	dec00104 	addi	sp,sp,4
 4000620:	f800283a 	ret

04000624 <set_delay_mode_10ms>:

void set_delay_mode_10ms(void)
{
 4000624:	deffff04 	addi	sp,sp,-4
 4000628:	df000015 	stw	fp,0(sp)
 400062c:	d839883a 	mov	fp,sp
   DELAY_MODE = DELAY_MODE_10MS;
 4000630:	00800084 	movi	r2,2
 4000634:	d0a00005 	stb	r2,-32768(gp)
   LAST_DELAY = ALARM_10MS_CONTEXT.alarm_count;
 4000638:	d0a2fe17 	ldw	r2,-29704(gp)
 400063c:	d0a30115 	stw	r2,-29692(gp)
}
 4000640:	0001883a 	nop
 4000644:	e037883a 	mov	sp,fp
 4000648:	df000017 	ldw	fp,0(sp)
 400064c:	dec00104 	addi	sp,sp,4
 4000650:	f800283a 	ret

04000654 <set_delay_mode_1ms>:

void set_delay_mode_1ms(void)
{
 4000654:	deffff04 	addi	sp,sp,-4
 4000658:	df000015 	stw	fp,0(sp)
 400065c:	d839883a 	mov	fp,sp
   DELAY_MODE = DELAY_MODE_1MS;
 4000660:	00800044 	movi	r2,1
 4000664:	d0a00005 	stb	r2,-32768(gp)
   LAST_DELAY = ALARM_1MS_CONTEXT.alarm_count;
 4000668:	d0a30017 	ldw	r2,-29696(gp)
 400066c:	d0a30115 	stw	r2,-29692(gp)
}
 4000670:	0001883a 	nop
 4000674:	e037883a 	mov	sp,fp
 4000678:	df000017 	ldw	fp,0(sp)
 400067c:	dec00104 	addi	sp,sp,4
 4000680:	f800283a 	ret

04000684 <set_delay_mode_none>:

void set_delay_mode_none(void)
{
 4000684:	deffff04 	addi	sp,sp,-4
 4000688:	df000015 	stw	fp,0(sp)
 400068c:	d839883a 	mov	fp,sp
   DELAY_MODE = DELAY_MODE_NONE;
 4000690:	d0200005 	stb	zero,-32768(gp)
}
 4000694:	0001883a 	nop
 4000698:	e037883a 	mov	sp,fp
 400069c:	df000017 	ldw	fp,0(sp)
 40006a0:	dec00104 	addi	sp,sp,4
 40006a4:	f800283a 	ret

040006a8 <error_loop>:

#include "../inc/main_includes.h"

// any non-recoverable errors that are detected in the application can jump to here
void error_loop(void)
{
 40006a8:	defffe04 	addi	sp,sp,-8
 40006ac:	dfc00115 	stw	ra,4(sp)
 40006b0:	df000015 	stw	fp,0(sp)
 40006b4:	d839883a 	mov	fp,sp
    // indicate that we got into the error loop
    alt_printf("\nError loop entered...\n");
 40006b8:	01010034 	movhi	r4,1024
 40006bc:	21145004 	addi	r4,r4,20800
 40006c0:	4000b4c0 	call	4000b4c <alt_printf>
    alt_printf("\nApplication halted...\n");
 40006c4:	01010034 	movhi	r4,1024
 40006c8:	21145604 	addi	r4,r4,20824
 40006cc:	4000b4c0 	call	4000b4c <alt_printf>

    // infinite loop
    while(1);
 40006d0:	003fff06 	br	40006d0 <__alt_data_end+0xfabf86d0>

040006d4 <print_binary_count_stdio>:
volatile int PRINT_STDIO_WRAP_COUNT = 0;
volatile int PRINT_STDIO_MASK = 0;

// this routine is called by the main() loop
void print_binary_count_stdio(alt_u16 binary_count)
{
 40006d4:	defffd04 	addi	sp,sp,-12
 40006d8:	dfc00215 	stw	ra,8(sp)
 40006dc:	df000115 	stw	fp,4(sp)
 40006e0:	df000104 	addi	fp,sp,4
 40006e4:	2005883a 	mov	r2,r4
 40006e8:	e0bfff0d 	sth	r2,-4(fp)
    // print if we aren't masked off
    if(!PRINT_STDIO_MASK)
 40006ec:	d0a30317 	ldw	r2,-29684(gp)
 40006f0:	10000f1e 	bne	r2,zero,4000730 <print_binary_count_stdio+0x5c>
    {
        // print the binary count
        alt_printf("0x%x ", binary_count);
 40006f4:	e0bfff0b 	ldhu	r2,-4(fp)
 40006f8:	100b883a 	mov	r5,r2
 40006fc:	01010034 	movhi	r4,1024
 4000700:	21145c04 	addi	r4,r4,20848
 4000704:	4000b4c0 	call	4000b4c <alt_printf>

        // print a new line character after every 16 prints
        PRINT_STDIO_WRAP_COUNT++;
 4000708:	d0a30217 	ldw	r2,-29688(gp)
 400070c:	10800044 	addi	r2,r2,1
 4000710:	d0a30215 	stw	r2,-29688(gp)
        if(PRINT_STDIO_WRAP_COUNT >= 16)
 4000714:	d0a30217 	ldw	r2,-29688(gp)
 4000718:	10800410 	cmplti	r2,r2,16
 400071c:	1000041e 	bne	r2,zero,4000730 <print_binary_count_stdio+0x5c>
        {
            alt_printf("\n");
 4000720:	01010034 	movhi	r4,1024
 4000724:	21145e04 	addi	r4,r4,20856
 4000728:	4000b4c0 	call	4000b4c <alt_printf>
            PRINT_STDIO_WRAP_COUNT = 0;
 400072c:	d0230215 	stw	zero,-29688(gp)
        }
    }
}
 4000730:	0001883a 	nop
 4000734:	e037883a 	mov	sp,fp
 4000738:	dfc00117 	ldw	ra,4(sp)
 400073c:	df000017 	ldw	fp,0(sp)
 4000740:	dec00204 	addi	sp,sp,8
 4000744:	f800283a 	ret

04000748 <update_led>:

volatile alt_u8  LED_MASK = 0;

// convenience routine for updating the bank of leds
void update_led(alt_u8 display_value)
{
 4000748:	defffe04 	addi	sp,sp,-8
 400074c:	df000115 	stw	fp,4(sp)
 4000750:	df000104 	addi	fp,sp,4
 4000754:	2005883a 	mov	r2,r4
 4000758:	e0bfff05 	stb	r2,-4(fp)
            LED_STATE = display_value & 0xFF;
 400075c:	e0bfff03 	ldbu	r2,-4(fp)
 4000760:	d0a30405 	stb	r2,-29680(gp)
            LED_STATE &= ~LED_MASK;
 4000764:	d0a30443 	ldbu	r2,-29679(gp)
 4000768:	10803fcc 	andi	r2,r2,255
 400076c:	0084303a 	nor	r2,zero,r2
 4000770:	1007883a 	mov	r3,r2
 4000774:	d0a30403 	ldbu	r2,-29680(gp)
 4000778:	1884703a 	and	r2,r3,r2
 400077c:	d0a30405 	stb	r2,-29680(gp)
            IOWR_ALTERA_AVALON_PIO_DATA(LED_PIO_BASE, LED_STATE);
 4000780:	d0a30403 	ldbu	r2,-29680(gp)
 4000784:	10c03fcc 	andi	r3,r2,255
 4000788:	00820034 	movhi	r2,2048
 400078c:	10800804 	addi	r2,r2,32
 4000790:	10c00035 	stwio	r3,0(r2)
}
 4000794:	0001883a 	nop
 4000798:	e037883a 	mov	sp,fp
 400079c:	df000017 	ldw	fp,0(sp)
 40007a0:	dec00104 	addi	sp,sp,4
 40007a4:	f800283a 	ret

040007a8 <__divsi3>:
 40007a8:	20001b16 	blt	r4,zero,4000818 <__divsi3+0x70>
 40007ac:	000f883a 	mov	r7,zero
 40007b0:	28001616 	blt	r5,zero,400080c <__divsi3+0x64>
 40007b4:	200d883a 	mov	r6,r4
 40007b8:	29001a2e 	bgeu	r5,r4,4000824 <__divsi3+0x7c>
 40007bc:	00800804 	movi	r2,32
 40007c0:	00c00044 	movi	r3,1
 40007c4:	00000106 	br	40007cc <__divsi3+0x24>
 40007c8:	10000d26 	beq	r2,zero,4000800 <__divsi3+0x58>
 40007cc:	294b883a 	add	r5,r5,r5
 40007d0:	10bfffc4 	addi	r2,r2,-1
 40007d4:	18c7883a 	add	r3,r3,r3
 40007d8:	293ffb36 	bltu	r5,r4,40007c8 <__alt_data_end+0xfabf87c8>
 40007dc:	0005883a 	mov	r2,zero
 40007e0:	18000726 	beq	r3,zero,4000800 <__divsi3+0x58>
 40007e4:	0005883a 	mov	r2,zero
 40007e8:	31400236 	bltu	r6,r5,40007f4 <__divsi3+0x4c>
 40007ec:	314dc83a 	sub	r6,r6,r5
 40007f0:	10c4b03a 	or	r2,r2,r3
 40007f4:	1806d07a 	srli	r3,r3,1
 40007f8:	280ad07a 	srli	r5,r5,1
 40007fc:	183ffa1e 	bne	r3,zero,40007e8 <__alt_data_end+0xfabf87e8>
 4000800:	38000126 	beq	r7,zero,4000808 <__divsi3+0x60>
 4000804:	0085c83a 	sub	r2,zero,r2
 4000808:	f800283a 	ret
 400080c:	014bc83a 	sub	r5,zero,r5
 4000810:	39c0005c 	xori	r7,r7,1
 4000814:	003fe706 	br	40007b4 <__alt_data_end+0xfabf87b4>
 4000818:	0109c83a 	sub	r4,zero,r4
 400081c:	01c00044 	movi	r7,1
 4000820:	003fe306 	br	40007b0 <__alt_data_end+0xfabf87b0>
 4000824:	00c00044 	movi	r3,1
 4000828:	003fee06 	br	40007e4 <__alt_data_end+0xfabf87e4>

0400082c <__modsi3>:
 400082c:	20001716 	blt	r4,zero,400088c <__modsi3+0x60>
 4000830:	000f883a 	mov	r7,zero
 4000834:	2005883a 	mov	r2,r4
 4000838:	28001216 	blt	r5,zero,4000884 <__modsi3+0x58>
 400083c:	2900162e 	bgeu	r5,r4,4000898 <__modsi3+0x6c>
 4000840:	01800804 	movi	r6,32
 4000844:	00c00044 	movi	r3,1
 4000848:	00000106 	br	4000850 <__modsi3+0x24>
 400084c:	30000a26 	beq	r6,zero,4000878 <__modsi3+0x4c>
 4000850:	294b883a 	add	r5,r5,r5
 4000854:	31bfffc4 	addi	r6,r6,-1
 4000858:	18c7883a 	add	r3,r3,r3
 400085c:	293ffb36 	bltu	r5,r4,400084c <__alt_data_end+0xfabf884c>
 4000860:	18000526 	beq	r3,zero,4000878 <__modsi3+0x4c>
 4000864:	1806d07a 	srli	r3,r3,1
 4000868:	11400136 	bltu	r2,r5,4000870 <__modsi3+0x44>
 400086c:	1145c83a 	sub	r2,r2,r5
 4000870:	280ad07a 	srli	r5,r5,1
 4000874:	183ffb1e 	bne	r3,zero,4000864 <__alt_data_end+0xfabf8864>
 4000878:	38000126 	beq	r7,zero,4000880 <__modsi3+0x54>
 400087c:	0085c83a 	sub	r2,zero,r2
 4000880:	f800283a 	ret
 4000884:	014bc83a 	sub	r5,zero,r5
 4000888:	003fec06 	br	400083c <__alt_data_end+0xfabf883c>
 400088c:	0109c83a 	sub	r4,zero,r4
 4000890:	01c00044 	movi	r7,1
 4000894:	003fe706 	br	4000834 <__alt_data_end+0xfabf8834>
 4000898:	00c00044 	movi	r3,1
 400089c:	003ff106 	br	4000864 <__alt_data_end+0xfabf8864>

040008a0 <__udivsi3>:
 40008a0:	200d883a 	mov	r6,r4
 40008a4:	2900152e 	bgeu	r5,r4,40008fc <__udivsi3+0x5c>
 40008a8:	28001416 	blt	r5,zero,40008fc <__udivsi3+0x5c>
 40008ac:	00800804 	movi	r2,32
 40008b0:	00c00044 	movi	r3,1
 40008b4:	00000206 	br	40008c0 <__udivsi3+0x20>
 40008b8:	10000e26 	beq	r2,zero,40008f4 <__udivsi3+0x54>
 40008bc:	28000516 	blt	r5,zero,40008d4 <__udivsi3+0x34>
 40008c0:	294b883a 	add	r5,r5,r5
 40008c4:	10bfffc4 	addi	r2,r2,-1
 40008c8:	18c7883a 	add	r3,r3,r3
 40008cc:	293ffa36 	bltu	r5,r4,40008b8 <__alt_data_end+0xfabf88b8>
 40008d0:	18000826 	beq	r3,zero,40008f4 <__udivsi3+0x54>
 40008d4:	0005883a 	mov	r2,zero
 40008d8:	31400236 	bltu	r6,r5,40008e4 <__udivsi3+0x44>
 40008dc:	314dc83a 	sub	r6,r6,r5
 40008e0:	10c4b03a 	or	r2,r2,r3
 40008e4:	1806d07a 	srli	r3,r3,1
 40008e8:	280ad07a 	srli	r5,r5,1
 40008ec:	183ffa1e 	bne	r3,zero,40008d8 <__alt_data_end+0xfabf88d8>
 40008f0:	f800283a 	ret
 40008f4:	0005883a 	mov	r2,zero
 40008f8:	f800283a 	ret
 40008fc:	00c00044 	movi	r3,1
 4000900:	003ff406 	br	40008d4 <__alt_data_end+0xfabf88d4>

04000904 <__umodsi3>:
 4000904:	2005883a 	mov	r2,r4
 4000908:	2900122e 	bgeu	r5,r4,4000954 <__umodsi3+0x50>
 400090c:	28001116 	blt	r5,zero,4000954 <__umodsi3+0x50>
 4000910:	01800804 	movi	r6,32
 4000914:	00c00044 	movi	r3,1
 4000918:	00000206 	br	4000924 <__umodsi3+0x20>
 400091c:	30000c26 	beq	r6,zero,4000950 <__umodsi3+0x4c>
 4000920:	28000516 	blt	r5,zero,4000938 <__umodsi3+0x34>
 4000924:	294b883a 	add	r5,r5,r5
 4000928:	31bfffc4 	addi	r6,r6,-1
 400092c:	18c7883a 	add	r3,r3,r3
 4000930:	293ffa36 	bltu	r5,r4,400091c <__alt_data_end+0xfabf891c>
 4000934:	18000626 	beq	r3,zero,4000950 <__umodsi3+0x4c>
 4000938:	1806d07a 	srli	r3,r3,1
 400093c:	11400136 	bltu	r2,r5,4000944 <__umodsi3+0x40>
 4000940:	1145c83a 	sub	r2,r2,r5
 4000944:	280ad07a 	srli	r5,r5,1
 4000948:	183ffb1e 	bne	r3,zero,4000938 <__alt_data_end+0xfabf8938>
 400094c:	f800283a 	ret
 4000950:	f800283a 	ret
 4000954:	00c00044 	movi	r3,1
 4000958:	003ff706 	br	4000938 <__alt_data_end+0xfabf8938>

0400095c <alt_alarm_start>:
                     void* context)
{
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  
  if (alt_ticks_per_second ())
 400095c:	d0a30917 	ldw	r2,-29660(gp)
 4000960:	10001a26 	beq	r2,zero,40009cc <alt_alarm_start+0x70>
  {
    if (alarm)
 4000964:	20001b26 	beq	r4,zero,40009d4 <alt_alarm_start+0x78>
    {
      alarm->callback = callback;
 4000968:	21800315 	stw	r6,12(r4)
      alarm->context  = context;
 400096c:	21c00515 	stw	r7,20(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4000970:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4000974:	00bfff84 	movi	r2,-2
 4000978:	1884703a 	and	r2,r3,r2
 400097c:	1001703a 	wrctl	status,r2
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4000980:	d0a30817 	ldw	r2,-29664(gp)
 
      irq_context = alt_irq_disable_all ();
      
      current_nticks = alt_nticks();
      
      alarm->time = nticks + current_nticks + 1; 
 4000984:	11800044 	addi	r6,r2,1
 4000988:	314b883a 	add	r5,r6,r5
 400098c:	21400215 	stw	r5,8(r4)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 4000990:	28800b36 	bltu	r5,r2,40009c0 <alt_alarm_start+0x64>
      {
        alarm->rollover = 1;
      }
      else
      {
        alarm->rollover = 0;
 4000994:	20000405 	stb	zero,16(r4)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4000998:	d0a00104 	addi	r2,gp,-32764
 400099c:	20800115 	stw	r2,4(r4)
  entry->next     = list->next;
 40009a0:	d0a00117 	ldw	r2,-32764(gp)
 40009a4:	20800015 	stw	r2,0(r4)

  list->next->previous = entry;
 40009a8:	d0a00117 	ldw	r2,-32764(gp)
  list->next           = entry;
 40009ac:	d1200115 	stw	r4,-32764(gp)
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;

  list->next->previous = entry;
 40009b0:	11000115 	stw	r4,4(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40009b4:	1801703a 	wrctl	status,r3
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
      alt_irq_enable_all (irq_context);

      return 0;
 40009b8:	0005883a 	mov	r2,zero
 40009bc:	f800283a 	ret
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
      {
        alarm->rollover = 1;
 40009c0:	00800044 	movi	r2,1
 40009c4:	20800405 	stb	r2,16(r4)
 40009c8:	003ff306 	br	4000998 <__alt_data_end+0xfabf8998>
      return -EINVAL;
    }
  }
  else
  {
    return -ENOTSUP;
 40009cc:	00bfde84 	movi	r2,-134
 40009d0:	f800283a 	ret

      return 0;
    }
    else
    {
      return -EINVAL;
 40009d4:	00bffa84 	movi	r2,-22
  }
  else
  {
    return -ENOTSUP;
  }
}
 40009d8:	f800283a 	ret

040009dc <alt_getchar>:
    if (ALT_DRIVER_READ(ALT_STDIN_DEV, &c, 1, alt_fd_list[STDIN_FILENO].fd_flags) <= 0) {
        return -1;
    }
    return c;
#else
    return getchar();
 40009dc:	d0a01117 	ldw	r2,-32700(gp)
 40009e0:	11000117 	ldw	r4,4(r2)
 40009e4:	40025181 	jmpi	4002518 <getc>

040009e8 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 40009e8:	deffff04 	addi	sp,sp,-4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
 40009ec:	01810034 	movhi	r6,1024
 40009f0:	01c10034 	movhi	r7,1024
 40009f4:	dfc00015 	stw	ra,0(sp)
 40009f8:	31947704 	addi	r6,r6,20956
 40009fc:	39d75b04 	addi	r7,r7,23916
 4000a00:	31c01026 	beq	r6,r7,4000a44 <alt_load+0x5c>
  {
    while( to != end )
 4000a04:	00810034 	movhi	r2,1024
 4000a08:	10975b04 	addi	r2,r2,23916
 4000a0c:	30800d26 	beq	r6,r2,4000a44 <alt_load+0x5c>
 4000a10:	30c00104 	addi	r3,r6,4
 4000a14:	10c7c83a 	sub	r3,r2,r3
 4000a18:	1806d0ba 	srli	r3,r3,2
 4000a1c:	0005883a 	mov	r2,zero
 4000a20:	18c00044 	addi	r3,r3,1
 4000a24:	18c7883a 	add	r3,r3,r3
 4000a28:	18c7883a 	add	r3,r3,r3
    {
      *to++ = *from++;
 4000a2c:	11c9883a 	add	r4,r2,r7
 4000a30:	21400017 	ldw	r5,0(r4)
 4000a34:	1189883a 	add	r4,r2,r6
 4000a38:	10800104 	addi	r2,r2,4
 4000a3c:	21400015 	stw	r5,0(r4)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 4000a40:	10fffa1e 	bne	r2,r3,4000a2c <__alt_data_end+0xfabf8a2c>

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
 4000a44:	01825034 	movhi	r6,2368
 4000a48:	01c10034 	movhi	r7,1024
 4000a4c:	31900804 	addi	r6,r6,16416
 4000a50:	39c00004 	addi	r7,r7,0
 4000a54:	31c01026 	beq	r6,r7,4000a98 <alt_load+0xb0>
  {
    while( to != end )
 4000a58:	00825034 	movhi	r2,2368
 4000a5c:	10906304 	addi	r2,r2,16780
 4000a60:	30800d26 	beq	r6,r2,4000a98 <alt_load+0xb0>
 4000a64:	30c00104 	addi	r3,r6,4
 4000a68:	10c7c83a 	sub	r3,r2,r3
 4000a6c:	1806d0ba 	srli	r3,r3,2
 4000a70:	0005883a 	mov	r2,zero
 4000a74:	18c00044 	addi	r3,r3,1
 4000a78:	18c7883a 	add	r3,r3,r3
 4000a7c:	18c7883a 	add	r3,r3,r3
    {
      *to++ = *from++;
 4000a80:	11c9883a 	add	r4,r2,r7
 4000a84:	21400017 	ldw	r5,0(r4)
 4000a88:	1189883a 	add	r4,r2,r6
 4000a8c:	10800104 	addi	r2,r2,4
 4000a90:	21400015 	stw	r5,0(r4)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 4000a94:	18bffa1e 	bne	r3,r2,4000a80 <__alt_data_end+0xfabf8a80>

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
 4000a98:	01810034 	movhi	r6,1024
 4000a9c:	01c10034 	movhi	r7,1024
 4000aa0:	3193c804 	addi	r6,r6,20256
 4000aa4:	39d3c804 	addi	r7,r7,20256
 4000aa8:	31c01026 	beq	r6,r7,4000aec <alt_load+0x104>
  {
    while( to != end )
 4000aac:	00810034 	movhi	r2,1024
 4000ab0:	10947704 	addi	r2,r2,20956
 4000ab4:	30800d26 	beq	r6,r2,4000aec <alt_load+0x104>
 4000ab8:	30c00104 	addi	r3,r6,4
 4000abc:	10c7c83a 	sub	r3,r2,r3
 4000ac0:	1806d0ba 	srli	r3,r3,2
 4000ac4:	0005883a 	mov	r2,zero
 4000ac8:	18c00044 	addi	r3,r3,1
 4000acc:	18c7883a 	add	r3,r3,r3
 4000ad0:	18c7883a 	add	r3,r3,r3
    {
      *to++ = *from++;
 4000ad4:	11c9883a 	add	r4,r2,r7
 4000ad8:	21400017 	ldw	r5,0(r4)
 4000adc:	1189883a 	add	r4,r2,r6
 4000ae0:	10800104 	addi	r2,r2,4
 4000ae4:	21400015 	stw	r5,0(r4)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 4000ae8:	10fffa1e 	bne	r2,r3,4000ad4 <__alt_data_end+0xfabf8ad4>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 4000aec:	4001dbc0 	call	4001dbc <alt_dcache_flush_all>
  alt_icache_flush_all();
}
 4000af0:	dfc00017 	ldw	ra,0(sp)
 4000af4:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
 4000af8:	4001f241 	jmpi	4001f24 <alt_icache_flush_all>

04000afc <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 4000afc:	defffe04 	addi	sp,sp,-8
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 4000b00:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 4000b04:	dfc00115 	stw	ra,4(sp)
 4000b08:	dc000015 	stw	r16,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 4000b0c:	4000dfc0 	call	4000dfc <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 4000b10:	4000e1c0 	call	4000e1c <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 4000b14:	01810034 	movhi	r6,1024
 4000b18:	31945f04 	addi	r6,r6,20860
 4000b1c:	300b883a 	mov	r5,r6
 4000b20:	3009883a 	mov	r4,r6
 4000b24:	40020980 	call	4002098 <alt_io_redirect>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 4000b28:	d1a30517 	ldw	r6,-29676(gp)
 4000b2c:	d1630617 	ldw	r5,-29672(gp)
 4000b30:	d1230717 	ldw	r4,-29668(gp)
 4000b34:	40001b80 	call	40001b8 <main>
  close(STDOUT_FILENO);
 4000b38:	01000044 	movi	r4,1
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 4000b3c:	1021883a 	mov	r16,r2
  close(STDOUT_FILENO);
 4000b40:	4001cc00 	call	4001cc0 <close>
  exit (result);
 4000b44:	8009883a 	mov	r4,r16
 4000b48:	40024700 	call	4002470 <exit>

04000b4c <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
 4000b4c:	defff304 	addi	sp,sp,-52
 4000b50:	dc000015 	stw	r16,0(sp)
 4000b54:	2021883a 	mov	r16,r4
 4000b58:	dfc00915 	stw	ra,36(sp)
 4000b5c:	df000815 	stw	fp,32(sp)
 4000b60:	ddc00715 	stw	r23,28(sp)
 4000b64:	dd800615 	stw	r22,24(sp)
 4000b68:	dd400515 	stw	r21,20(sp)
 4000b6c:	dd000415 	stw	r20,16(sp)
 4000b70:	dcc00315 	stw	r19,12(sp)
 4000b74:	dc800215 	stw	r18,8(sp)
 4000b78:	dc400115 	stw	r17,4(sp)
 4000b7c:	d9400a15 	stw	r5,40(sp)
 4000b80:	d9800b15 	stw	r6,44(sp)
 4000b84:	d9c00c15 	stw	r7,48(sp)
    w = fmt;
    while ((c = *w++) != 0)
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
 4000b88:	04400944 	movi	r17,37
 */
void 
alt_printf(const char* fmt, ... )
{
	va_list args;
	va_start(args, fmt);
 4000b8c:	dcc00a04 	addi	r19,sp,40
                if (c == '%')
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
 4000b90:	054018c4 	movi	r21,99
                {
                    int v = va_arg(args, int);
                    alt_putchar(v);
                }
                else if (c == 'x')
 4000b94:	05801e04 	movi	r22,120
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
 4000b98:	048003c4 	movi	r18,15
                        if (digit <= 9)
 4000b9c:	05000244 	movi	r20,9
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
 4000ba0:	81000007 	ldb	r4,0(r16)
 4000ba4:	20000526 	beq	r4,zero,4000bbc <alt_printf+0x70>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
 4000ba8:	24401026 	beq	r4,r17,4000bec <alt_printf+0xa0>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
 4000bac:	84000044 	addi	r16,r16,1
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
        {
            alt_putchar(c);
 4000bb0:	4000cc80 	call	4000cc8 <alt_putchar>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
 4000bb4:	81000007 	ldb	r4,0(r16)
 4000bb8:	203ffb1e 	bne	r4,zero,4000ba8 <__alt_data_end+0xfabf8ba8>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
 4000bbc:	dfc00917 	ldw	ra,36(sp)
 4000bc0:	df000817 	ldw	fp,32(sp)
 4000bc4:	ddc00717 	ldw	r23,28(sp)
 4000bc8:	dd800617 	ldw	r22,24(sp)
 4000bcc:	dd400517 	ldw	r21,20(sp)
 4000bd0:	dd000417 	ldw	r20,16(sp)
 4000bd4:	dcc00317 	ldw	r19,12(sp)
 4000bd8:	dc800217 	ldw	r18,8(sp)
 4000bdc:	dc400117 	ldw	r17,4(sp)
 4000be0:	dc000017 	ldw	r16,0(sp)
 4000be4:	dec00d04 	addi	sp,sp,52
 4000be8:	f800283a 	ret
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
 4000bec:	80800047 	ldb	r2,1(r16)
 4000bf0:	84000084 	addi	r16,r16,2
 4000bf4:	103ff126 	beq	r2,zero,4000bbc <__alt_data_end+0xfabf8bbc>
            {
                if (c == '%')
 4000bf8:	14402926 	beq	r2,r17,4000ca0 <alt_printf+0x154>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
 4000bfc:	15402b26 	beq	r2,r21,4000cac <alt_printf+0x160>
                {
                    int v = va_arg(args, int);
                    alt_putchar(v);
                }
                else if (c == 'x')
 4000c00:	15800b26 	beq	r2,r22,4000c30 <alt_printf+0xe4>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
 4000c04:	00c01cc4 	movi	r3,115
 4000c08:	10ffe51e 	bne	r2,r3,4000ba0 <__alt_data_end+0xfabf8ba0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
 4000c0c:	9f000017 	ldw	fp,0(r19)
 4000c10:	9cc00104 	addi	r19,r19,4

                    while(*s)
 4000c14:	e1000007 	ldb	r4,0(fp)
 4000c18:	203fe126 	beq	r4,zero,4000ba0 <__alt_data_end+0xfabf8ba0>
                      alt_putchar(*s++);
 4000c1c:	e7000044 	addi	fp,fp,1
 4000c20:	4000cc80 	call	4000cc8 <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
 4000c24:	e1000007 	ldb	r4,0(fp)
 4000c28:	203ffc1e 	bne	r4,zero,4000c1c <__alt_data_end+0xfabf8c1c>
 4000c2c:	003fdc06 	br	4000ba0 <__alt_data_end+0xfabf8ba0>
                    alt_putchar(v);
                }
                else if (c == 'x')
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
 4000c30:	9dc00017 	ldw	r23,0(r19)
 4000c34:	9cc00104 	addi	r19,r19,4
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
 4000c38:	b8002026 	beq	r23,zero,4000cbc <alt_printf+0x170>
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
 4000c3c:	b8bc002c 	andhi	r2,r23,61440
 4000c40:	07000704 	movi	fp,28
 4000c44:	1000101e 	bne	r2,zero,4000c88 <alt_printf+0x13c>
                        digit_shift -= 4;
 4000c48:	e73fff04 	addi	fp,fp,-4
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
 4000c4c:	9704983a 	sll	r2,r18,fp
 4000c50:	15c4703a 	and	r2,r2,r23
 4000c54:	103ffc26 	beq	r2,zero,4000c48 <__alt_data_end+0xfabf8c48>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
 4000c58:	e03fd116 	blt	fp,zero,4000ba0 <__alt_data_end+0xfabf8ba0>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
 4000c5c:	9708983a 	sll	r4,r18,fp
 4000c60:	25c8703a 	and	r4,r4,r23
 4000c64:	2708d83a 	srl	r4,r4,fp
                        if (digit <= 9)
 4000c68:	a1000b36 	bltu	r20,r4,4000c98 <alt_printf+0x14c>
                            c = '0' + digit;
 4000c6c:	21000c04 	addi	r4,r4,48
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
 4000c70:	21003fcc 	andi	r4,r4,255
 4000c74:	2100201c 	xori	r4,r4,128
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
 4000c78:	e73fff04 	addi	fp,fp,-4
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
                        if (digit <= 9)
                            c = '0' + digit;
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
 4000c7c:	213fe004 	addi	r4,r4,-128
 4000c80:	4000cc80 	call	4000cc8 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
 4000c84:	e03fc616 	blt	fp,zero,4000ba0 <__alt_data_end+0xfabf8ba0>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
 4000c88:	9708983a 	sll	r4,r18,fp
 4000c8c:	25c8703a 	and	r4,r4,r23
 4000c90:	2708d83a 	srl	r4,r4,fp
                        if (digit <= 9)
 4000c94:	a13ff52e 	bgeu	r20,r4,4000c6c <__alt_data_end+0xfabf8c6c>
                            c = '0' + digit;
                        else
                            c = 'a' + digit - 10;
 4000c98:	210015c4 	addi	r4,r4,87
 4000c9c:	003ff406 	br	4000c70 <__alt_data_end+0xfabf8c70>
            if ((c = *w++) != 0)
            {
                if (c == '%')
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
 4000ca0:	8809883a 	mov	r4,r17
 4000ca4:	4000cc80 	call	4000cc8 <alt_putchar>
 4000ca8:	003fbd06 	br	4000ba0 <__alt_data_end+0xfabf8ba0>
                } 
                else if (c == 'c')
                {
                    int v = va_arg(args, int);
                    alt_putchar(v);
 4000cac:	99000017 	ldw	r4,0(r19)
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
                {
                    int v = va_arg(args, int);
 4000cb0:	9cc00104 	addi	r19,r19,4
                    alt_putchar(v);
 4000cb4:	4000cc80 	call	4000cc8 <alt_putchar>
 4000cb8:	003fb906 	br	4000ba0 <__alt_data_end+0xfabf8ba0>
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
                    {
                        alt_putchar('0');
 4000cbc:	01000c04 	movi	r4,48
 4000cc0:	4000cc80 	call	4000cc8 <alt_putchar>
                        continue;
 4000cc4:	003fb606 	br	4000ba0 <__alt_data_end+0xfabf8ba0>

04000cc8 <alt_putchar>:
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
 4000cc8:	d0a01117 	ldw	r2,-32700(gp)
 4000ccc:	11400217 	ldw	r5,8(r2)
 4000cd0:	40028041 	jmpi	4002804 <putc>

04000cd4 <alt_alarm_stop>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4000cd4:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4000cd8:	00bfff84 	movi	r2,-2
 4000cdc:	1884703a 	and	r2,r3,r2
 4000ce0:	1001703a 	wrctl	status,r2
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 4000ce4:	21400117 	ldw	r5,4(r4)
 4000ce8:	20800017 	ldw	r2,0(r4)
 4000cec:	11400115 	stw	r5,4(r2)
  entry->previous->next = entry->next;
 4000cf0:	21400117 	ldw	r5,4(r4)
 4000cf4:	28800015 	stw	r2,0(r5)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 4000cf8:	21000115 	stw	r4,4(r4)
  entry->next     = entry;
 4000cfc:	21000015 	stw	r4,0(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4000d00:	1801703a 	wrctl	status,r3
 4000d04:	f800283a 	ret

04000d08 <alt_tick>:

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 4000d08:	d0a30817 	ldw	r2,-29664(gp)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 4000d0c:	defffa04 	addi	sp,sp,-24
 4000d10:	dc000015 	stw	r16,0(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 4000d14:	d4200117 	ldw	r16,-32764(gp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 4000d18:	10800044 	addi	r2,r2,1
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 4000d1c:	dc800215 	stw	r18,8(sp)
 4000d20:	dfc00515 	stw	ra,20(sp)
 4000d24:	dd000415 	stw	r20,16(sp)
 4000d28:	dcc00315 	stw	r19,12(sp)
 4000d2c:	dc400115 	stw	r17,4(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 4000d30:	d4a00104 	addi	r18,gp,-32764

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 4000d34:	d0a30815 	stw	r2,-29664(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4000d38:	84801126 	beq	r16,r18,4000d80 <alt_tick+0x78>
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
        {
          alarm->rollover = 1;
 4000d3c:	04c00044 	movi	r19,1
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4000d40:	053fff84 	movi	r20,-2
 4000d44:	00000606 	br	4000d60 <alt_tick+0x58>
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    {
      alarm->rollover = 0;
 4000d48:	80000405 	stb	zero,16(r16)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 4000d4c:	d0e30817 	ldw	r3,-29664(gp)
 4000d50:	80800217 	ldw	r2,8(r16)
 4000d54:	1880122e 	bgeu	r3,r2,4000da0 <alt_tick+0x98>
 4000d58:	8821883a 	mov	r16,r17

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4000d5c:	8c800826 	beq	r17,r18,4000d80 <alt_tick+0x78>
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 4000d60:	80800403 	ldbu	r2,16(r16)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  {
    next = (alt_alarm*) alarm->llist.next;
 4000d64:	84400017 	ldw	r17,0(r16)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 4000d68:	103ff826 	beq	r2,zero,4000d4c <__alt_data_end+0xfabf8d4c>
 4000d6c:	d0a30817 	ldw	r2,-29664(gp)
 4000d70:	103ff526 	beq	r2,zero,4000d48 <__alt_data_end+0xfabf8d48>
    {
      alarm->rollover = 0;
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 4000d74:	d0a30817 	ldw	r2,-29664(gp)
 4000d78:	8821883a 	mov	r16,r17

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4000d7c:	8cbff81e 	bne	r17,r18,4000d60 <__alt_data_end+0xfabf8d60>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
 4000d80:	dfc00517 	ldw	ra,20(sp)
 4000d84:	dd000417 	ldw	r20,16(sp)
 4000d88:	dcc00317 	ldw	r19,12(sp)
 4000d8c:	dc800217 	ldw	r18,8(sp)
 4000d90:	dc400117 	ldw	r17,4(sp)
 4000d94:	dc000017 	ldw	r16,0(sp)
 4000d98:	dec00604 	addi	sp,sp,24
 4000d9c:	f800283a 	ret
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    {
      next_callback = alarm->callback (alarm->context);
 4000da0:	80800317 	ldw	r2,12(r16)
 4000da4:	81000517 	ldw	r4,20(r16)
 4000da8:	103ee83a 	callr	r2

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 4000dac:	10000726 	beq	r2,zero,4000dcc <alt_tick+0xc4>
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
 4000db0:	80c00217 	ldw	r3,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 4000db4:	d1230817 	ldw	r4,-29664(gp)
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
 4000db8:	10c5883a 	add	r2,r2,r3
 4000dbc:	80800215 	stw	r2,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 4000dc0:	113fe52e 	bgeu	r2,r4,4000d58 <__alt_data_end+0xfabf8d58>
        {
          alarm->rollover = 1;
 4000dc4:	84c00405 	stb	r19,16(r16)
 4000dc8:	003fe306 	br	4000d58 <__alt_data_end+0xfabf8d58>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4000dcc:	0005303a 	rdctl	r2,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4000dd0:	1506703a 	and	r3,r2,r20
 4000dd4:	1801703a 	wrctl	status,r3
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 4000dd8:	81000117 	ldw	r4,4(r16)
 4000ddc:	80c00017 	ldw	r3,0(r16)
 4000de0:	19000115 	stw	r4,4(r3)
  entry->previous->next = entry->next;
 4000de4:	81000117 	ldw	r4,4(r16)
 4000de8:	20c00015 	stw	r3,0(r4)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 4000dec:	84000115 	stw	r16,4(r16)
  entry->next     = entry;
 4000df0:	84000015 	stw	r16,0(r16)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4000df4:	1001703a 	wrctl	status,r2
 4000df8:	003fd706 	br	4000d58 <__alt_data_end+0xfabf8d58>

04000dfc <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 4000dfc:	deffff04 	addi	sp,sp,-4
 4000e00:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
 4000e04:	40022a80 	call	40022a8 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 4000e08:	00800044 	movi	r2,1
 4000e0c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 4000e10:	dfc00017 	ldw	ra,0(sp)
 4000e14:	dec00104 	addi	sp,sp,4
 4000e18:	f800283a 	ret

04000e1c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 4000e1c:	deffff04 	addi	sp,sp,-4
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
 4000e20:	01c0fa04 	movi	r7,1000
 4000e24:	01800084 	movi	r6,2
 4000e28:	000b883a 	mov	r5,zero
 4000e2c:	01020034 	movhi	r4,2048
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 4000e30:	dfc00015 	stw	ra,0(sp)
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
 4000e34:	4000f740 	call	4000f74 <alt_avalon_timer_sc_init>

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 4000e38:	01010034 	movhi	r4,1024
 4000e3c:	2114c604 	addi	r4,r4,21272
 4000e40:	d1600804 	addi	r5,gp,-32736
 4000e44:	4001ddc0 	call	4001ddc <alt_dev_llist_insert>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
    ALTERA_AVALON_SPI_INIT ( SPI_0, spi_0);
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
    ALTERA_MODULAR_ADC_INIT ( MODULAR_ADC_0, modular_adc_0);
 4000e48:	01010034 	movhi	r4,1024
 4000e4c:	2114b704 	addi	r4,r4,21212
 4000e50:	01800044 	movi	r6,1
 4000e54:	000b883a 	mov	r5,zero
 4000e58:	40010580 	call	4001058 <altera_modular_adc_init>
    ALTERA_ONCHIP_FLASH_INIT ( ONCHIP_FLASH_0, onchip_flash_0);
 4000e5c:	01010034 	movhi	r4,1024
 4000e60:	21147704 	addi	r4,r4,20956
}
 4000e64:	dfc00017 	ldw	ra,0(sp)
 4000e68:	dec00104 	addi	sp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
    ALTERA_AVALON_SPI_INIT ( SPI_0, spi_0);
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
    ALTERA_MODULAR_ADC_INIT ( MODULAR_ADC_0, modular_adc_0);
    ALTERA_ONCHIP_FLASH_INIT ( ONCHIP_FLASH_0, onchip_flash_0);
 4000e6c:	40018881 	jmpi	4001888 <altera_onchip_flash_init>

04000e70 <altera_avalon_jtag_uart_read_fd>:
int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 4000e70:	20800017 	ldw	r2,0(r4)
 4000e74:	21c00217 	ldw	r7,8(r4)
 4000e78:	11000a04 	addi	r4,r2,40
 4000e7c:	4000e901 	jmpi	4000e90 <altera_avalon_jtag_uart_read>

04000e80 <altera_avalon_jtag_uart_write_fd>:
int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 4000e80:	20800017 	ldw	r2,0(r4)
 4000e84:	21c00217 	ldw	r7,8(r4)
 4000e88:	11000a04 	addi	r4,r2,40
 4000e8c:	4000f041 	jmpi	4000f04 <altera_avalon_jtag_uart_write>

04000e90 <altera_avalon_jtag_uart_read>:
  char* buffer, int space, int flags)
{
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;
 4000e90:	298d883a 	add	r6,r5,r6

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
  unsigned int base = sp->base;
 4000e94:	22400017 	ldw	r9,0(r4)

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
 4000e98:	2980162e 	bgeu	r5,r6,4000ef4 <altera_avalon_jtag_uart_read+0x64>
 4000e9c:	2807883a 	mov	r3,r5

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
      break;
    else if(flags & O_NONBLOCK)
 4000ea0:	3a90000c 	andi	r10,r7,16384
 4000ea4:	00000306 	br	4000eb4 <altera_avalon_jtag_uart_read+0x24>
  while (ptr < end)
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 4000ea8:	19000005 	stb	r4,0(r3)
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
 4000eac:	1180092e 	bgeu	r2,r6,4000ed4 <altera_avalon_jtag_uart_read+0x44>
 4000eb0:	1007883a 	mov	r3,r2
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 4000eb4:	49000037 	ldwio	r4,0(r9)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
 4000eb8:	2220000c 	andi	r8,r4,32768
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 4000ebc:	18800044 	addi	r2,r3,1

  while (ptr < end)
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
 4000ec0:	403ff91e 	bne	r8,zero,4000ea8 <__alt_data_end+0xfabf8ea8>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
 4000ec4:	28c0061e 	bne	r5,r3,4000ee0 <altera_avalon_jtag_uart_read+0x50>
      break;
    else if(flags & O_NONBLOCK)
 4000ec8:	5000081e 	bne	r10,zero,4000eec <altera_avalon_jtag_uart_read+0x5c>
 4000ecc:	2805883a 	mov	r2,r5
 4000ed0:	003ff706 	br	4000eb0 <__alt_data_end+0xfabf8eb0>
      break;   
    
  }

  if (ptr != buffer)
 4000ed4:	28800726 	beq	r5,r2,4000ef4 <altera_avalon_jtag_uart_read+0x64>
    return ptr - buffer;
 4000ed8:	1145c83a 	sub	r2,r2,r5
 4000edc:	f800283a 	ret
 4000ee0:	1805883a 	mov	r2,r3
 4000ee4:	1145c83a 	sub	r2,r2,r5
 4000ee8:	f800283a 	ret
  else if (flags & O_NONBLOCK)
    return -EWOULDBLOCK;
 4000eec:	00bffd44 	movi	r2,-11
 4000ef0:	f800283a 	ret
    
  }

  if (ptr != buffer)
    return ptr - buffer;
  else if (flags & O_NONBLOCK)
 4000ef4:	39d0000c 	andi	r7,r7,16384
 4000ef8:	383ffc1e 	bne	r7,zero,4000eec <__alt_data_end+0xfabf8eec>
    return -EWOULDBLOCK;
  else
    return -EIO;
 4000efc:	00bffec4 	movi	r2,-5
}
 4000f00:	f800283a 	ret

04000f04 <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
 4000f04:	21c00017 	ldw	r7,0(r4)
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 4000f08:	3005883a 	mov	r2,r6
  unsigned int base = sp->base;

  const char * end = ptr + count;
 4000f0c:	298d883a 	add	r6,r5,r6
 4000f10:	39000104 	addi	r4,r7,4

  while (ptr < end)
 4000f14:	2980072e 	bgeu	r5,r6,4000f34 <altera_avalon_jtag_uart_write+0x30>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
 4000f18:	20c00037 	ldwio	r3,0(r4)
 4000f1c:	18ffffec 	andhi	r3,r3,65535
 4000f20:	183ffd26 	beq	r3,zero,4000f18 <__alt_data_end+0xfabf8f18>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
 4000f24:	28c00007 	ldb	r3,0(r5)
 4000f28:	38c00035 	stwio	r3,0(r7)
 4000f2c:	29400044 	addi	r5,r5,1
 4000f30:	003ff806 	br	4000f14 <__alt_data_end+0xfabf8f14>

  return count;
}
 4000f34:	f800283a 	ret

04000f38 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 4000f38:	defffe04 	addi	sp,sp,-8
 4000f3c:	dfc00115 	stw	ra,4(sp)
 4000f40:	dc000015 	stw	r16,0(sp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 4000f44:	20000035 	stwio	zero,0(r4)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 4000f48:	20800137 	ldwio	r2,4(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4000f4c:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4000f50:	00bfff84 	movi	r2,-2
 4000f54:	8084703a 	and	r2,r16,r2
 4000f58:	1001703a 	wrctl	status,r2
  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  alt_tick ();
 4000f5c:	4000d080 	call	4000d08 <alt_tick>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4000f60:	8001703a 	wrctl	status,r16
  alt_irq_enable_all(cpu_sr);
}
 4000f64:	dfc00117 	ldw	ra,4(sp)
 4000f68:	dc000017 	ldw	r16,0(sp)
 4000f6c:	dec00204 	addi	sp,sp,8
 4000f70:	f800283a 	ret

04000f74 <alt_avalon_timer_sc_init>:
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 4000f74:	d0e30917 	ldw	r3,-29660(gp)
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 4000f78:	defffe04 	addi	sp,sp,-8
 4000f7c:	dfc00115 	stw	ra,4(sp)
 4000f80:	2005883a 	mov	r2,r4
 4000f84:	2809883a 	mov	r4,r5
 4000f88:	300b883a 	mov	r5,r6
 4000f8c:	1800011e 	bne	r3,zero,4000f94 <alt_avalon_timer_sc_init+0x20>
  {
    _alt_tick_rate = nticks;
 4000f90:	d1e30915 	stw	r7,-29660(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 4000f94:	00c001c4 	movi	r3,7
 4000f98:	10c00135 	stwio	r3,4(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 4000f9c:	01810034 	movhi	r6,1024
 4000fa0:	3183ce04 	addi	r6,r6,3896
 4000fa4:	d8000015 	stw	zero,0(sp)
 4000fa8:	100f883a 	mov	r7,r2
 4000fac:	4001f300 	call	4001f30 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 4000fb0:	dfc00117 	ldw	ra,4(sp)
 4000fb4:	dec00204 	addi	sp,sp,8
 4000fb8:	f800283a 	ret

04000fbc <alt_adc_irq>:
static void alt_adc_irq(void *context)
{
    alt_modular_adc_dev *dev = (alt_modular_adc_dev *) context;
    alt_irq_context cpu_sr = 0;

	if(NULL != dev)
 4000fbc:	20001726 	beq	r4,zero,400101c <alt_adc_irq+0x60>
 * alt_adc_irq()
 *
 * Interrupt handler for the altera modular adc.
 */
static void alt_adc_irq(void *context)
{
 4000fc0:	defffd04 	addi	sp,sp,-12
 4000fc4:	dc000015 	stw	r16,0(sp)
 4000fc8:	2021883a 	mov	r16,r4
 4000fcc:	dfc00215 	stw	ra,8(sp)
 4000fd0:	dc400115 	stw	r17,4(sp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4000fd4:	0023303a 	rdctl	r17,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4000fd8:	00bfff84 	movi	r2,-2
 4000fdc:	8884703a 	and	r2,r17,r2
 4000fe0:	1001703a 	wrctl	status,r2
		* Other interrupts are explicitly disabled if callbacks
		* are registered because there is no guarantee that they are 
		* pre-emption-safe. This allows the driver to support 
		* interrupt pre-emption.
		*/
		if(dev->callback) 
 4000fe4:	20800a17 	ldw	r2,40(r4)
 4000fe8:	10000226 	beq	r2,zero,4000ff4 <alt_adc_irq+0x38>
		{
			dev->callback (dev->callback_context);
 4000fec:	21000b17 	ldw	r4,44(r4)
 4000ff0:	103ee83a 	callr	r2
    ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_DISABLE(sample_store_base);
}

void adc_clear_interrupt_status(int sample_store_base)
{
    CLEAR_ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_STATUS(sample_store_base);
 4000ff4:	80800c17 	ldw	r2,48(r16)
 4000ff8:	10804104 	addi	r2,r2,260
 4000ffc:	10c00037 	ldwio	r3,0(r2)
 4001000:	18c00054 	ori	r3,r3,1
 4001004:	10c00035 	stwio	r3,0(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4001008:	8801703a 	wrctl	status,r17
	    
		alt_irq_enable_all(cpu_sr);
	}
	
    return;
}
 400100c:	dfc00217 	ldw	ra,8(sp)
 4001010:	dc400117 	ldw	r17,4(sp)
 4001014:	dc000017 	ldw	r16,0(sp)
 4001018:	dec00304 	addi	sp,sp,12
 400101c:	f800283a 	ret

04001020 <alt_adc_word_read>:
    alt_u32 word_length = len;
    alt_u32* dest_buf = dest_ptr;
    alt_u32 base = sample_store_base;
     
    /* return -EINVAL if invalid arguments passed into function */
    if(NULL == dest_buf)
 4001020:	28000b26 	beq	r5,zero,4001050 <alt_adc_word_read+0x30>
    {
    	return -EINVAL;
    }

    for(word = 0; word < word_length; word++)
 4001024:	30000826 	beq	r6,zero,4001048 <alt_adc_word_read+0x28>
 4001028:	0005883a 	mov	r2,zero
 400102c:	2149c83a 	sub	r4,r4,r5
    {
       *dest_buf = IORD_32DIRECT((base + (word * 4)),0);
 4001030:	2907883a 	add	r3,r5,r4
 4001034:	18c00037 	ldwio	r3,0(r3)
 4001038:	28c00015 	stw	r3,0(r5)
    if(NULL == dest_buf)
    {
    	return -EINVAL;
    }

    for(word = 0; word < word_length; word++)
 400103c:	10800044 	addi	r2,r2,1
    {
       *dest_buf = IORD_32DIRECT((base + (word * 4)),0);

       dest_buf++;
 4001040:	29400104 	addi	r5,r5,4
    if(NULL == dest_buf)
    {
    	return -EINVAL;
    }

    for(word = 0; word < word_length; word++)
 4001044:	30bffa1e 	bne	r6,r2,4001030 <__alt_data_end+0xfabf9030>
       *dest_buf = IORD_32DIRECT((base + (word * 4)),0);

       dest_buf++;
    }

    return 0;
 4001048:	0005883a 	mov	r2,zero
 400104c:	f800283a 	ret
    alt_u32 base = sample_store_base;
     
    /* return -EINVAL if invalid arguments passed into function */
    if(NULL == dest_buf)
    {
    	return -EINVAL;
 4001050:	00bffa84 	movi	r2,-22
       dest_buf++;
    }

    return 0;

}
 4001054:	f800283a 	ret

04001058 <altera_modular_adc_init>:


void altera_modular_adc_init(alt_modular_adc_dev* dev, alt_32 ic_id, alt_32 irq)
{
 4001058:	defffb04 	addi	sp,sp,-20
 400105c:	dc000115 	stw	r16,4(sp)
 4001060:	2821883a 	mov	r16,r5
    extern alt_llist altera_modular_adc_list;
    alt_dev_llist_insert((alt_dev_llist*) dev, &altera_modular_adc_list);
 4001064:	d1600304 	addi	r5,gp,-32756

}


void altera_modular_adc_init(alt_modular_adc_dev* dev, alt_32 ic_id, alt_32 irq)
{
 4001068:	dc800315 	stw	r18,12(sp)
 400106c:	dc400215 	stw	r17,8(sp)
 4001070:	dfc00415 	stw	ra,16(sp)
 4001074:	2025883a 	mov	r18,r4
 4001078:	3023883a 	mov	r17,r6
    extern alt_llist altera_modular_adc_list;
    alt_dev_llist_insert((alt_dev_llist*) dev, &altera_modular_adc_list);
 400107c:	4001ddc0 	call	4001ddc <alt_dev_llist_insert>
	
	if ((0 <= ic_id) && (0 <= irq))
 4001080:	80000816 	blt	r16,zero,40010a4 <altera_modular_adc_init+0x4c>
 4001084:	88000716 	blt	r17,zero,40010a4 <altera_modular_adc_init+0x4c>
	{
          /* Install IRQ handler */
	  #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
              alt_ic_isr_register(ic_id, irq, alt_adc_irq, 
 4001088:	01810034 	movhi	r6,1024
 400108c:	3183ef04 	addi	r6,r6,4028
 4001090:	d8000015 	stw	zero,0(sp)
 4001094:	900f883a 	mov	r7,r18
 4001098:	880b883a 	mov	r5,r17
 400109c:	8009883a 	mov	r4,r16
 40010a0:	4001f300 	call	4001f30 <alt_ic_isr_register>
                      dev, NULL);
          #else
             alt_irq_register(irq, dev, alt_adc_irq);
          #endif 
	}
}
 40010a4:	dfc00417 	ldw	ra,16(sp)
 40010a8:	dc800317 	ldw	r18,12(sp)
 40010ac:	dc400217 	ldw	r17,8(sp)
 40010b0:	dc000117 	ldw	r16,4(sp)
 40010b4:	dec00504 	addi	sp,sp,20
 40010b8:	f800283a 	ret

040010bc <alt_adc_register_callback>:
	alt_modular_adc_dev *dev,
	alt_adc_callback callback,
	void *context,
	alt_u32 sample_store_base)
{
    dev->callback         = callback;
 40010bc:	21400a15 	stw	r5,40(r4)
    dev->callback_context = context;
 40010c0:	21800b15 	stw	r6,44(r4)
    dev->sample_store_base = sample_store_base;
 40010c4:	21c00c15 	stw	r7,48(r4)
	
	if(NULL != callback)
 40010c8:	28000926 	beq	r5,zero,40010f0 <alt_adc_register_callback+0x34>
    ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_DISABLE(sample_store_base);
}

void adc_clear_interrupt_status(int sample_store_base)
{
    CLEAR_ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_STATUS(sample_store_base);
 40010cc:	38c04104 	addi	r3,r7,260
 40010d0:	18800037 	ldwio	r2,0(r3)
 40010d4:	10800054 	ori	r2,r2,1
 40010d8:	18800035 	stwio	r2,0(r3)
    IOWR_ALTERA_MODULAR_ADC_SEQUENCER_CMD_REG(sequencer_base, backup_cmd_reg);
}

void adc_interrupt_enable(int sample_store_base)
{
    ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_ENABLE(sample_store_base);
 40010dc:	39c04004 	addi	r7,r7,256
 40010e0:	38800037 	ldwio	r2,0(r7)
 40010e4:	10800054 	ori	r2,r2,1
 40010e8:	38800035 	stwio	r2,0(r7)
 40010ec:	f800283a 	ret
}

void adc_interrupt_disable(int sample_store_base)
{
    ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_DISABLE(sample_store_base);
 40010f0:	38c04004 	addi	r3,r7,256
 40010f4:	19000037 	ldwio	r4,0(r3)
 40010f8:	00bfff84 	movi	r2,-2
 40010fc:	2084703a 	and	r2,r4,r2
 4001100:	18800035 	stwio	r2,0(r3)
}

void adc_clear_interrupt_status(int sample_store_base)
{
    CLEAR_ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_STATUS(sample_store_base);
 4001104:	39c04104 	addi	r7,r7,260
 4001108:	38800037 	ldwio	r2,0(r7)
 400110c:	10800054 	ori	r2,r2,1
 4001110:	38800035 	stwio	r2,0(r7)
 4001114:	f800283a 	ret

04001118 <altera_modular_adc_open>:
alt_modular_adc_dev* altera_modular_adc_open (const char *name)
{
    alt_modular_adc_dev *dev = NULL;

    /* Find requested device */
    dev = (alt_modular_adc_dev*) alt_find_dev (name, &altera_modular_adc_list);
 4001118:	d1600304 	addi	r5,gp,-32756
 400111c:	4001e481 	jmpi	4001e48 <alt_find_dev>

04001120 <adc_stop>:
    return dev;
}

void adc_stop(int sequencer_base)
{
    ALTERA_MODULAR_ADC_SEQUENCER_STOP(sequencer_base);
 4001120:	20c00037 	ldwio	r3,0(r4)
 4001124:	00bfff84 	movi	r2,-2
 4001128:	1884703a 	and	r2,r3,r2
 400112c:	20800035 	stwio	r2,0(r4)
 4001130:	20800037 	ldwio	r2,0(r4)
 4001134:	1080004c 	andi	r2,r2,1
 4001138:	103ffd1e 	bne	r2,zero,4001130 <__alt_data_end+0xfabf9130>
}
 400113c:	f800283a 	ret

04001140 <adc_start>:

void adc_start(int sequencer_base)
{
    ALTERA_MODULAR_ADC_SEQUENCER_START(sequencer_base);
 4001140:	20800037 	ldwio	r2,0(r4)
 4001144:	10800054 	ori	r2,r2,1
 4001148:	20800035 	stwio	r2,0(r4)
 400114c:	f800283a 	ret

04001150 <adc_set_mode_run_once>:

void adc_set_mode_run_once(int sequencer_base)
{
    /* Note: Stop the ADC before calling this function,
       changing ADC mode while RUN bit is set has no effect. */
    ALTERA_MODULAR_ADC_SEQUENCER_MODE_RUN_ONCE(sequencer_base);
 4001150:	20c00037 	ldwio	r3,0(r4)
 4001154:	00bffc44 	movi	r2,-15
 4001158:	1884703a 	and	r2,r3,r2
 400115c:	10800094 	ori	r2,r2,2
 4001160:	20800035 	stwio	r2,0(r4)
 4001164:	f800283a 	ret

04001168 <adc_set_mode_run_continuously>:

void adc_set_mode_run_continuously(int sequencer_base)
{
    /* Note: Stop the ADC before calling this function,
       changing ADC mode while RUN bit is set has no effect. */
    ALTERA_MODULAR_ADC_SEQUENCER_MODE_RUN_CONTINUOUSLY(sequencer_base);
 4001168:	20c00037 	ldwio	r3,0(r4)
 400116c:	00bffc44 	movi	r2,-15
 4001170:	1884703a 	and	r2,r3,r2
 4001174:	20800035 	stwio	r2,0(r4)
 4001178:	f800283a 	ret

0400117c <adc_recalibrate>:
         2. Start the ADC Sequencer Core.
         5. Poll for RUN bit to be clear
         6. Restore CMD register
     */
    alt_u32 backup_cmd_reg;
    backup_cmd_reg = IORD_ALTERA_MODULAR_ADC_SEQUENCER_CMD_REG(sequencer_base);
 400117c:	20c00037 	ldwio	r3,0(r4)
    return dev;
}

void adc_stop(int sequencer_base)
{
    ALTERA_MODULAR_ADC_SEQUENCER_STOP(sequencer_base);
 4001180:	21400037 	ldwio	r5,0(r4)
 4001184:	00bfff84 	movi	r2,-2
 4001188:	2884703a 	and	r2,r5,r2
 400118c:	20800035 	stwio	r2,0(r4)
 4001190:	20800037 	ldwio	r2,0(r4)
 4001194:	1080004c 	andi	r2,r2,1
 4001198:	103ffd1e 	bne	r2,zero,4001190 <__alt_data_end+0xfabf9190>
         6. Restore CMD register
     */
    alt_u32 backup_cmd_reg;
    backup_cmd_reg = IORD_ALTERA_MODULAR_ADC_SEQUENCER_CMD_REG(sequencer_base);
    adc_stop(sequencer_base);
    ALTERA_MODULAR_ADC_SEQUENCER_MODE_RUN_RECALIBRATION(sequencer_base);
 400119c:	20800037 	ldwio	r2,0(r4)
 40011a0:	10800394 	ori	r2,r2,14
 40011a4:	20800035 	stwio	r2,0(r4)
    ALTERA_MODULAR_ADC_SEQUENCER_STOP(sequencer_base);
}

void adc_start(int sequencer_base)
{
    ALTERA_MODULAR_ADC_SEQUENCER_START(sequencer_base);
 40011a8:	20800037 	ldwio	r2,0(r4)
 40011ac:	10800054 	ori	r2,r2,1
 40011b0:	20800035 	stwio	r2,0(r4)
    alt_u32 backup_cmd_reg;
    backup_cmd_reg = IORD_ALTERA_MODULAR_ADC_SEQUENCER_CMD_REG(sequencer_base);
    adc_stop(sequencer_base);
    ALTERA_MODULAR_ADC_SEQUENCER_MODE_RUN_RECALIBRATION(sequencer_base);
    adc_start(sequencer_base);
    while(IORD_ALTERA_MODULAR_ADC_SEQUENCER_CMD_REG(sequencer_base)
 40011b4:	20800037 	ldwio	r2,0(r4)
 40011b8:	1080004c 	andi	r2,r2,1
 40011bc:	103ffd1e 	bne	r2,zero,40011b4 <__alt_data_end+0xfabf91b4>
             & ALTERA_MODULAR_ADC_SEQUENCER_CMD_RUN_MSK);
    IOWR_ALTERA_MODULAR_ADC_SEQUENCER_CMD_REG(sequencer_base, backup_cmd_reg);
 40011c0:	20c00035 	stwio	r3,0(r4)
 40011c4:	f800283a 	ret

040011c8 <adc_interrupt_enable>:
}

void adc_interrupt_enable(int sample_store_base)
{
    ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_ENABLE(sample_store_base);
 40011c8:	21004004 	addi	r4,r4,256
 40011cc:	20800037 	ldwio	r2,0(r4)
 40011d0:	10800054 	ori	r2,r2,1
 40011d4:	20800035 	stwio	r2,0(r4)
 40011d8:	f800283a 	ret

040011dc <adc_interrupt_disable>:
}

void adc_interrupt_disable(int sample_store_base)
{
    ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_DISABLE(sample_store_base);
 40011dc:	21004004 	addi	r4,r4,256
 40011e0:	20c00037 	ldwio	r3,0(r4)
 40011e4:	00bfff84 	movi	r2,-2
 40011e8:	1884703a 	and	r2,r3,r2
 40011ec:	20800035 	stwio	r2,0(r4)
 40011f0:	f800283a 	ret

040011f4 <adc_clear_interrupt_status>:
}

void adc_clear_interrupt_status(int sample_store_base)
{
    CLEAR_ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_STATUS(sample_store_base);
 40011f4:	21004104 	addi	r4,r4,260
 40011f8:	20800037 	ldwio	r2,0(r4)
 40011fc:	10800054 	ori	r2,r2,1
 4001200:	20800035 	stwio	r2,0(r4)
 4001204:	f800283a 	ret

04001208 <adc_interrupt_asserted>:
}

int adc_interrupt_asserted(int sample_store_base)
{
    return((READ_ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ_STATUS(sample_store_base)==1) ? -1 : 0);
 4001208:	20804137 	ldwio	r2,260(r4)
 400120c:	1080004c 	andi	r2,r2,1
}
 4001210:	0085c83a 	sub	r2,zero,r2
 4001214:	f800283a 	ret

04001218 <adc_wait_for_interrupt>:

void adc_wait_for_interrupt(int sample_store_base)
{
 4001218:	21004104 	addi	r4,r4,260
    WAIT_FOR_ALTERA_MODULAR_ADC_SAMPLE_STORAGE_IRQ(sample_store_base);
 400121c:	20800037 	ldwio	r2,0(r4)
 4001220:	1080004c 	andi	r2,r2,1
 4001224:	103ffd26 	beq	r2,zero,400121c <__alt_data_end+0xfabf921c>
}
 4001228:	f800283a 	ret

0400122c <alt_onchip_flash_read>:
{
    int ret_code = 0;
    alt_onchip_flash_dev* flash = (alt_onchip_flash_dev*)flash_info;

    /* Make sure the input parameters is not outside of this device's range. */
    if ((offset >= flash->dev.length) || ((offset+length) > flash->dev.length)) {
 400122c:	20c00b17 	ldw	r3,44(r4)
 4001230:	28c0160e 	bge	r5,r3,400128c <alt_onchip_flash_read+0x60>
 4001234:	2005883a 	mov	r2,r4
 4001238:	29c9883a 	add	r4,r5,r7
 400123c:	19001316 	blt	r3,r4,400128c <alt_onchip_flash_read+0x60>
    alt_flash_dev *flash_info,
    int           offset,
    void          *dest_addr,
    int           length
)
{
 4001240:	defffe04 	addi	sp,sp,-8
 4001244:	dc000015 	stw	r16,0(sp)
 4001248:	1021883a 	mov	r16,r2
    /* Make sure the input parameters is not outside of this device's range. */
    if ((offset >= flash->dev.length) || ((offset+length) > flash->dev.length)) {
        return -EFAULT;
    }
    
    memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
 400124c:	10800a17 	ldw	r2,40(r2)
 4001250:	3009883a 	mov	r4,r6
 4001254:	380d883a 	mov	r6,r7
 4001258:	114b883a 	add	r5,r2,r5
    alt_flash_dev *flash_info,
    int           offset,
    void          *dest_addr,
    int           length
)
{
 400125c:	dfc00115 	stw	ra,4(sp)
    /* Make sure the input parameters is not outside of this device's range. */
    if ((offset >= flash->dev.length) || ((offset+length) > flash->dev.length)) {
        return -EFAULT;
    }
    
    memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
 4001260:	400261c0 	call	400261c <memcpy>

    if (NULL != flash->csr_base) {
 4001264:	80802f17 	ldw	r2,188(r16)
 4001268:	10000326 	beq	r2,zero,4001278 <alt_onchip_flash_read+0x4c>
        int read_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_READ_MSK;
 400126c:	10800037 	ldwio	r2,0(r2)
        if (read_status != ALTERA_ONCHIP_FLASH_STATUS_READ_PASSED) {
 4001270:	1080010c 	andi	r2,r2,4
 4001274:	10000726 	beq	r2,zero,4001294 <alt_onchip_flash_read+0x68>
    int           offset,
    void          *dest_addr,
    int           length
)
{
    int ret_code = 0;
 4001278:	0005883a 	mov	r2,zero
            /* Read failed.  Return error.*/
            ret_code = -EIO;
        }
    }
    return ret_code;
}
 400127c:	dfc00117 	ldw	ra,4(sp)
 4001280:	dc000017 	ldw	r16,0(sp)
 4001284:	dec00204 	addi	sp,sp,8
 4001288:	f800283a 	ret
    int ret_code = 0;
    alt_onchip_flash_dev* flash = (alt_onchip_flash_dev*)flash_info;

    /* Make sure the input parameters is not outside of this device's range. */
    if ((offset >= flash->dev.length) || ((offset+length) > flash->dev.length)) {
        return -EFAULT;
 400128c:	00bffc84 	movi	r2,-14
 4001290:	f800283a 	ret

    if (NULL != flash->csr_base) {
        int read_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_READ_MSK;
        if (read_status != ALTERA_ONCHIP_FLASH_STATUS_READ_PASSED) {
            /* Read failed.  Return error.*/
            ret_code = -EIO;
 4001294:	00bffec4 	movi	r2,-5
 4001298:	003ff806 	br	400127c <__alt_data_end+0xfabf927c>

0400129c <alt_onchip_flash_get_info>:
{
    int ret_code = 0;

    alt_flash_dev* flash = (alt_flash_dev*)fd;

    if (NULL != number_of_regions)
 400129c:	30000226 	beq	r6,zero,40012a8 <alt_onchip_flash_get_info+0xc>
    {
        /* Pass the number of region to user */
        *number_of_regions = flash->number_of_regions;
 40012a0:	20800c17 	ldw	r2,48(r4)
 40012a4:	30800015 	stw	r2,0(r6)
    }

    if (!flash->number_of_regions)
 40012a8:	20800c17 	ldw	r2,48(r4)
 40012ac:	10000926 	beq	r2,zero,40012d4 <alt_onchip_flash_get_info+0x38>
    {
        ret_code = -ENOMEM;
    }
    else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
 40012b0:	00c00204 	movi	r3,8
 40012b4:	18800916 	blt	r3,r2,40012dc <alt_onchip_flash_get_info+0x40>
    {
        ret_code = -EFAULT;
    }
    else
    {
        if (NULL != info)
 40012b8:	28000426 	beq	r5,zero,40012cc <alt_onchip_flash_get_info+0x30>
        {
            /* Pass the table of erase blocks to user */
            *info = &flash->region_info[0];
 40012bc:	21000d04 	addi	r4,r4,52
 40012c0:	29000015 	stw	r4,0(r5)
    alt_flash_fd *fd,
    flash_region **info,
    int          *number_of_regions
)
{
    int ret_code = 0;
 40012c4:	0005883a 	mov	r2,zero
 40012c8:	f800283a 	ret
 40012cc:	0005883a 	mov	r2,zero
            *info = &flash->region_info[0];
        }
    }

    return ret_code;
}
 40012d0:	f800283a 	ret
        *number_of_regions = flash->number_of_regions;
    }

    if (!flash->number_of_regions)
    {
        ret_code = -ENOMEM;
 40012d4:	00bffd04 	movi	r2,-12
 40012d8:	f800283a 	ret
    }
    else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
    {
        ret_code = -EFAULT;
 40012dc:	00bffc84 	movi	r2,-14
 40012e0:	f800283a 	ret

040012e4 <alt_onchip_flash_erase_block>:
    int ret_code = 0;
    alt_onchip_flash_dev *flash = (alt_onchip_flash_dev*)flash_info;
    int page_address;

    /* Make sure the input parameters is not outside of this device's range. */
    if (block_offset >= flash->dev.length) {
 40012e4:	20800b17 	ldw	r2,44(r4)
 40012e8:	2880580e 	bge	r5,r2,400144c <alt_onchip_flash_erase_block+0x168>
        return -EFAULT;
    }

    /* Make sure IP support write and erase operation */
    if ((flash->csr_base == NULL) || (flash->is_read_only)) {
 40012ec:	20c02f17 	ldw	r3,188(r4)
 40012f0:	18005426 	beq	r3,zero,4001444 <alt_onchip_flash_erase_block+0x160>
 40012f4:	20802e17 	ldw	r2,184(r4)
 40012f8:	1000521e 	bne	r2,zero,4001444 <alt_onchip_flash_erase_block+0x160>
        return -ENODEV;
    }

    /* The block_offset must be page size aligned */
    if ((block_offset & (flash->page_size - 1)) != 0)
 40012fc:	20803f17 	ldw	r2,252(r4)
 4001300:	10bfffc4 	addi	r2,r2,-1
 4001304:	1144703a 	and	r2,r2,r5
 4001308:	1000521e 	bne	r2,zero,4001454 <alt_onchip_flash_erase_block+0x170>
int alt_onchip_flash_erase_block
(
    alt_flash_dev *flash_info,
    int           block_offset
)
{
 400130c:	defffc04 	addi	sp,sp,-16
 4001310:	dc000015 	stw	r16,0(sp)
 4001314:	040002f4 	movhi	r16,11
 4001318:	dc800215 	stw	r18,8(sp)
 400131c:	dc400115 	stw	r17,4(sp)
 4001320:	dfc00315 	stw	ra,12(sp)
 4001324:	2825883a 	mov	r18,r5
 4001328:	2023883a 	mov	r17,r4
 400132c:	842b9804 	addi	r16,r16,-20896
 4001330:	00000306 	br	4001340 <alt_onchip_flash_erase_block+0x5c>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 4001334:	4001c480 	call	4001c48 <alt_busy_sleep>

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 4001338:	80003a26 	beq	r16,zero,4001424 <alt_onchip_flash_erase_block+0x140>
 400133c:	88c02f17 	ldw	r3,188(r17)
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 4001340:	18800037 	ldwio	r2,0(r3)
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 4001344:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001348:	108000cc 	andi	r2,r2,3
 400134c:	843fffc4 	addi	r16,r16,-1
 4001350:	103ff81e 	bne	r2,zero,4001334 <__alt_data_end+0xfabf9334>
    {
        return ret_code;
    }

    /* Enable write and erase operation */
    ALTERA_ONCHIP_FLASH_ENABLE_WRITE_AND_ERASE_OPERATION(flash->csr_base);
 4001354:	18c00104 	addi	r3,r3,4
 4001358:	18800037 	ldwio	r2,0(r3)
 400135c:	113c002c 	andhi	r4,r2,61440
 4001360:	00802034 	movhi	r2,128
 4001364:	10bfffc4 	addi	r2,r2,-1
 4001368:	2084b03a 	or	r2,r4,r2
 400136c:	18800035 	stwio	r2,0(r3)

    /* Calculate Page erase address, it is 32bit word addressing*/
    page_address = block_offset / 4;

    /* Perform Page erase operation */
    ALTERA_ONCHIP_FLASH_PAGE_ERASE(flash->csr_base, page_address);
 4001370:	88c02f17 	ldw	r3,188(r17)
 4001374:	18c00104 	addi	r3,r3,4
 4001378:	18800037 	ldwio	r2,0(r3)
 400137c:	900b883a 	mov	r5,r18
 4001380:	90002a16 	blt	r18,zero,400142c <alt_onchip_flash_erase_block+0x148>
 4001384:	280bd0ba 	srai	r5,r5,2
 4001388:	10bc002c 	andhi	r2,r2,61440
 400138c:	29401c34 	orhi	r5,r5,112
 4001390:	288ab03a 	or	r5,r5,r2
 4001394:	19400035 	stwio	r5,0(r3)
 4001398:	040002f4 	movhi	r16,11
 400139c:	842b9804 	addi	r16,r16,-20896
 40013a0:	00000206 	br	40013ac <alt_onchip_flash_erase_block+0xc8>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 40013a4:	4001c480 	call	4001c48 <alt_busy_sleep>

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 40013a8:	80002226 	beq	r16,zero,4001434 <alt_onchip_flash_erase_block+0x150>
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 40013ac:	88c02f17 	ldw	r3,188(r17)
 40013b0:	18800037 	ldwio	r2,0(r3)
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 40013b4:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 40013b8:	108000cc 	andi	r2,r2,3
 40013bc:	843fffc4 	addi	r16,r16,-1
 40013c0:	103ff81e 	bne	r2,zero,40013a4 <__alt_data_end+0xfabf93a4>

    /* Calculate Page erase address, it is 32bit word addressing*/
    page_address = block_offset / 4;

    /* Perform Page erase operation */
    ALTERA_ONCHIP_FLASH_PAGE_ERASE(flash->csr_base, page_address);
 40013c4:	040002f4 	movhi	r16,11
 40013c8:	842b9804 	addi	r16,r16,-20896
 40013cc:	00000306 	br	40013dc <alt_onchip_flash_erase_block+0xf8>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_ERASE_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_ERASE_PASSED
    ) {

	alt_busy_sleep(1); /* delay 1us */
 40013d0:	4001c480 	call	4001c48 <alt_busy_sleep>
 40013d4:	88c02f17 	ldw	r3,188(r17)

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 40013d8:	80001826 	beq	r16,zero,400143c <alt_onchip_flash_erase_block+0x158>
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 40013dc:	18800037 	ldwio	r2,0(r3)
              ALTERA_ONCHIP_FLASH_STATUS_ERASE_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_ERASE_PASSED
    ) {

	alt_busy_sleep(1); /* delay 1us */
 40013e0:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 40013e4:	1080040c 	andi	r2,r2,16
 40013e8:	843fffc4 	addi	r16,r16,-1
 40013ec:	103ff826 	beq	r2,zero,40013d0 <__alt_data_end+0xfabf93d0>
int alt_onchip_flash_poll_for_status_erase_passed
(
    alt_onchip_flash_dev *flash
)
{
    int ret_code = 0;
 40013f0:	0005883a 	mov	r2,zero

    /* Wait until flash controller indicate erase passed */
    ret_code = alt_onchip_flash_poll_for_status_erase_passed(flash);

    /* Disable write and erase operation */
    ALTERA_ONCHIP_FLASH_DISABLE_WRITE_AND_ERASE_OPERATION(flash->csr_base);
 40013f4:	18c00104 	addi	r3,r3,4
 40013f8:	19400037 	ldwio	r5,0(r3)
 40013fc:	01040034 	movhi	r4,4096
 4001400:	213fffc4 	addi	r4,r4,-1
 4001404:	2908b03a 	or	r4,r5,r4
 4001408:	19000035 	stwio	r4,0(r3)

    return ret_code;
}
 400140c:	dfc00317 	ldw	ra,12(sp)
 4001410:	dc800217 	ldw	r18,8(sp)
 4001414:	dc400117 	ldw	r17,4(sp)
 4001418:	dc000017 	ldw	r16,0(sp)
 400141c:	dec00404 	addi	sp,sp,16
 4001420:	f800283a 	ret
        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
                /* Timeout */
                ret_code = -ETIMEDOUT;
 4001424:	00bfe304 	movi	r2,-116
 4001428:	003ff806 	br	400140c <__alt_data_end+0xfabf940c>

    /* Calculate Page erase address, it is 32bit word addressing*/
    page_address = block_offset / 4;

    /* Perform Page erase operation */
    ALTERA_ONCHIP_FLASH_PAGE_ERASE(flash->csr_base, page_address);
 400142c:	914000c4 	addi	r5,r18,3
 4001430:	003fd406 	br	4001384 <__alt_data_end+0xfabf9384>
 4001434:	88c02f17 	ldw	r3,188(r17)
 4001438:	003fe206 	br	40013c4 <__alt_data_end+0xfabf93c4>
        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
                /* Timeout */
                ret_code = -ETIMEDOUT;
 400143c:	00bfe304 	movi	r2,-116
 4001440:	003fec06 	br	40013f4 <__alt_data_end+0xfabf93f4>
        return -EFAULT;
    }

    /* Make sure IP support write and erase operation */
    if ((flash->csr_base == NULL) || (flash->is_read_only)) {
        return -ENODEV;
 4001444:	00bffb44 	movi	r2,-19
 4001448:	f800283a 	ret
    alt_onchip_flash_dev *flash = (alt_onchip_flash_dev*)flash_info;
    int page_address;

    /* Make sure the input parameters is not outside of this device's range. */
    if (block_offset >= flash->dev.length) {
        return -EFAULT;
 400144c:	00bffc84 	movi	r2,-14
 4001450:	f800283a 	ret

    /* The block_offset must be page size aligned */
    if ((block_offset & (flash->page_size - 1)) != 0)
    {
        /* The address is not aligned */
        return -EINVAL;
 4001454:	00bffa84 	movi	r2,-22

    /* Disable write and erase operation */
    ALTERA_ONCHIP_FLASH_DISABLE_WRITE_AND_ERASE_OPERATION(flash->csr_base);

    return ret_code;
}
 4001458:	f800283a 	ret

0400145c <alt_onchip_flash_write_block>:
    int next_data_offset;
    alt_u32 chunk_of_data;

    /* Make sure the input parameters is not outside of this device's range. */
    if (
        (block_offset >= flash->dev.length) ||
 400145c:	20800b17 	ldw	r2,44(r4)
    int           block_offset,
    int           data_offset,
    const void    *data,
    int           length
)
{
 4001460:	defff404 	addi	sp,sp,-48
 4001464:	dc800415 	stw	r18,16(sp)
 4001468:	dfc00b15 	stw	ra,44(sp)
 400146c:	df000a15 	stw	fp,40(sp)
 4001470:	ddc00915 	stw	r23,36(sp)
 4001474:	dd800815 	stw	r22,32(sp)
 4001478:	dd400715 	stw	r21,28(sp)
 400147c:	dd000615 	stw	r20,24(sp)
 4001480:	dcc00515 	stw	r19,20(sp)
 4001484:	dc400315 	stw	r17,12(sp)
 4001488:	dc000215 	stw	r16,8(sp)
 400148c:	dc800c17 	ldw	r18,48(sp)
    int current_data_offset = data_offset;
    int next_data_offset;
    alt_u32 chunk_of_data;

    /* Make sure the input parameters is not outside of this device's range. */
    if (
 4001490:	2880740e 	bge	r5,r2,4001664 <alt_onchip_flash_write_block+0x208>
 4001494:	3023883a 	mov	r17,r6
        (block_offset >= flash->dev.length) ||
 4001498:	3080720e 	bge	r6,r2,4001664 <alt_onchip_flash_write_block+0x208>
        (data_offset >= flash->dev.length) ||
 400149c:	1185c83a 	sub	r2,r2,r6
 40014a0:	14807016 	blt	r2,r18,4001664 <alt_onchip_flash_write_block+0x208>
    ) {
        return -EFAULT;
    }

    /* Make sure IP support support write and erase operation */
    if ((flash->csr_base == NULL) || (flash->is_read_only != 0)) {
 40014a4:	20c02f17 	ldw	r3,188(r4)
 40014a8:	2021883a 	mov	r16,r4
 40014ac:	18006f26 	beq	r3,zero,400166c <alt_onchip_flash_write_block+0x210>
 40014b0:	20802e17 	ldw	r2,184(r4)
 40014b4:	10006d1e 	bne	r2,zero,400166c <alt_onchip_flash_write_block+0x210>
 40014b8:	04c002f4 	movhi	r19,11
 40014bc:	3829883a 	mov	r20,r7
 40014c0:	9ceb9804 	addi	r19,r19,-20896
 40014c4:	00000306 	br	40014d4 <alt_onchip_flash_write_block+0x78>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 40014c8:	4001c480 	call	4001c48 <alt_busy_sleep>

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 40014cc:	98006326 	beq	r19,zero,400165c <alt_onchip_flash_write_block+0x200>
 40014d0:	80c02f17 	ldw	r3,188(r16)
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 40014d4:	18800037 	ldwio	r2,0(r3)
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 40014d8:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 40014dc:	108000cc 	andi	r2,r2,3
 40014e0:	9cffffc4 	addi	r19,r19,-1
 40014e4:	103ff81e 	bne	r2,zero,40014c8 <__alt_data_end+0xfabf94c8>
    {
        return ret_code;
    }

    /* Enable write and erase operation */
    ALTERA_ONCHIP_FLASH_ENABLE_WRITE_AND_ERASE_OPERATION(flash->csr_base);
 40014e8:	18c00104 	addi	r3,r3,4
 40014ec:	18800037 	ldwio	r2,0(r3)
 40014f0:	113c002c 	andhi	r4,r2,61440
 40014f4:	00802034 	movhi	r2,128
 40014f8:	10bfffc4 	addi	r2,r2,-1
 40014fc:	2084b03a 	or	r2,r4,r2
 4001500:	18800035 	stwio	r2,0(r3)

    /* Check data length */
    while (length)
 4001504:	0027883a 	mov	r19,zero
 4001508:	90005a26 	beq	r18,zero,4001674 <alt_onchip_flash_write_block+0x218>
    {
        /* Minimum write size to onchip flash is 32 bits of data */
        chunk_of_data = 0xFFFFFFFF;
 400150c:	05bfffc4 	movi	r22,-1

        /* The start of data_offset must be 4 bytes (32 bits) aligned */
        if ((current_data_offset & (ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1)) == 0)
        {
            /* The address is 4-byte aligned here */
            next_data_offset = (current_data_offset + ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE) & ~(ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1);
 4001510:	057fff04 	movi	r21,-4

    /* Check data length */
    while (length)
    {
        /* Minimum write size to onchip flash is 32 bits of data */
        chunk_of_data = 0xFFFFFFFF;
 4001514:	dd800015 	stw	r22,0(sp)

        /* The start of data_offset must be 4 bytes (32 bits) aligned */
        if ((current_data_offset & (ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1)) == 0)
 4001518:	890000cc 	andi	r4,r17,3
 400151c:	20002c1e 	bne	r4,zero,40015d0 <alt_onchip_flash_write_block+0x174>
        {
            /* The address is 4-byte aligned here */
            next_data_offset = (current_data_offset + ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE) & ~(ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1);
 4001520:	88c00104 	addi	r3,r17,4
 4001524:	1d46703a 	and	r3,r3,r21
            length_of_current_write = MIN(length, next_data_offset - current_data_offset);
 4001528:	1c79c83a 	sub	fp,r3,r17
 400152c:	9700010e 	bge	r18,fp,4001534 <alt_onchip_flash_write_block+0xd8>
 4001530:	9039883a 	mov	fp,r18
            /* Prepare the 4 bytes chunk of data to be written */
            memcpy(&chunk_of_data, &((alt_u8*)data)[buffer_offset], length_of_current_write);
 4001534:	a4cb883a 	add	r5,r20,r19
 4001538:	e00d883a 	mov	r6,fp
 400153c:	d809883a 	mov	r4,sp
 4001540:	d8c00115 	stw	r3,4(sp)
 4001544:	400261c0 	call	400261c <memcpy>

        /* The start of data_offset must be 4 bytes (32 bits) aligned */
        if ((current_data_offset & (ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1)) == 0)
        {
            /* The address is 4-byte aligned here */
            next_data_offset = (current_data_offset + ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE) & ~(ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1);
 4001548:	d8c00117 	ldw	r3,4(sp)
 400154c:	882f883a 	mov	r23,r17
            length_of_current_write = MIN(length, next_data_offset - current_data_offset);
            /* Prepare the 4 bytes chunk of data to be written */
            memcpy(&chunk_of_data, &((alt_u8*)data)[buffer_offset], length_of_current_write);
            buffer_offset += length_of_current_write;
 4001550:	9f27883a 	add	r19,r19,fp
            length -= length_of_current_write;
 4001554:	9725c83a 	sub	r18,r18,fp

        /* The start of data_offset must be 4 bytes (32 bits) aligned */
        if ((current_data_offset & (ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1)) == 0)
        {
            /* The address is 4-byte aligned here */
            next_data_offset = (current_data_offset + ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE) & ~(ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1);
 4001558:	1823883a 	mov	r17,r3
            buffer_offset += length_of_current_write - padding;
            length -= length_of_current_write - padding;
        }

        /* Writing to flash via IO 32 bits at a time */
        IOWR_32DIRECT(flash->dev.base_addr, current_data_offset, chunk_of_data);
 400155c:	80800a17 	ldw	r2,40(r16)
 4001560:	15ef883a 	add	r23,r2,r23
 4001564:	d8800017 	ldw	r2,0(sp)
 4001568:	b8800035 	stwio	r2,0(r23)
 400156c:	05c002f4 	movhi	r23,11
 4001570:	bdeb9804 	addi	r23,r23,-20896
 4001574:	00000206 	br	4001580 <alt_onchip_flash_write_block+0x124>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 4001578:	4001c480 	call	4001c48 <alt_busy_sleep>

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 400157c:	b8002326 	beq	r23,zero,400160c <alt_onchip_flash_write_block+0x1b0>
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 4001580:	80c02f17 	ldw	r3,188(r16)
 4001584:	18800037 	ldwio	r2,0(r3)
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 4001588:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 400158c:	108000cc 	andi	r2,r2,3
 4001590:	bdffffc4 	addi	r23,r23,-1
 4001594:	103ff81e 	bne	r2,zero,4001578 <__alt_data_end+0xfabf9578>
 4001598:	05c002f4 	movhi	r23,11
 400159c:	bdeb9804 	addi	r23,r23,-20896
 40015a0:	00000306 	br	40015b0 <alt_onchip_flash_write_block+0x154>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_WRITE_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_WRITE_PASSED
    ) {

	alt_busy_sleep(1); /* delay 1us */
 40015a4:	4001c480 	call	4001c48 <alt_busy_sleep>

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 40015a8:	b8001826 	beq	r23,zero,400160c <alt_onchip_flash_write_block+0x1b0>
 40015ac:	80c02f17 	ldw	r3,188(r16)
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 40015b0:	18800037 	ldwio	r2,0(r3)
              ALTERA_ONCHIP_FLASH_STATUS_WRITE_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_WRITE_PASSED
    ) {

	alt_busy_sleep(1); /* delay 1us */
 40015b4:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 40015b8:	1080020c 	andi	r2,r2,8
 40015bc:	bdffffc4 	addi	r23,r23,-1
 40015c0:	103ff826 	beq	r2,zero,40015a4 <__alt_data_end+0xfabf95a4>

    /* Enable write and erase operation */
    ALTERA_ONCHIP_FLASH_ENABLE_WRITE_AND_ERASE_OPERATION(flash->csr_base);

    /* Check data length */
    while (length)
 40015c4:	903fd31e 	bne	r18,zero,4001514 <__alt_data_end+0xfabf9514>
        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
                /* Timeout */
                ret_code = -ETIMEDOUT;
 40015c8:	0005883a 	mov	r2,zero
 40015cc:	00001106 	br	4001614 <alt_onchip_flash_write_block+0x1b8>
        } else {
            /* Calculate how many padding bytes need to be added before the start of a data offset */
            int padding = current_data_offset & (ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1);

            /* Calculate new 4-byte aligned data offset */
            current_data_offset = current_data_offset - padding;
 40015d0:	892fc83a 	sub	r23,r17,r4
            next_data_offset = (current_data_offset + ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE) & ~(ALTERA_ONCHIP_FLASH_DATA_ALIGN_SIZE - 1);
 40015d4:	bc400104 	addi	r17,r23,4
 40015d8:	8d62703a 	and	r17,r17,r21
            length_of_current_write = MIN(length + padding, next_data_offset - current_data_offset);
            /* Prepare the 4 bytes chunk of data to be written */
            memcpy((void *)(((int)&chunk_of_data) + (int)padding), &((alt_u8*)data)[buffer_offset], length_of_current_write - padding);
 40015dc:	2485883a 	add	r2,r4,r18
 40015e0:	8df9c83a 	sub	fp,r17,r23
 40015e4:	1700010e 	bge	r2,fp,40015ec <alt_onchip_flash_write_block+0x190>
 40015e8:	1039883a 	mov	fp,r2
 40015ec:	e139c83a 	sub	fp,fp,r4
 40015f0:	a4cb883a 	add	r5,r20,r19
 40015f4:	e00d883a 	mov	r6,fp
 40015f8:	d909883a 	add	r4,sp,r4
 40015fc:	400261c0 	call	400261c <memcpy>
            buffer_offset += length_of_current_write - padding;
 4001600:	9f27883a 	add	r19,r19,fp
            length -= length_of_current_write - padding;
 4001604:	9725c83a 	sub	r18,r18,fp
 4001608:	003fd406 	br	400155c <__alt_data_end+0xfabf955c>
 400160c:	80c02f17 	ldw	r3,188(r16)
        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
                /* Timeout */
                ret_code = -ETIMEDOUT;
 4001610:	00bfe304 	movi	r2,-116
        /* Prepare to write next 4 bytes */
        current_data_offset = next_data_offset;
    }

    /* Disable write and erase operation */
    ALTERA_ONCHIP_FLASH_DISABLE_WRITE_AND_ERASE_OPERATION(flash->csr_base);
 4001614:	18c00104 	addi	r3,r3,4
 4001618:	19400037 	ldwio	r5,0(r3)
 400161c:	01040034 	movhi	r4,4096
 4001620:	213fffc4 	addi	r4,r4,-1
 4001624:	2908b03a 	or	r4,r5,r4
 4001628:	19000035 	stwio	r4,0(r3)

    return ret_code;
}
 400162c:	dfc00b17 	ldw	ra,44(sp)
 4001630:	df000a17 	ldw	fp,40(sp)
 4001634:	ddc00917 	ldw	r23,36(sp)
 4001638:	dd800817 	ldw	r22,32(sp)
 400163c:	dd400717 	ldw	r21,28(sp)
 4001640:	dd000617 	ldw	r20,24(sp)
 4001644:	dcc00517 	ldw	r19,20(sp)
 4001648:	dc800417 	ldw	r18,16(sp)
 400164c:	dc400317 	ldw	r17,12(sp)
 4001650:	dc000217 	ldw	r16,8(sp)
 4001654:	dec00c04 	addi	sp,sp,48
 4001658:	f800283a 	ret
        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
                /* Timeout */
                ret_code = -ETIMEDOUT;
 400165c:	00bfe304 	movi	r2,-116
 4001660:	003ff206 	br	400162c <__alt_data_end+0xfabf962c>
    if (
        (block_offset >= flash->dev.length) ||
        (data_offset >= flash->dev.length) ||
        (length > (flash->dev.length - data_offset))
    ) {
        return -EFAULT;
 4001664:	00bffc84 	movi	r2,-14
 4001668:	003ff006 	br	400162c <__alt_data_end+0xfabf962c>
    }

    /* Make sure IP support support write and erase operation */
    if ((flash->csr_base == NULL) || (flash->is_read_only != 0)) {
        return -ENODEV;
 400166c:	00bffb44 	movi	r2,-19
 4001670:	003fee06 	br	400162c <__alt_data_end+0xfabf962c>
 4001674:	80c02f17 	ldw	r3,188(r16)
 4001678:	003fd306 	br	40015c8 <__alt_data_end+0xfabf95c8>

0400167c <alt_onchip_flash_write>:
    int         full_length = length;
    int         start_offset = offset;
    alt_onchip_flash_dev* flash = (alt_onchip_flash_dev*)flash_info;

    /* Make sure the input parameters is not outside of this device's range. */
    if ((offset >= flash->dev.length) || (length > (flash->dev.length - offset)))
 400167c:	20800b17 	ldw	r2,44(r4)
    alt_flash_dev *flash_info,
    int           offset,
    const void    *src_addr,
    int           length
)
{
 4001680:	deffee04 	addi	sp,sp,-72
 4001684:	dfc01115 	stw	ra,68(sp)
 4001688:	df001015 	stw	fp,64(sp)
 400168c:	ddc00f15 	stw	r23,60(sp)
 4001690:	dd800e15 	stw	r22,56(sp)
 4001694:	dd400d15 	stw	r21,52(sp)
 4001698:	dd000c15 	stw	r20,48(sp)
 400169c:	dcc00b15 	stw	r19,44(sp)
 40016a0:	dc800a15 	stw	r18,40(sp)
 40016a4:	dc400915 	stw	r17,36(sp)
 40016a8:	dc000815 	stw	r16,32(sp)
 40016ac:	d9000215 	stw	r4,8(sp)
 40016b0:	d9400415 	stw	r5,16(sp)
 40016b4:	d9c00515 	stw	r7,20(sp)
    int         full_length = length;
    int         start_offset = offset;
    alt_onchip_flash_dev* flash = (alt_onchip_flash_dev*)flash_info;

    /* Make sure the input parameters is not outside of this device's range. */
    if ((offset >= flash->dev.length) || (length > (flash->dev.length - offset)))
 40016b8:	28806b0e 	bge	r5,r2,4001868 <alt_onchip_flash_write+0x1ec>
 40016bc:	1145c83a 	sub	r2,r2,r5
 40016c0:	11c06916 	blt	r2,r7,4001868 <alt_onchip_flash_write+0x1ec>
    }

    /*
    * First and foremost which sectors are affected?
    */
    for(i=0;i<flash->dev.number_of_regions;i++)
 40016c4:	20c00c17 	ldw	r3,48(r4)
 40016c8:	00c0690e 	bge	zero,r3,4001870 <alt_onchip_flash_write+0x1f4>
 40016cc:	302d883a 	mov	r22,r6
 40016d0:	d9800217 	ldw	r6,8(sp)
 40016d4:	d8800217 	ldw	r2,8(sp)
 40016d8:	df000517 	ldw	fp,20(sp)
 40016dc:	31800a17 	ldw	r6,40(r6)
 40016e0:	dc800417 	ldw	r18,16(sp)
 40016e4:	15c00f04 	addi	r23,r2,60
 40016e8:	d9800315 	stw	r6,12(sp)
 40016ec:	11801004 	addi	r6,r2,64
 40016f0:	d9800115 	stw	r6,4(sp)
 40016f4:	0027883a 	mov	r19,zero
    {
        /* Is it in this erase block region?*/
        if((offset >= flash->dev.region_info[i].offset) &&
 40016f8:	bc3ffe17 	ldw	r16,-8(r23)
 40016fc:	94000e16 	blt	r18,r16,4001738 <alt_onchip_flash_write+0xbc>
 4001700:	b8bfff17 	ldw	r2,-4(r23)
 4001704:	8085883a 	add	r2,r16,r2
 4001708:	90800b0e 	bge	r18,r2,4001738 <alt_onchip_flash_write+0xbc>
            (offset < (flash->dev.region_info[i].offset +
            flash->dev.region_info[i].region_size)))
        {
            current_offset = flash->dev.region_info[i].offset;

            for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
 400170c:	ba400017 	ldw	r9,0(r23)
 4001710:	0240090e 	bge	zero,r9,4001738 <alt_onchip_flash_write+0xbc>
 4001714:	d8c00117 	ldw	r3,4(sp)
 4001718:	0023883a 	mov	r17,zero
 400171c:	1d000017 	ldw	r20,0(r3)
            {
                if ((offset >= current_offset ) &&
 4001720:	94000d0e 	bge	r18,r16,4001758 <alt_onchip_flash_write+0xdc>
 4001724:	8521883a 	add	r16,r16,r20
            (offset < (flash->dev.region_info[i].offset +
            flash->dev.region_info[i].region_size)))
        {
            current_offset = flash->dev.region_info[i].offset;

            for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
 4001728:	8c400044 	addi	r17,r17,1
 400172c:	8a7ffc16 	blt	r17,r9,4001720 <__alt_data_end+0xfabf9720>
 4001730:	d9800217 	ldw	r6,8(sp)
 4001734:	30c00c17 	ldw	r3,48(r6)
 4001738:	d8800117 	ldw	r2,4(sp)
    }

    /*
    * First and foremost which sectors are affected?
    */
    for(i=0;i<flash->dev.number_of_regions;i++)
 400173c:	9cc00044 	addi	r19,r19,1
 4001740:	bdc00404 	addi	r23,r23,16
 4001744:	10800404 	addi	r2,r2,16
 4001748:	d8800115 	stw	r2,4(sp)
 400174c:	98ffea16 	blt	r19,r3,40016f8 <__alt_data_end+0xfabf96f8>
                                                                data_to_write);
                        }
                    }

                    /* Was this the last block? */
                    if ((length == data_to_write) || ret_code)
 4001750:	0005883a 	mov	r2,zero
 4001754:	00002006 	br	40017d8 <alt_onchip_flash_write+0x15c>
            current_offset = flash->dev.region_info[i].offset;

            for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
            {
                if ((offset >= current_offset ) &&
                    (offset < (current_offset +
 4001758:	8507883a 	add	r3,r16,r20
        {
            current_offset = flash->dev.region_info[i].offset;

            for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
            {
                if ((offset >= current_offset ) &&
 400175c:	90c0130e 	bge	r18,r3,40017ac <alt_onchip_flash_write+0x130>
                {
                    /*
                    * Check if the contents of the block are different
                    * from the data we wish to put there
                    */
                    data_to_write = (current_offset + flash->dev.region_info[i].block_size - offset);
 4001760:	1cabc83a 	sub	r21,r3,r18
                    data_to_write = MIN(data_to_write, length);
 4001764:	e540010e 	bge	fp,r21,400176c <alt_onchip_flash_write+0xf0>
 4001768:	e02b883a 	mov	r21,fp
                    if(memcmp(src_addr, (alt_u8*)flash->dev.base_addr+offset, data_to_write))
 400176c:	d8800317 	ldw	r2,12(sp)
 4001770:	a80d883a 	mov	r6,r21
 4001774:	b009883a 	mov	r4,r22
 4001778:	148b883a 	add	r5,r2,r18
 400177c:	d8c00615 	stw	r3,24(sp)
 4001780:	da400715 	stw	r9,28(sp)
 4001784:	40025a00 	call	40025a0 <memcmp>
 4001788:	d8c00617 	ldw	r3,24(sp)
 400178c:	da400717 	ldw	r9,28(sp)
 4001790:	1000081e 	bne	r2,zero,40017b4 <alt_onchip_flash_write+0x138>
                                                                data_to_write);
                        }
                    }

                    /* Was this the last block? */
                    if ((length == data_to_write) || ret_code)
 4001794:	af3fee26 	beq	r21,fp,4001750 <__alt_data_end+0xfabf9750>
 4001798:	1825883a 	mov	r18,r3
                    {
                        goto finished;
                    }

                    length -= data_to_write;
 400179c:	e579c83a 	sub	fp,fp,r21
                    offset = current_offset + flash->dev.region_info[i].block_size;
                    src_addr = (alt_u8*)src_addr + data_to_write;
 40017a0:	b56d883a 	add	r22,r22,r21
 40017a4:	9021883a 	mov	r16,r18
 40017a8:	003fdf06 	br	4001728 <__alt_data_end+0xfabf9728>
 40017ac:	1821883a 	mov	r16,r3
 40017b0:	003fdd06 	br	4001728 <__alt_data_end+0xfabf9728>
                    */
                    data_to_write = (current_offset + flash->dev.region_info[i].block_size - offset);
                    data_to_write = MIN(data_to_write, length);
                    if(memcmp(src_addr, (alt_u8*)flash->dev.base_addr+offset, data_to_write))
                    {
                        ret_code = (*flash->dev.erase_block)(&flash->dev, current_offset);
 40017b4:	d8c00217 	ldw	r3,8(sp)
 40017b8:	800b883a 	mov	r5,r16
 40017bc:	18800817 	ldw	r2,32(r3)
 40017c0:	1809883a 	mov	r4,r3
 40017c4:	103ee83a 	callr	r2

                        if (!ret_code)
                        {
                            ret_code = (*flash->dev.write_block)(
 40017c8:	d8c00217 	ldw	r3,8(sp)
                    data_to_write = MIN(data_to_write, length);
                    if(memcmp(src_addr, (alt_u8*)flash->dev.base_addr+offset, data_to_write))
                    {
                        ret_code = (*flash->dev.erase_block)(&flash->dev, current_offset);

                        if (!ret_code)
 40017cc:	10001526 	beq	r2,zero,4001824 <alt_onchip_flash_write+0x1a8>
 40017d0:	18c00a17 	ldw	r3,40(r3)
 40017d4:	d8c00315 	stw	r3,12(sp)
            }
        }
    }

finished:
    alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
 40017d8:	d8c00317 	ldw	r3,12(sp)
 40017dc:	d9800417 	ldw	r6,16(sp)
 40017e0:	d9400517 	ldw	r5,20(sp)
 40017e4:	d8800615 	stw	r2,24(sp)
 40017e8:	1989883a 	add	r4,r3,r6
 40017ec:	4001d7c0 	call	4001d7c <alt_dcache_flush>
    return ret_code;
 40017f0:	d8800617 	ldw	r2,24(sp)
}
 40017f4:	dfc01117 	ldw	ra,68(sp)
 40017f8:	df001017 	ldw	fp,64(sp)
 40017fc:	ddc00f17 	ldw	r23,60(sp)
 4001800:	dd800e17 	ldw	r22,56(sp)
 4001804:	dd400d17 	ldw	r21,52(sp)
 4001808:	dd000c17 	ldw	r20,48(sp)
 400180c:	dcc00b17 	ldw	r19,44(sp)
 4001810:	dc800a17 	ldw	r18,40(sp)
 4001814:	dc400917 	ldw	r17,36(sp)
 4001818:	dc000817 	ldw	r16,32(sp)
 400181c:	dec01204 	addi	sp,sp,72
 4001820:	f800283a 	ret
                    {
                        ret_code = (*flash->dev.erase_block)(&flash->dev, current_offset);

                        if (!ret_code)
                        {
                            ret_code = (*flash->dev.write_block)(
 4001824:	18800917 	ldw	r2,36(r3)
 4001828:	b00f883a 	mov	r7,r22
 400182c:	dd400015 	stw	r21,0(sp)
 4001830:	900d883a 	mov	r6,r18
 4001834:	800b883a 	mov	r5,r16
 4001838:	1809883a 	mov	r4,r3
 400183c:	103ee83a 	callr	r2
                                                                data_to_write);
                        }
                    }

                    /* Was this the last block? */
                    if ((length == data_to_write) || ret_code)
 4001840:	af000f26 	beq	r21,fp,4001880 <alt_onchip_flash_write+0x204>
 4001844:	10000e1e 	bne	r2,zero,4001880 <alt_onchip_flash_write+0x204>
 4001848:	d8c00117 	ldw	r3,4(sp)
 400184c:	ba400017 	ldw	r9,0(r23)
 4001850:	1d000017 	ldw	r20,0(r3)
 4001854:	d8c00217 	ldw	r3,8(sp)
 4001858:	8525883a 	add	r18,r16,r20
 400185c:	18c00a17 	ldw	r3,40(r3)
 4001860:	d8c00315 	stw	r3,12(sp)
 4001864:	003fcd06 	br	400179c <__alt_data_end+0xfabf979c>
    alt_onchip_flash_dev* flash = (alt_onchip_flash_dev*)flash_info;

    /* Make sure the input parameters is not outside of this device's range. */
    if ((offset >= flash->dev.length) || (length > (flash->dev.length - offset)))
    {
        return -EFAULT;
 4001868:	00bffc84 	movi	r2,-14
 400186c:	003fe106 	br	40017f4 <__alt_data_end+0xfabf97f4>
 4001870:	20c00a17 	ldw	r3,40(r4)
    }

    /*
    * First and foremost which sectors are affected?
    */
    for(i=0;i<flash->dev.number_of_regions;i++)
 4001874:	0005883a 	mov	r2,zero
 4001878:	d8c00315 	stw	r3,12(sp)
 400187c:	003fd606 	br	40017d8 <__alt_data_end+0xfabf97d8>
 4001880:	d8c00217 	ldw	r3,8(sp)
 4001884:	003fd206 	br	40017d0 <__alt_data_end+0xfabf97d0>

04001888 <altera_onchip_flash_init>:

    /* Set up flash_region data structures. */
    number_of_regions = 0;
    region_info = &flash->dev.region_info[0];

    if (flash->csr_base != NULL) {
 4001888:	20802f17 	ldw	r2,188(r4)
**/
void altera_onchip_flash_init
(
    alt_onchip_flash_dev *flash
)
{
 400188c:	defff704 	addi	sp,sp,-36
 4001890:	dc800215 	stw	r18,8(sp)
 4001894:	dc000015 	stw	r16,0(sp)
 4001898:	dfc00815 	stw	ra,32(sp)
 400189c:	ddc00715 	stw	r23,28(sp)
 40018a0:	dd800615 	stw	r22,24(sp)
 40018a4:	dd400515 	stw	r21,20(sp)
 40018a8:	dd000415 	stw	r20,16(sp)
 40018ac:	dcc00315 	stw	r19,12(sp)
 40018b0:	dc400115 	stw	r17,4(sp)
 40018b4:	2021883a 	mov	r16,r4
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
    int sector5_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_AVAILABLE;

    /* Set up flash_region data structures. */
    number_of_regions = 0;
    region_info = &flash->dev.region_info[0];
 40018b8:	24800d04 	addi	r18,r4,52

    if (flash->csr_base != NULL) {
 40018bc:	10003926 	beq	r2,zero,40019a4 <altera_onchip_flash_init+0x11c>
        sector1_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_MSK;
 40018c0:	11000037 	ldwio	r4,0(r2)
        sector2_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_MSK;
 40018c4:	10c00037 	ldwio	r3,0(r2)
 40018c8:	1d40100c 	andi	r21,r3,64
        sector3_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_MSK;
 40018cc:	10c00037 	ldwio	r3,0(r2)
 40018d0:	1d80200c 	andi	r22,r3,128
        sector4_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_MSK;
 40018d4:	15000037 	ldwio	r20,0(r2)
 40018d8:	a500400c 	andi	r20,r20,256
        sector5_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_MSK;
 40018dc:	14c00037 	ldwio	r19,0(r2)
    }

    if ((flash->sector1_enabled == 1) && (sector1_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_UNAVAILABLE)) {
 40018e0:	00800044 	movi	r2,1
 40018e4:	80c03017 	ldw	r3,192(r16)
    if (flash->csr_base != NULL) {
        sector1_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_MSK;
        sector2_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_MSK;
        sector3_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_MSK;
        sector4_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_MSK;
        sector5_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_MSK;
 40018e8:	9cc0800c 	andi	r19,r19,512
    }

    if ((flash->sector1_enabled == 1) && (sector1_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_UNAVAILABLE)) {
 40018ec:	18807726 	beq	r3,r2,4001acc <altera_onchip_flash_init+0x244>
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
    int sector5_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_AVAILABLE;

    /* Set up flash_region data structures. */
    number_of_regions = 0;
 40018f0:	0023883a 	mov	r17,zero
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
    }

    if ((flash->sector2_enabled == 1) && (sector2_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_UNAVAILABLE)) {
 40018f4:	80c03317 	ldw	r3,204(r16)
 40018f8:	00800044 	movi	r2,1
 40018fc:	18805926 	beq	r3,r2,4001a64 <altera_onchip_flash_init+0x1dc>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

    if ((flash->sector3_enabled == 1) && (sector3_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_UNAVAILABLE)) {
 4001900:	80c03617 	ldw	r3,216(r16)
 4001904:	00800044 	movi	r2,1
 4001908:	18804426 	beq	r3,r2,4001a1c <altera_onchip_flash_init+0x194>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

	if ((flash->sector4_enabled == 1) && (sector4_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_UNAVAILABLE)) {
 400190c:	80c03917 	ldw	r3,228(r16)
 4001910:	00800044 	movi	r2,1
 4001914:	18803f26 	beq	r3,r2,4001a14 <altera_onchip_flash_init+0x18c>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

    if ((flash->sector5_enabled == 1) && (sector5_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_UNAVAILABLE)) {
 4001918:	80c03c17 	ldw	r3,240(r16)
 400191c:	00800044 	movi	r2,1
 4001920:	18800e26 	beq	r3,r2,400195c <altera_onchip_flash_init+0xd4>

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
 4001924:	d1600d04 	addi	r5,gp,-32716
 4001928:	8009883a 	mov	r4,r16

        number_of_regions++;
    }

    /* Update number of regions. */
    flash->dev.number_of_regions = number_of_regions;
 400192c:	84400c15 	stw	r17,48(r16)

    /*
    *  Register this device as a valid flash device type
    */
    alt_flash_device_register(&(flash->dev));
}
 4001930:	dfc00817 	ldw	ra,32(sp)
 4001934:	ddc00717 	ldw	r23,28(sp)
 4001938:	dd800617 	ldw	r22,24(sp)
 400193c:	dd400517 	ldw	r21,20(sp)
 4001940:	dd000417 	ldw	r20,16(sp)
 4001944:	dcc00317 	ldw	r19,12(sp)
 4001948:	dc800217 	ldw	r18,8(sp)
 400194c:	dc400117 	ldw	r17,4(sp)
 4001950:	dc000017 	ldw	r16,0(sp)
 4001954:	dec00904 	addi	sp,sp,36
 4001958:	4001ddc1 	jmpi	4001ddc <alt_dev_llist_insert>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

    if ((flash->sector5_enabled == 1) && (sector5_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_UNAVAILABLE)) {
 400195c:	983ff11e 	bne	r19,zero,4001924 <__alt_data_end+0xfabf9924>

        region_info[number_of_regions].offset = flash->sector5_start_addr;
 4001960:	81403d17 	ldw	r5,244(r16)
        region_info[number_of_regions].region_size = flash->sector5_end_addr - flash->sector5_start_addr + 1;
 4001964:	80803e17 	ldw	r2,248(r16)
        number_of_regions++;
	}

    if ((flash->sector5_enabled == 1) && (sector5_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector5_start_addr;
 4001968:	8806913a 	slli	r3,r17,4
        region_info[number_of_regions].region_size = flash->sector5_end_addr - flash->sector5_start_addr + 1;
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 400196c:	84c03f17 	ldw	r19,252(r16)
	}

    if ((flash->sector5_enabled == 1) && (sector5_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector5_start_addr;
        region_info[number_of_regions].region_size = flash->sector5_end_addr - flash->sector5_start_addr + 1;
 4001970:	1145c83a 	sub	r2,r2,r5
        number_of_regions++;
	}

    if ((flash->sector5_enabled == 1) && (sector5_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector5_start_addr;
 4001974:	90e5883a 	add	r18,r18,r3
        region_info[number_of_regions].region_size = flash->sector5_end_addr - flash->sector5_start_addr + 1;
 4001978:	10800044 	addi	r2,r2,1
 400197c:	90800115 	stw	r2,4(r18)
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001980:	80c7883a 	add	r3,r16,r3
 4001984:	19000e17 	ldw	r4,56(r3)
        number_of_regions++;
	}

    if ((flash->sector5_enabled == 1) && (sector5_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector5_start_addr;
 4001988:	91400015 	stw	r5,0(r18)
        region_info[number_of_regions].region_size = flash->sector5_end_addr - flash->sector5_start_addr + 1;
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 400198c:	980b883a 	mov	r5,r19
 4001990:	40007a80 	call	40007a8 <__divsi3>
 4001994:	90800215 	stw	r2,8(r18)
        region_info[number_of_regions].block_size = flash->page_size;
 4001998:	94c00315 	stw	r19,12(r18)

        number_of_regions++;
 400199c:	8c400044 	addi	r17,r17,1
 40019a0:	003fe006 	br	4001924 <__alt_data_end+0xfabf9924>
        sector3_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_MSK;
        sector4_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_MSK;
        sector5_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_MSK;
    }

    if ((flash->sector1_enabled == 1) && (sector1_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_UNAVAILABLE)) {
 40019a4:	20c03017 	ldw	r3,192(r4)
 40019a8:	00800044 	movi	r2,1
 40019ac:	18805626 	beq	r3,r2,4001b08 <altera_onchip_flash_init+0x280>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
    }

    if ((flash->sector2_enabled == 1) && (sector2_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_UNAVAILABLE)) {
 40019b0:	24403317 	ldw	r17,204(r4)
 40019b4:	88803f26 	beq	r17,r2,4001ab4 <altera_onchip_flash_init+0x22c>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

    if ((flash->sector3_enabled == 1) && (sector3_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_UNAVAILABLE)) {
 40019b8:	20c03617 	ldw	r3,216(r4)
 40019bc:	18805726 	beq	r3,r2,4001b1c <altera_onchip_flash_init+0x294>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

	if ((flash->sector4_enabled == 1) && (sector4_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_UNAVAILABLE)) {
 40019c0:	20c03917 	ldw	r3,228(r4)
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
    int sector5_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_AVAILABLE;
 40019c4:	0027883a 	mov	r19,zero

    /* Set up flash_region data structures. */
    number_of_regions = 0;
 40019c8:	0023883a 	mov	r17,zero
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

	if ((flash->sector4_enabled == 1) && (sector4_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_UNAVAILABLE)) {
 40019cc:	18bfd21e 	bne	r3,r2,4001918 <__alt_data_end+0xfabf9918>

        region_info[number_of_regions].offset = flash->sector4_start_addr;
 40019d0:	81403a17 	ldw	r5,232(r16)
        region_info[number_of_regions].region_size = flash->sector4_end_addr - flash->sector4_start_addr + 1;
 40019d4:	80803b17 	ldw	r2,236(r16)
        number_of_regions++;
	}

	if ((flash->sector4_enabled == 1) && (sector4_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector4_start_addr;
 40019d8:	8806913a 	slli	r3,r17,4
        region_info[number_of_regions].region_size = flash->sector4_end_addr - flash->sector4_start_addr + 1;
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 40019dc:	85403f17 	ldw	r21,252(r16)
	}

	if ((flash->sector4_enabled == 1) && (sector4_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector4_start_addr;
        region_info[number_of_regions].region_size = flash->sector4_end_addr - flash->sector4_start_addr + 1;
 40019e0:	1145c83a 	sub	r2,r2,r5
        number_of_regions++;
	}

	if ((flash->sector4_enabled == 1) && (sector4_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector4_start_addr;
 40019e4:	90e9883a 	add	r20,r18,r3
        region_info[number_of_regions].region_size = flash->sector4_end_addr - flash->sector4_start_addr + 1;
 40019e8:	10800044 	addi	r2,r2,1
 40019ec:	a0800115 	stw	r2,4(r20)
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 40019f0:	80c7883a 	add	r3,r16,r3
 40019f4:	19000e17 	ldw	r4,56(r3)
        number_of_regions++;
	}

	if ((flash->sector4_enabled == 1) && (sector4_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector4_start_addr;
 40019f8:	a1400015 	stw	r5,0(r20)
        region_info[number_of_regions].region_size = flash->sector4_end_addr - flash->sector4_start_addr + 1;
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 40019fc:	a80b883a 	mov	r5,r21
 4001a00:	40007a80 	call	40007a8 <__divsi3>
 4001a04:	a0800215 	stw	r2,8(r20)
        region_info[number_of_regions].block_size = flash->page_size;
 4001a08:	a5400315 	stw	r21,12(r20)

        number_of_regions++;
 4001a0c:	8c400044 	addi	r17,r17,1
 4001a10:	003fc106 	br	4001918 <__alt_data_end+0xfabf9918>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

	if ((flash->sector4_enabled == 1) && (sector4_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_UNAVAILABLE)) {
 4001a14:	a03fee26 	beq	r20,zero,40019d0 <__alt_data_end+0xfabf99d0>
 4001a18:	003fbf06 	br	4001918 <__alt_data_end+0xfabf9918>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
	}

    if ((flash->sector3_enabled == 1) && (sector3_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_UNAVAILABLE)) {
 4001a1c:	b03fbb1e 	bne	r22,zero,400190c <__alt_data_end+0xfabf990c>

        region_info[number_of_regions].offset = flash->sector3_start_addr;
 4001a20:	81403717 	ldw	r5,220(r16)
        region_info[number_of_regions].region_size = flash->sector3_end_addr - flash->sector3_start_addr + 1;
 4001a24:	80803817 	ldw	r2,224(r16)
        number_of_regions++;
	}

    if ((flash->sector3_enabled == 1) && (sector3_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector3_start_addr;
 4001a28:	8806913a 	slli	r3,r17,4
        region_info[number_of_regions].region_size = flash->sector3_end_addr - flash->sector3_start_addr + 1;
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001a2c:	85803f17 	ldw	r22,252(r16)
	}

    if ((flash->sector3_enabled == 1) && (sector3_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector3_start_addr;
        region_info[number_of_regions].region_size = flash->sector3_end_addr - flash->sector3_start_addr + 1;
 4001a30:	1145c83a 	sub	r2,r2,r5
        number_of_regions++;
	}

    if ((flash->sector3_enabled == 1) && (sector3_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector3_start_addr;
 4001a34:	90eb883a 	add	r21,r18,r3
        region_info[number_of_regions].region_size = flash->sector3_end_addr - flash->sector3_start_addr + 1;
 4001a38:	10800044 	addi	r2,r2,1
 4001a3c:	a8800115 	stw	r2,4(r21)
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001a40:	80c7883a 	add	r3,r16,r3
 4001a44:	19000e17 	ldw	r4,56(r3)
        number_of_regions++;
	}

    if ((flash->sector3_enabled == 1) && (sector3_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector3_start_addr;
 4001a48:	a9400015 	stw	r5,0(r21)
        region_info[number_of_regions].region_size = flash->sector3_end_addr - flash->sector3_start_addr + 1;
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001a4c:	b00b883a 	mov	r5,r22
 4001a50:	40007a80 	call	40007a8 <__divsi3>
 4001a54:	a8800215 	stw	r2,8(r21)
        region_info[number_of_regions].block_size = flash->page_size;
 4001a58:	ad800315 	stw	r22,12(r21)

        number_of_regions++;
 4001a5c:	8c400044 	addi	r17,r17,1
 4001a60:	003faa06 	br	400190c <__alt_data_end+0xfabf990c>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
    }

    if ((flash->sector2_enabled == 1) && (sector2_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_UNAVAILABLE)) {
 4001a64:	a83fa61e 	bne	r21,zero,4001900 <__alt_data_end+0xfabf9900>
 4001a68:	882a913a 	slli	r21,r17,4
 4001a6c:	8807883a 	mov	r3,r17
 4001a70:	88a3883a 	add	r17,r17,r2

        region_info[number_of_regions].offset = flash->sector2_start_addr;
 4001a74:	81403417 	ldw	r5,208(r16)
        region_info[number_of_regions].region_size = flash->sector2_end_addr - flash->sector2_start_addr + 1;
 4001a78:	80803517 	ldw	r2,212(r16)
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001a7c:	1806913a 	slli	r3,r3,4
        number_of_regions++;
    }

    if ((flash->sector2_enabled == 1) && (sector2_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector2_start_addr;
 4001a80:	956b883a 	add	r21,r18,r21
        region_info[number_of_regions].region_size = flash->sector2_end_addr - flash->sector2_start_addr + 1;
 4001a84:	1145c83a 	sub	r2,r2,r5
 4001a88:	10800044 	addi	r2,r2,1
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001a8c:	85c03f17 	ldw	r23,252(r16)
    }

    if ((flash->sector2_enabled == 1) && (sector2_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector2_start_addr;
        region_info[number_of_regions].region_size = flash->sector2_end_addr - flash->sector2_start_addr + 1;
 4001a90:	a8800115 	stw	r2,4(r21)
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001a94:	80c5883a 	add	r2,r16,r3
 4001a98:	11000e17 	ldw	r4,56(r2)
        number_of_regions++;
    }

    if ((flash->sector2_enabled == 1) && (sector2_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector2_start_addr;
 4001a9c:	a9400015 	stw	r5,0(r21)
        region_info[number_of_regions].region_size = flash->sector2_end_addr - flash->sector2_start_addr + 1;
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001aa0:	b80b883a 	mov	r5,r23
 4001aa4:	40007a80 	call	40007a8 <__divsi3>
 4001aa8:	a8800215 	stw	r2,8(r21)
        region_info[number_of_regions].block_size = flash->page_size;
 4001aac:	adc00315 	stw	r23,12(r21)
 4001ab0:	003f9306 	br	4001900 <__alt_data_end+0xfabf9900>
        region_info[number_of_regions].block_size = flash->page_size;

        number_of_regions++;
    }

    if ((flash->sector2_enabled == 1) && (sector2_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_UNAVAILABLE)) {
 4001ab4:	002b883a 	mov	r21,zero
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
    int sector5_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_AVAILABLE;
 4001ab8:	0027883a 	mov	r19,zero
    int number_of_regions;
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
 4001abc:	0029883a 	mov	r20,zero
    /* A region is a sector of the onchip flash */
    int number_of_regions;
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
 4001ac0:	002d883a 	mov	r22,zero
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
    int sector5_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_AVAILABLE;

    /* Set up flash_region data structures. */
    number_of_regions = 0;
 4001ac4:	0007883a 	mov	r3,zero
 4001ac8:	003fea06 	br	4001a74 <__alt_data_end+0xfabf9a74>
        sector3_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_MSK;
        sector4_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_MSK;
        sector5_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_MSK;
    }

    if ((flash->sector1_enabled == 1) && (sector1_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_UNAVAILABLE)) {
 4001acc:	2100080c 	andi	r4,r4,32
 4001ad0:	203f871e 	bne	r4,zero,40018f0 <__alt_data_end+0xfabf98f0>

        region_info[number_of_regions].offset = flash->sector1_start_addr;
 4001ad4:	81003117 	ldw	r4,196(r16)
        region_info[number_of_regions].region_size = flash->sector1_end_addr - flash->sector1_start_addr + 1;
 4001ad8:	80803217 	ldw	r2,200(r16)
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001adc:	84403f17 	ldw	r17,252(r16)
        sector5_status = IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) & ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_MSK;
    }

    if ((flash->sector1_enabled == 1) && (sector1_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector1_start_addr;
 4001ae0:	81000d15 	stw	r4,52(r16)
        region_info[number_of_regions].region_size = flash->sector1_end_addr - flash->sector1_start_addr + 1;
 4001ae4:	1109c83a 	sub	r4,r2,r4
 4001ae8:	21000044 	addi	r4,r4,1
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001aec:	880b883a 	mov	r5,r17
    }

    if ((flash->sector1_enabled == 1) && (sector1_status != ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_UNAVAILABLE)) {

        region_info[number_of_regions].offset = flash->sector1_start_addr;
        region_info[number_of_regions].region_size = flash->sector1_end_addr - flash->sector1_start_addr + 1;
 4001af0:	81000e15 	stw	r4,56(r16)
        region_info[number_of_regions].number_of_blocks = flash->dev.region_info[number_of_regions].region_size / flash->page_size;
 4001af4:	40007a80 	call	40007a8 <__divsi3>
 4001af8:	80800f15 	stw	r2,60(r16)
        region_info[number_of_regions].block_size = flash->page_size;
 4001afc:	84401015 	stw	r17,64(r16)

        number_of_regions++;
 4001b00:	04400044 	movi	r17,1
 4001b04:	003f7b06 	br	40018f4 <__alt_data_end+0xfabf98f4>
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
    int sector5_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_AVAILABLE;
 4001b08:	0027883a 	mov	r19,zero
    int number_of_regions;
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
 4001b0c:	0029883a 	mov	r20,zero
    /* A region is a sector of the onchip flash */
    int number_of_regions;
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
 4001b10:	002d883a 	mov	r22,zero
{
    /* A region is a sector of the onchip flash */
    int number_of_regions;
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
 4001b14:	002b883a 	mov	r21,zero
 4001b18:	003fee06 	br	4001ad4 <__alt_data_end+0xfabf9ad4>
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
    int sector5_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_AVAILABLE;
 4001b1c:	0027883a 	mov	r19,zero
    int number_of_regions;
    flash_region* region_info;
    int sector1_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR1_AVAILABLE;
    int sector2_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR2_AVAILABLE;
    int sector3_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR3_AVAILABLE;
    int sector4_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR4_AVAILABLE;
 4001b20:	0029883a 	mov	r20,zero
    int sector5_status = ALTERA_ONCHIP_FLASH_STATUS_SECTOR5_AVAILABLE;

    /* Set up flash_region data structures. */
    number_of_regions = 0;
 4001b24:	0023883a 	mov	r17,zero
 4001b28:	003fbd06 	br	4001a20 <__alt_data_end+0xfabf9a20>

04001b2c <alt_onchip_flash_poll_for_status_to_go_idle>:
**/
int alt_onchip_flash_poll_for_status_to_go_idle
(
    alt_onchip_flash_dev *flash
)
{
 4001b2c:	defffd04 	addi	sp,sp,-12
 4001b30:	dc000015 	stw	r16,0(sp)
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001b34:	040002f4 	movhi	r16,11
**/
int alt_onchip_flash_poll_for_status_to_go_idle
(
    alt_onchip_flash_dev *flash
)
{
 4001b38:	dc400115 	stw	r17,4(sp)
 4001b3c:	dfc00215 	stw	ra,8(sp)
 4001b40:	2023883a 	mov	r17,r4
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001b44:	842b9804 	addi	r16,r16,-20896
 4001b48:	00000206 	br	4001b54 <alt_onchip_flash_poll_for_status_to_go_idle+0x28>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 4001b4c:	4001c480 	call	4001c48 <alt_busy_sleep>

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 4001b50:	80000b26 	beq	r16,zero,4001b80 <alt_onchip_flash_poll_for_status_to_go_idle+0x54>
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 4001b54:	88802f17 	ldw	r2,188(r17)
 4001b58:	10800037 	ldwio	r2,0(r2)
              ALTERA_ONCHIP_FLASH_STATUS_BUSY_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_BUSY_IDLE
    ) {
	 
	alt_busy_sleep(1); /* delay 1us */
 4001b5c:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001b60:	108000cc 	andi	r2,r2,3
 4001b64:	843fffc4 	addi	r16,r16,-1
 4001b68:	103ff81e 	bne	r2,zero,4001b4c <__alt_data_end+0xfabf9b4c>
            }
        }
    }

    return ret_code;
}
 4001b6c:	dfc00217 	ldw	ra,8(sp)
 4001b70:	dc400117 	ldw	r17,4(sp)
 4001b74:	dc000017 	ldw	r16,0(sp)
 4001b78:	dec00304 	addi	sp,sp,12
 4001b7c:	f800283a 	ret
        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
                /* Timeout */
                ret_code = -ETIMEDOUT;
 4001b80:	00bfe304 	movi	r2,-116
 4001b84:	003ff906 	br	4001b6c <__alt_data_end+0xfabf9b6c>

04001b88 <alt_onchip_flash_poll_for_status_erase_passed>:
**/
int alt_onchip_flash_poll_for_status_erase_passed
(
    alt_onchip_flash_dev *flash
)
{
 4001b88:	defffd04 	addi	sp,sp,-12
 4001b8c:	dc000015 	stw	r16,0(sp)
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001b90:	040002f4 	movhi	r16,11
**/
int alt_onchip_flash_poll_for_status_erase_passed
(
    alt_onchip_flash_dev *flash
)
{
 4001b94:	dc400115 	stw	r17,4(sp)
 4001b98:	dfc00215 	stw	ra,8(sp)
 4001b9c:	2023883a 	mov	r17,r4
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001ba0:	842b9804 	addi	r16,r16,-20896
 4001ba4:	00000206 	br	4001bb0 <alt_onchip_flash_poll_for_status_erase_passed+0x28>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_ERASE_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_ERASE_PASSED
    ) {

	alt_busy_sleep(1); /* delay 1us */
 4001ba8:	4001c480 	call	4001c48 <alt_busy_sleep>

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 4001bac:	80000c26 	beq	r16,zero,4001be0 <alt_onchip_flash_poll_for_status_erase_passed+0x58>
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 4001bb0:	88802f17 	ldw	r2,188(r17)
 4001bb4:	10800037 	ldwio	r2,0(r2)
              ALTERA_ONCHIP_FLASH_STATUS_ERASE_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_ERASE_PASSED
    ) {

	alt_busy_sleep(1); /* delay 1us */
 4001bb8:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001bbc:	1080040c 	andi	r2,r2,16
 4001bc0:	843fffc4 	addi	r16,r16,-1
 4001bc4:	103ff826 	beq	r2,zero,4001ba8 <__alt_data_end+0xfabf9ba8>
int alt_onchip_flash_poll_for_status_erase_passed
(
    alt_onchip_flash_dev *flash
)
{
    int ret_code = 0;
 4001bc8:	0005883a 	mov	r2,zero
            }
        }
    }

    return ret_code;
}
 4001bcc:	dfc00217 	ldw	ra,8(sp)
 4001bd0:	dc400117 	ldw	r17,4(sp)
 4001bd4:	dc000017 	ldw	r16,0(sp)
 4001bd8:	dec00304 	addi	sp,sp,12
 4001bdc:	f800283a 	ret
        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
                /* Timeout */
                ret_code = -ETIMEDOUT;
 4001be0:	00bfe304 	movi	r2,-116
 4001be4:	003ff906 	br	4001bcc <__alt_data_end+0xfabf9bcc>

04001be8 <alt_onchip_flash_poll_for_status_write_passed>:
**/
int alt_onchip_flash_poll_for_status_write_passed
(
    alt_onchip_flash_dev *flash
)
{
 4001be8:	defffd04 	addi	sp,sp,-12
 4001bec:	dc000015 	stw	r16,0(sp)
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001bf0:	040002f4 	movhi	r16,11
**/
int alt_onchip_flash_poll_for_status_write_passed
(
    alt_onchip_flash_dev *flash
)
{
 4001bf4:	dc400115 	stw	r17,4(sp)
 4001bf8:	dfc00215 	stw	ra,8(sp)
 4001bfc:	2023883a 	mov	r17,r4
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001c00:	842b9804 	addi	r16,r16,-20896
 4001c04:	00000206 	br	4001c10 <alt_onchip_flash_poll_for_status_write_passed+0x28>
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
              ALTERA_ONCHIP_FLASH_STATUS_WRITE_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_WRITE_PASSED
    ) {

	alt_busy_sleep(1); /* delay 1us */
 4001c08:	4001c480 	call	4001c48 <alt_busy_sleep>

        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
 4001c0c:	80000c26 	beq	r16,zero,4001c40 <alt_onchip_flash_poll_for_status_write_passed+0x58>
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
        (IORD_ALTERA_ONCHIP_FLASH_STATUS(flash->csr_base) &
 4001c10:	88802f17 	ldw	r2,188(r17)
 4001c14:	10800037 	ldwio	r2,0(r2)
              ALTERA_ONCHIP_FLASH_STATUS_WRITE_MSK
        ) !=  ALTERA_ONCHIP_FLASH_STATUS_WRITE_PASSED
    ) {

	alt_busy_sleep(1); /* delay 1us */
 4001c18:	01000044 	movi	r4,1
{
    int ret_code = 0;
    int timeout = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;
    int count_down = ALTERA_ONCHIP_FLASH_STATUS_BIT_POLLING_TIMEOUT_VALUE;

    while (
 4001c1c:	1080020c 	andi	r2,r2,8
 4001c20:	843fffc4 	addi	r16,r16,-1
 4001c24:	103ff826 	beq	r2,zero,4001c08 <__alt_data_end+0xfabf9c08>
int alt_onchip_flash_poll_for_status_write_passed
(
    alt_onchip_flash_dev *flash
)
{
    int ret_code = 0;
 4001c28:	0005883a 	mov	r2,zero
            }
        }
    }

    return ret_code;
}
 4001c2c:	dfc00217 	ldw	ra,8(sp)
 4001c30:	dc400117 	ldw	r17,4(sp)
 4001c34:	dc000017 	ldw	r16,0(sp)
 4001c38:	dec00304 	addi	sp,sp,12
 4001c3c:	f800283a 	ret
        /* If timeout value is zero, it will never timeout. */
        if (timeout != 0) {
            count_down--;
            if (count_down == 0) {
                /* Timeout */
                ret_code = -ETIMEDOUT;
 4001c40:	00bfe304 	movi	r2,-116
 4001c44:	003ff906 	br	4001c2c <__alt_data_end+0xfabf9c2c>

04001c48 <alt_busy_sleep>:
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 4001c48:	01413b34 	movhi	r5,1260
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 4001c4c:	defffe04 	addi	sp,sp,-8
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 4001c50:	2953b104 	addi	r5,r5,20164
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 4001c54:	dc000015 	stw	r16,0(sp)
 4001c58:	dfc00115 	stw	ra,4(sp)
 4001c5c:	2021883a 	mov	r16,r4
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 4001c60:	40008a00 	call	40008a0 <__udivsi3>
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 4001c64:	10001226 	beq	r2,zero,4001cb0 <alt_busy_sleep+0x68>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 4001c68:	01600034 	movhi	r5,32768
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 4001c6c:	013ec534 	movhi	r4,64276
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 4001c70:	297fffc4 	addi	r5,r5,-1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 4001c74:	212c4f04 	addi	r4,r4,-20164
 4001c78:	0007883a 	mov	r3,zero
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 4001c7c:	297fffc4 	addi	r5,r5,-1
 4001c80:	283ffe1e 	bne	r5,zero,4001c7c <__alt_data_end+0xfabf9c7c>
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 4001c84:	18c00044 	addi	r3,r3,1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 4001c88:	8121883a 	add	r16,r16,r4
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 4001c8c:	18bffb16 	blt	r3,r2,4001c7c <__alt_data_end+0xfabf9c7c>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 4001c90:	840006a4 	muli	r16,r16,26
 4001c94:	843fffc4 	addi	r16,r16,-1
 4001c98:	803ffe1e 	bne	r16,zero,4001c94 <__alt_data_end+0xfabf9c94>
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
}
 4001c9c:	0005883a 	mov	r2,zero
 4001ca0:	dfc00117 	ldw	ra,4(sp)
 4001ca4:	dc000017 	ldw	r16,0(sp)
 4001ca8:	dec00204 	addi	sp,sp,8
 4001cac:	f800283a 	ret
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 4001cb0:	840006a4 	muli	r16,r16,26
 4001cb4:	843fffc4 	addi	r16,r16,-1
 4001cb8:	043ffe16 	blt	zero,r16,4001cb4 <__alt_data_end+0xfabf9cb4>
 4001cbc:	003ff706 	br	4001c9c <__alt_data_end+0xfabf9c9c>

04001cc0 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 4001cc0:	defffd04 	addi	sp,sp,-12
 4001cc4:	dfc00215 	stw	ra,8(sp)
 4001cc8:	dc400115 	stw	r17,4(sp)
 4001ccc:	dc000015 	stw	r16,0(sp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 4001cd0:	20001f16 	blt	r4,zero,4001d50 <close+0x90>
 4001cd4:	20c00324 	muli	r3,r4,12
 4001cd8:	00810034 	movhi	r2,1024
 4001cdc:	1094d104 	addi	r2,r2,21316
 4001ce0:	1885883a 	add	r2,r3,r2
 4001ce4:	2021883a 	mov	r16,r4

  if (fd)
 4001ce8:	10001926 	beq	r2,zero,4001d50 <close+0x90>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 4001cec:	10c00017 	ldw	r3,0(r2)
 4001cf0:	18c00417 	ldw	r3,16(r3)
 4001cf4:	18000c26 	beq	r3,zero,4001d28 <close+0x68>
 4001cf8:	1009883a 	mov	r4,r2
 4001cfc:	183ee83a 	callr	r3

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 4001d00:	8009883a 	mov	r4,r16
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 4001d04:	1023883a 	mov	r17,r2

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 4001d08:	40022840 	call	4002284 <alt_release_fd>
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
      return -1;
    }
    return 0;
 4001d0c:	0005883a 	mov	r2,zero
    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    if (rval < 0)
 4001d10:	88000816 	blt	r17,zero,4001d34 <close+0x74>
  else
  {
    ALT_ERRNO = EBADFD;
    return -1;
  }
}
 4001d14:	dfc00217 	ldw	ra,8(sp)
 4001d18:	dc400117 	ldw	r17,4(sp)
 4001d1c:	dc000017 	ldw	r16,0(sp)
 4001d20:	dec00304 	addi	sp,sp,12
 4001d24:	f800283a 	ret

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 4001d28:	40022840 	call	4002284 <alt_release_fd>
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
      return -1;
    }
    return 0;
 4001d2c:	0005883a 	mov	r2,zero
 4001d30:	003ff806 	br	4001d14 <__alt_data_end+0xfabf9d14>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
 4001d34:	d0a00c17 	ldw	r2,-32720(gp)
 4001d38:	10000c26 	beq	r2,zero,4001d6c <close+0xac>
 4001d3c:	103ee83a 	callr	r2
    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
 4001d40:	0463c83a 	sub	r17,zero,r17
 4001d44:	14400015 	stw	r17,0(r2)
      return -1;
 4001d48:	00bfffc4 	movi	r2,-1
 4001d4c:	003ff106 	br	4001d14 <__alt_data_end+0xfabf9d14>
 4001d50:	d0a00c17 	ldw	r2,-32720(gp)
 4001d54:	10000726 	beq	r2,zero,4001d74 <close+0xb4>
 4001d58:	103ee83a 	callr	r2
    }
    return 0;
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4001d5c:	00c01444 	movi	r3,81
 4001d60:	10c00015 	stw	r3,0(r2)
    return -1;
 4001d64:	00bfffc4 	movi	r2,-1
 4001d68:	003fea06 	br	4001d14 <__alt_data_end+0xfabf9d14>
 4001d6c:	d0a30c04 	addi	r2,gp,-29648
 4001d70:	003ff306 	br	4001d40 <__alt_data_end+0xfabf9d40>
 4001d74:	d0a30c04 	addi	r2,gp,-29648
 4001d78:	003ff806 	br	4001d5c <__alt_data_end+0xfabf9d5c>

04001d7c <alt_dcache_flush>:
void alt_dcache_flush (void* start, alt_u32 len)
{
#if NIOS2_DCACHE_SIZE > 0

  char* i;
  char* end = ((char*) start) + len; 
 4001d7c:	214b883a 	add	r5,r4,r5

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
 4001d80:	2005883a 	mov	r2,r4
 4001d84:	2140092e 	bgeu	r4,r5,4001dac <alt_dcache_flush+0x30>
  { 
    ALT_FLUSH_DATA(i); 
 4001d88:	1000001b 	flushda	0(r2)
#if NIOS2_DCACHE_SIZE > 0

  char* i;
  char* end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
 4001d8c:	10800804 	addi	r2,r2,32
 4001d90:	117ffd36 	bltu	r2,r5,4001d88 <__alt_data_end+0xfabf9d88>
 4001d94:	0104303a 	nor	r2,zero,r4
 4001d98:	1145883a 	add	r2,r2,r5
 4001d9c:	1004d17a 	srli	r2,r2,5
 4001da0:	10800044 	addi	r2,r2,1
 4001da4:	1004917a 	slli	r2,r2,5
 4001da8:	2085883a 	add	r2,r4,r2
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
 4001dac:	210007cc 	andi	r4,r4,31
 4001db0:	20000126 	beq	r4,zero,4001db8 <alt_dcache_flush+0x3c>
  {
    ALT_FLUSH_DATA(i);
 4001db4:	1000001b 	flushda	0(r2)
 4001db8:	f800283a 	ret

04001dbc <alt_dcache_flush_all>:
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 4001dbc:	0005883a 	mov	r2,zero
 4001dc0:	00c20004 	movi	r3,2048
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
 4001dc4:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 4001dc8:	10800804 	addi	r2,r2,32
 4001dcc:	10fffd1e 	bne	r2,r3,4001dc4 <__alt_data_end+0xfabf9dc4>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 4001dd0:	f800283a 	ret

04001dd4 <alt_dev_null_write>:
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  return len;
}
 4001dd4:	3005883a 	mov	r2,r6
 4001dd8:	f800283a 	ret

04001ddc <alt_dev_llist_insert>:
{
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 4001ddc:	20000a26 	beq	r4,zero,4001e08 <alt_dev_llist_insert+0x2c>
 4001de0:	20800217 	ldw	r2,8(r4)
 4001de4:	10000826 	beq	r2,zero,4001e08 <alt_dev_llist_insert+0x2c>

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;
 4001de8:	28c00017 	ldw	r3,0(r5)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4001dec:	21400115 	stw	r5,4(r4)
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
 4001df0:	0005883a 	mov	r2,zero
  entry->next     = list->next;
 4001df4:	20c00015 	stw	r3,0(r4)

  list->next->previous = entry;
 4001df8:	28c00017 	ldw	r3,0(r5)
 4001dfc:	19000115 	stw	r4,4(r3)
  list->next           = entry;
 4001e00:	29000015 	stw	r4,0(r5)
 4001e04:	f800283a 	ret
 4001e08:	d0a00c17 	ldw	r2,-32720(gp)
 4001e0c:	10000926 	beq	r2,zero,4001e34 <alt_dev_llist_insert+0x58>
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 4001e10:	deffff04 	addi	sp,sp,-4
 4001e14:	dfc00015 	stw	ra,0(sp)
 4001e18:	103ee83a 	callr	r2
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
 4001e1c:	00c00584 	movi	r3,22
 4001e20:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
 4001e24:	00bffa84 	movi	r2,-22
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
 4001e28:	dfc00017 	ldw	ra,0(sp)
 4001e2c:	dec00104 	addi	sp,sp,4
 4001e30:	f800283a 	ret
 4001e34:	d0a30c04 	addi	r2,gp,-29648
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
 4001e38:	00c00584 	movi	r3,22
 4001e3c:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
 4001e40:	00bffa84 	movi	r2,-22
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
 4001e44:	f800283a 	ret

04001e48 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 4001e48:	defffb04 	addi	sp,sp,-20
 4001e4c:	dc000015 	stw	r16,0(sp)
  alt_dev* next = (alt_dev*) llist->next;
 4001e50:	2c000017 	ldw	r16,0(r5)
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 4001e54:	dc400115 	stw	r17,4(sp)
 4001e58:	2823883a 	mov	r17,r5
 4001e5c:	dcc00315 	stw	r19,12(sp)
 4001e60:	dfc00415 	stw	ra,16(sp)
 4001e64:	dc800215 	stw	r18,8(sp)
 4001e68:	2027883a 	mov	r19,r4
  alt_dev* next = (alt_dev*) llist->next;
  alt_32 len;

  len  = strlen(name) + 1;
 4001e6c:	40029540 	call	4002954 <strlen>
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 4001e70:	8c000b26 	beq	r17,r16,4001ea0 <alt_find_dev+0x58>
 4001e74:	14800044 	addi	r18,r2,1
 4001e78:	00000206 	br	4001e84 <alt_find_dev+0x3c>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
 4001e7c:	84000017 	ldw	r16,0(r16)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 4001e80:	8c000726 	beq	r17,r16,4001ea0 <alt_find_dev+0x58>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 4001e84:	81000217 	ldw	r4,8(r16)
 4001e88:	900d883a 	mov	r6,r18
 4001e8c:	980b883a 	mov	r5,r19
 4001e90:	40025a00 	call	40025a0 <memcmp>
 4001e94:	103ff91e 	bne	r2,zero,4001e7c <__alt_data_end+0xfabf9e7c>
 4001e98:	8005883a 	mov	r2,r16
 4001e9c:	00000106 	br	4001ea4 <alt_find_dev+0x5c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 4001ea0:	0005883a 	mov	r2,zero
}
 4001ea4:	dfc00417 	ldw	ra,16(sp)
 4001ea8:	dcc00317 	ldw	r19,12(sp)
 4001eac:	dc800217 	ldw	r18,8(sp)
 4001eb0:	dc400117 	ldw	r17,4(sp)
 4001eb4:	dc000017 	ldw	r16,0(sp)
 4001eb8:	dec00504 	addi	sp,sp,20
 4001ebc:	f800283a 	ret

04001ec0 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
 4001ec0:	defffe04 	addi	sp,sp,-8
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
 4001ec4:	d1600d04 	addi	r5,gp,-32716
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
 4001ec8:	dc000015 	stw	r16,0(sp)
 4001ecc:	dfc00115 	stw	ra,4(sp)
 4001ed0:	2021883a 	mov	r16,r4
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
 4001ed4:	4001e480 	call	4001e48 <alt_find_dev>

  if ((dev) && dev->open)
 4001ed8:	10000826 	beq	r2,zero,4001efc <alt_flash_open_dev+0x3c>
 4001edc:	10c00317 	ldw	r3,12(r2)
 4001ee0:	18000726 	beq	r3,zero,4001f00 <alt_flash_open_dev+0x40>
  {
    return dev->open(dev, name);
 4001ee4:	800b883a 	mov	r5,r16
 4001ee8:	1009883a 	mov	r4,r2
  }

  return dev;
}
 4001eec:	dfc00117 	ldw	ra,4(sp)
 4001ef0:	dc000017 	ldw	r16,0(sp)
 4001ef4:	dec00204 	addi	sp,sp,8
{
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);

  if ((dev) && dev->open)
  {
    return dev->open(dev, name);
 4001ef8:	1800683a 	jmp	r3
 4001efc:	0005883a 	mov	r2,zero
  }

  return dev;
}
 4001f00:	dfc00117 	ldw	ra,4(sp)
 4001f04:	dc000017 	ldw	r16,0(sp)
 4001f08:	dec00204 	addi	sp,sp,8
 4001f0c:	f800283a 	ret

04001f10 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
  if (fd && fd->close)
 4001f10:	20000326 	beq	r4,zero,4001f20 <alt_flash_close_dev+0x10>
 4001f14:	20800417 	ldw	r2,16(r4)
 4001f18:	10000126 	beq	r2,zero,4001f20 <alt_flash_close_dev+0x10>
  {
    fd->close(fd);
 4001f1c:	1000683a 	jmp	r2
 4001f20:	f800283a 	ret

04001f24 <alt_icache_flush_all>:
 */

void alt_icache_flush_all (void)
{
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
 4001f24:	01420004 	movi	r5,2048
 4001f28:	0009883a 	mov	r4,zero
 4001f2c:	40023ac1 	jmpi	40023ac <alt_icache_flush>

04001f30 <alt_ic_isr_register>:
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 4001f30:	4001fbc1 	jmpi	4001fbc <alt_iic_isr_register>

04001f34 <alt_ic_irq_enable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4001f34:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4001f38:	00bfff84 	movi	r2,-2
 4001f3c:	2084703a 	and	r2,r4,r2
 4001f40:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
 4001f44:	00c00044 	movi	r3,1
 4001f48:	d0a30a17 	ldw	r2,-29656(gp)
 4001f4c:	194a983a 	sll	r5,r3,r5
 4001f50:	288ab03a 	or	r5,r5,r2
 4001f54:	d1630a15 	stw	r5,-29656(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4001f58:	d0a30a17 	ldw	r2,-29656(gp)
 4001f5c:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4001f60:	2001703a 	wrctl	status,r4
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_enable(irq);
}
 4001f64:	0005883a 	mov	r2,zero
 4001f68:	f800283a 	ret

04001f6c <alt_ic_irq_disable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4001f6c:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4001f70:	00bfff84 	movi	r2,-2
 4001f74:	2084703a 	and	r2,r4,r2
 4001f78:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
 4001f7c:	00ffff84 	movi	r3,-2
 4001f80:	d0a30a17 	ldw	r2,-29656(gp)
 4001f84:	194a183a 	rol	r5,r3,r5
 4001f88:	288a703a 	and	r5,r5,r2
 4001f8c:	d1630a15 	stw	r5,-29656(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4001f90:	d0a30a17 	ldw	r2,-29656(gp)
 4001f94:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4001f98:	2001703a 	wrctl	status,r4
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_disable(irq);
}
 4001f9c:	0005883a 	mov	r2,zero
 4001fa0:	f800283a 	ret

04001fa4 <alt_ic_irq_enabled>:
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 4001fa4:	000730fa 	rdctl	r3,ienable

    return (irq_enabled & (1 << irq)) ? 1: 0;
 4001fa8:	00800044 	movi	r2,1
 4001fac:	1144983a 	sll	r2,r2,r5
 4001fb0:	10c4703a 	and	r2,r2,r3
}
 4001fb4:	1004c03a 	cmpne	r2,r2,zero
 4001fb8:	f800283a 	ret

04001fbc <alt_iic_isr_register>:
{
  int rc = -EINVAL;  
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  alt_irq_context status;

  if (id < ALT_NIRQ)
 4001fbc:	00c007c4 	movi	r3,31
 4001fc0:	19401616 	blt	r3,r5,400201c <alt_iic_isr_register+0x60>
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4001fc4:	defffe04 	addi	sp,sp,-8
 4001fc8:	dfc00115 	stw	ra,4(sp)
 4001fcc:	dc000015 	stw	r16,0(sp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4001fd0:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4001fd4:	00ffff84 	movi	r3,-2
 4001fd8:	80c6703a 	and	r3,r16,r3
 4001fdc:	1801703a 	wrctl	status,r3
     * state.
     */

    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
 4001fe0:	280490fa 	slli	r2,r5,3
 4001fe4:	00c10034 	movhi	r3,1024
 4001fe8:	18da7804 	addi	r3,r3,27104
 4001fec:	1885883a 	add	r2,r3,r2
 4001ff0:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = isr_context;
 4001ff4:	11c00115 	stw	r7,4(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 4001ff8:	30000626 	beq	r6,zero,4002014 <alt_iic_isr_register+0x58>
 4001ffc:	4001f340 	call	4001f34 <alt_ic_irq_enable>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4002000:	8001703a 	wrctl	status,r16

    alt_irq_enable_all(status);
  }

  return rc; 
}
 4002004:	dfc00117 	ldw	ra,4(sp)
 4002008:	dc000017 	ldw	r16,0(sp)
 400200c:	dec00204 	addi	sp,sp,8
 4002010:	f800283a 	ret
    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
    alt_irq[id].context = isr_context;

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 4002014:	4001f6c0 	call	4001f6c <alt_ic_irq_disable>
 4002018:	003ff906 	br	4002000 <__alt_data_end+0xfabfa000>
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  int rc = -EINVAL;  
 400201c:	00bffa84 	movi	r2,-22
 4002020:	f800283a 	ret

04002024 <alt_open_fd.constprop.0>:
 *
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
 4002024:	defffe04 	addi	sp,sp,-8
 4002028:	2805883a 	mov	r2,r5
 400202c:	dc000015 	stw	r16,0(sp)
 4002030:	300b883a 	mov	r5,r6
 4002034:	2021883a 	mov	r16,r4
{
  int old;

  old = open (name, flags, mode);
 4002038:	01807fc4 	movi	r6,511
 400203c:	1009883a 	mov	r4,r2
 *
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
 4002040:	dfc00115 	stw	ra,4(sp)
{
  int old;

  old = open (name, flags, mode);
 4002044:	400210c0 	call	400210c <open>

  if (old >= 0)
 4002048:	10000f16 	blt	r2,zero,4002088 <alt_open_fd.constprop.0+0x64>
  {
    fd->dev      = alt_fd_list[old].dev;
 400204c:	10c00324 	muli	r3,r2,12
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
 4002050:	1009883a 	mov	r4,r2

  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
 4002054:	00810034 	movhi	r2,1024
 4002058:	1094d104 	addi	r2,r2,21316
 400205c:	10c5883a 	add	r2,r2,r3
 4002060:	11400017 	ldw	r5,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;
 4002064:	10c00217 	ldw	r3,8(r2)

  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
 4002068:	81400015 	stw	r5,0(r16)
    fd->priv     = alt_fd_list[old].priv;
 400206c:	10800117 	ldw	r2,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 4002070:	80c00215 	stw	r3,8(r16)
  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
    fd->priv     = alt_fd_list[old].priv;
 4002074:	80800115 	stw	r2,4(r16)
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
  }
} 
 4002078:	dfc00117 	ldw	ra,4(sp)
 400207c:	dc000017 	ldw	r16,0(sp)
 4002080:	dec00204 	addi	sp,sp,8
  {
    fd->dev      = alt_fd_list[old].dev;
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
 4002084:	40022841 	jmpi	4002284 <alt_release_fd>
  }
} 
 4002088:	dfc00117 	ldw	ra,4(sp)
 400208c:	dc000017 	ldw	r16,0(sp)
 4002090:	dec00204 	addi	sp,sp,8
 4002094:	f800283a 	ret

04002098 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 4002098:	defffb04 	addi	sp,sp,-20
 400209c:	dc000015 	stw	r16,0(sp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 40020a0:	04010034 	movhi	r16,1024
 40020a4:	8414d404 	addi	r16,r16,21328
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 40020a8:	dc400115 	stw	r17,4(sp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 40020ac:	04400044 	movi	r17,1
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 40020b0:	dcc00315 	stw	r19,12(sp)
 40020b4:	dc800215 	stw	r18,8(sp)
 40020b8:	2827883a 	mov	r19,r5
 40020bc:	3025883a 	mov	r18,r6
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 40020c0:	200b883a 	mov	r5,r4
 40020c4:	880d883a 	mov	r6,r17
 40020c8:	8009883a 	mov	r4,r16
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 40020cc:	dfc00415 	stw	ra,16(sp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 40020d0:	40020240 	call	4002024 <alt_open_fd.constprop.0>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 40020d4:	813ffd04 	addi	r4,r16,-12
 40020d8:	980b883a 	mov	r5,r19
 40020dc:	000d883a 	mov	r6,zero
 40020e0:	40020240 	call	4002024 <alt_open_fd.constprop.0>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 40020e4:	880d883a 	mov	r6,r17
 40020e8:	900b883a 	mov	r5,r18
 40020ec:	81000304 	addi	r4,r16,12
}  
 40020f0:	dfc00417 	ldw	ra,16(sp)
 40020f4:	dcc00317 	ldw	r19,12(sp)
 40020f8:	dc800217 	ldw	r18,8(sp)
 40020fc:	dc400117 	ldw	r17,4(sp)
 4002100:	dc000017 	ldw	r16,0(sp)
 4002104:	dec00504 	addi	sp,sp,20
{
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 4002108:	40020241 	jmpi	4002024 <alt_open_fd.constprop.0>

0400210c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 400210c:	defffa04 	addi	sp,sp,-24
 4002110:	dc000015 	stw	r16,0(sp)
 4002114:	2821883a 	mov	r16,r5
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 4002118:	d1600804 	addi	r5,gp,-32736
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 400211c:	dc800215 	stw	r18,8(sp)
 4002120:	dc400115 	stw	r17,4(sp)
 4002124:	dfc00515 	stw	ra,20(sp)
 4002128:	dd000415 	stw	r20,16(sp)
 400212c:	dcc00315 	stw	r19,12(sp)
 4002130:	2023883a 	mov	r17,r4
 4002134:	3025883a 	mov	r18,r6
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 4002138:	4001e480 	call	4001e48 <alt_find_dev>
 400213c:	10004626 	beq	r2,zero,4002258 <open+0x14c>
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  {
    if ((index = alt_get_fd (dev)) < 0)
 4002140:	1009883a 	mov	r4,r2
 4002144:	1029883a 	mov	r20,r2
 4002148:	400235c0 	call	400235c <alt_get_fd>
 400214c:	1027883a 	mov	r19,r2
 4002150:	1000090e 	bge	r2,zero,4002178 <open+0x6c>
 4002154:	04e1c83a 	sub	r16,zero,r19

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  {
    alt_release_fd (index);  
 4002158:	9809883a 	mov	r4,r19
 400215c:	40022840 	call	4002284 <alt_release_fd>
 4002160:	d0a00c17 	ldw	r2,-32720(gp)
 4002164:	10004326 	beq	r2,zero,4002274 <open+0x168>
 4002168:	103ee83a 	callr	r2
    ALT_ERRNO = -status;
 400216c:	14000015 	stw	r16,0(r2)
    return -1;
 4002170:	00bfffc4 	movi	r2,-1
 4002174:	00002e06 	br	4002230 <open+0x124>
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
 4002178:	99000324 	muli	r4,r19,12

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 400217c:	00d00034 	movhi	r3,16384
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
 4002180:	00810034 	movhi	r2,1024

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 4002184:	18ffffc4 	addi	r3,r3,-1
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
 4002188:	1094d104 	addi	r2,r2,21316

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 400218c:	80c6703a 	and	r3,r16,r3
 4002190:	18d00034 	orhi	r3,r3,16384
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
 4002194:	2089883a 	add	r4,r4,r2

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 4002198:	20c00215 	stw	r3,8(r4)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 400219c:	d2200717 	ldw	r8,-32740(gp)
 40021a0:	21c00017 	ldw	r7,0(r4)
 40021a4:	11400204 	addi	r5,r2,8
 40021a8:	0007883a 	mov	r3,zero
 40021ac:	00000306 	br	40021bc <open+0xb0>
 40021b0:	10800304 	addi	r2,r2,12
 40021b4:	29400304 	addi	r5,r5,12
 40021b8:	40c01436 	bltu	r8,r3,400220c <open+0x100>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 40021bc:	11800017 	ldw	r6,0(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 40021c0:	18c00044 	addi	r3,r3,1
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 40021c4:	31fffa1e 	bne	r6,r7,40021b0 <__alt_data_end+0xfabfa1b0>
 40021c8:	29800017 	ldw	r6,0(r5)
 40021cc:	303ff80e 	bge	r6,zero,40021b0 <__alt_data_end+0xfabfa1b0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 40021d0:	20bff726 	beq	r4,r2,40021b0 <__alt_data_end+0xfabfa1b0>
 40021d4:	04000344 	movi	r16,13
 40021d8:	003fdf06 	br	4002158 <__alt_data_end+0xfabfa158>
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  {
    if ((index = alt_get_fd (dev)) < 0)
 40021dc:	1009883a 	mov	r4,r2
 40021e0:	400235c0 	call	400235c <alt_get_fd>
 40021e4:	1027883a 	mov	r19,r2
 40021e8:	103fda16 	blt	r2,zero,4002154 <__alt_data_end+0xfabfa154>
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
 40021ec:	99000324 	muli	r4,r19,12
 40021f0:	00810034 	movhi	r2,1024
 40021f4:	1094d104 	addi	r2,r2,21316
 40021f8:	2089883a 	add	r4,r4,r2
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 40021fc:	00900034 	movhi	r2,16384
 4002200:	10bfffc4 	addi	r2,r2,-1
 4002204:	8084703a 	and	r2,r16,r2
 4002208:	20800215 	stw	r2,8(r4)
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 400220c:	a0800317 	ldw	r2,12(r20)
 4002210:	10000f26 	beq	r2,zero,4002250 <open+0x144>
 4002214:	900f883a 	mov	r7,r18
 4002218:	800d883a 	mov	r6,r16
 400221c:	880b883a 	mov	r5,r17
 4002220:	103ee83a 	callr	r2
 4002224:	1007883a 	mov	r3,r2
 4002228:	9805883a 	mov	r2,r19
    status = -ENODEV;
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 400222c:	18001316 	blt	r3,zero,400227c <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
}
 4002230:	dfc00517 	ldw	ra,20(sp)
 4002234:	dd000417 	ldw	r20,16(sp)
 4002238:	dcc00317 	ldw	r19,12(sp)
 400223c:	dc800217 	ldw	r18,8(sp)
 4002240:	dc400117 	ldw	r17,4(sp)
 4002244:	dc000017 	ldw	r16,0(sp)
 4002248:	dec00604 	addi	sp,sp,24
 400224c:	f800283a 	ret
 4002250:	9805883a 	mov	r2,r19
 4002254:	003ff606 	br	4002230 <__alt_data_end+0xfabfa230>
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 4002258:	8809883a 	mov	r4,r17
 400225c:	40022b00 	call	40022b0 <alt_find_file>
 4002260:	1029883a 	mov	r20,r2

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 4002264:	103fdd1e 	bne	r2,zero,40021dc <__alt_data_end+0xfabfa1dc>
 4002268:	040004c4 	movi	r16,19
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 400226c:	04ffffc4 	movi	r19,-1
 4002270:	003fb906 	br	4002158 <__alt_data_end+0xfabfa158>
 4002274:	d0a30c04 	addi	r2,gp,-29648
 4002278:	003fbc06 	br	400216c <__alt_data_end+0xfabfa16c>
 400227c:	00e1c83a 	sub	r16,zero,r3
 4002280:	003fb506 	br	4002158 <__alt_data_end+0xfabfa158>

04002284 <alt_release_fd>:
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  if (fd > 2)
 4002284:	00800084 	movi	r2,2
 4002288:	1100060e 	bge	r2,r4,40022a4 <alt_release_fd+0x20>
  {
    alt_fd_list[fd].fd_flags = 0;
 400228c:	21000324 	muli	r4,r4,12
 4002290:	00810034 	movhi	r2,1024
 4002294:	1094d104 	addi	r2,r2,21316
 4002298:	1109883a 	add	r4,r2,r4
 400229c:	20000215 	stw	zero,8(r4)
    alt_fd_list[fd].dev      = 0;
 40022a0:	20000015 	stw	zero,0(r4)
 40022a4:	f800283a 	ret

040022a8 <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
 40022a8:	000170fa 	wrctl	ienable,zero
 40022ac:	f800283a 	ret

040022b0 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 40022b0:	defffa04 	addi	sp,sp,-24
 40022b4:	dc000015 	stw	r16,0(sp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 40022b8:	d4200a17 	ldw	r16,-32728(gp)
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 40022bc:	dd000415 	stw	r20,16(sp)
 40022c0:	dfc00515 	stw	ra,20(sp)
 40022c4:	dcc00315 	stw	r19,12(sp)
 40022c8:	dc800215 	stw	r18,8(sp)
 40022cc:	dc400115 	stw	r17,4(sp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 40022d0:	d5200a04 	addi	r20,gp,-32728
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 40022d4:	85001626 	beq	r16,r20,4002330 <alt_find_file+0x80>
 40022d8:	2025883a 	mov	r18,r4
  {
    len = strlen(next->name);
    
    if (next->name[len-1] == '/')
 40022dc:	04c00bc4 	movi	r19,47
 40022e0:	00000806 	br	4002304 <alt_find_file+0x54>
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 40022e4:	9185883a 	add	r2,r18,r6
 40022e8:	10800007 	ldb	r2,0(r2)
 40022ec:	14c00126 	beq	r2,r19,40022f4 <alt_find_file+0x44>
 40022f0:	1000021e 	bne	r2,zero,40022fc <alt_find_file+0x4c>
        !memcmp (next->name, name, len))
 40022f4:	40025a00 	call	40025a0 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 40022f8:	10001626 	beq	r2,zero,4002354 <alt_find_file+0xa4>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
 40022fc:	84000017 	ldw	r16,0(r16)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4002300:	85000b26 	beq	r16,r20,4002330 <alt_find_file+0x80>
  {
    len = strlen(next->name);
 4002304:	84400217 	ldw	r17,8(r16)
 4002308:	8809883a 	mov	r4,r17
 400230c:	40029540 	call	4002954 <strlen>
 4002310:	100d883a 	mov	r6,r2
    
    if (next->name[len-1] == '/')
 4002314:	8885883a 	add	r2,r17,r2
 4002318:	10bfffc7 	ldb	r2,-1(r2)
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
        !memcmp (next->name, name, len))
 400231c:	900b883a 	mov	r5,r18
 4002320:	8809883a 	mov	r4,r17
 
  while (next != (alt_dev*) &alt_fs_list)
  {
    len = strlen(next->name);
    
    if (next->name[len-1] == '/')
 4002324:	14ffef1e 	bne	r2,r19,40022e4 <__alt_data_end+0xfabfa2e4>
    {
      len -= 1;
 4002328:	31bfffc4 	addi	r6,r6,-1
 400232c:	003fed06 	br	40022e4 <__alt_data_end+0xfabfa2e4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 4002330:	0005883a 	mov	r2,zero
}
 4002334:	dfc00517 	ldw	ra,20(sp)
 4002338:	dd000417 	ldw	r20,16(sp)
 400233c:	dcc00317 	ldw	r19,12(sp)
 4002340:	dc800217 	ldw	r18,8(sp)
 4002344:	dc400117 	ldw	r17,4(sp)
 4002348:	dc000017 	ldw	r16,0(sp)
 400234c:	dec00604 	addi	sp,sp,24
 4002350:	f800283a 	ret
 4002354:	8005883a 	mov	r2,r16
 4002358:	003ff606 	br	4002334 <__alt_data_end+0xfabfa334>

0400235c <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 400235c:	01c10034 	movhi	r7,1024
 4002360:	39d4d104 	addi	r7,r7,21316
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4002364:	0005883a 	mov	r2,zero
 4002368:	3807883a 	mov	r3,r7
 400236c:	01800804 	movi	r6,32
 4002370:	00000206 	br	400237c <alt_get_fd+0x20>
 4002374:	10800044 	addi	r2,r2,1
 4002378:	11800a26 	beq	r2,r6,40023a4 <alt_get_fd+0x48>
  {
    if (!alt_fd_list[i].dev)
 400237c:	19400017 	ldw	r5,0(r3)
 4002380:	18c00304 	addi	r3,r3,12
 4002384:	283ffb1e 	bne	r5,zero,4002374 <__alt_data_end+0xfabfa374>
    {
      alt_fd_list[i].dev = dev;
 4002388:	10c00324 	muli	r3,r2,12
 400238c:	38cf883a 	add	r7,r7,r3
      if (i > alt_max_fd)
 4002390:	d0e00717 	ldw	r3,-32740(gp)

  for (i = 0; i < ALT_MAX_FD; i++)
  {
    if (!alt_fd_list[i].dev)
    {
      alt_fd_list[i].dev = dev;
 4002394:	39000015 	stw	r4,0(r7)
      if (i > alt_max_fd)
 4002398:	1880030e 	bge	r3,r2,40023a8 <alt_get_fd+0x4c>
      {
        alt_max_fd = i;
 400239c:	d0a00715 	stw	r2,-32740(gp)
 40023a0:	f800283a 	ret
 */

int alt_get_fd (alt_dev* dev)
{
  alt_32 i;
  int rc = -EMFILE;
 40023a4:	00bffa04 	movi	r2,-24
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
}
 40023a8:	f800283a 	ret

040023ac <alt_icache_flush>:
  if (len > NIOS2_ICACHE_SIZE)
  {
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;
 40023ac:	00820004 	movi	r2,2048
 40023b0:	1140012e 	bgeu	r2,r5,40023b8 <alt_icache_flush+0xc>
 40023b4:	100b883a 	mov	r5,r2
 40023b8:	214b883a 	add	r5,r4,r5

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 40023bc:	2005883a 	mov	r2,r4
 40023c0:	2140092e 	bgeu	r4,r5,40023e8 <alt_icache_flush+0x3c>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
 40023c4:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 40023c8:	10800804 	addi	r2,r2,32
 40023cc:	117ffd36 	bltu	r2,r5,40023c4 <__alt_data_end+0xfabfa3c4>
 40023d0:	0104303a 	nor	r2,zero,r4
 40023d4:	2885883a 	add	r2,r5,r2
 40023d8:	1004d17a 	srli	r2,r2,5
 40023dc:	10800044 	addi	r2,r2,1
 40023e0:	1004917a 	slli	r2,r2,5
 40023e4:	2085883a 	add	r2,r4,r2
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
 40023e8:	210007cc 	andi	r4,r4,31
 40023ec:	20000126 	beq	r4,zero,40023f4 <alt_icache_flush+0x48>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
 40023f0:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
 40023f4:	0000203a 	flushp
 40023f8:	f800283a 	ret

040023fc <alt_exception_cause_generated_bad_addr>:
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  switch (cause) {
 40023fc:	213ffe84 	addi	r4,r4,-6
 4002400:	008003c4 	movi	r2,15
 4002404:	11001636 	bltu	r2,r4,4002460 <alt_exception_cause_generated_bad_addr+0x64>
 4002408:	200890ba 	slli	r4,r4,2
 400240c:	00810034 	movhi	r2,1024
 4002410:	10890804 	addi	r2,r2,9248
 4002414:	2089883a 	add	r4,r4,r2
 4002418:	20800017 	ldw	r2,0(r4)
 400241c:	1000683a 	jmp	r2
 4002420:	04002468 	cmpgeui	r16,zero,145
 4002424:	04002468 	cmpgeui	r16,zero,145
 4002428:	04002460 	cmpeqi	r16,zero,145
 400242c:	04002460 	cmpeqi	r16,zero,145
 4002430:	04002460 	cmpeqi	r16,zero,145
 4002434:	04002468 	cmpgeui	r16,zero,145
 4002438:	04002460 	cmpeqi	r16,zero,145
 400243c:	04002460 	cmpeqi	r16,zero,145
 4002440:	04002468 	cmpgeui	r16,zero,145
 4002444:	04002468 	cmpgeui	r16,zero,145
 4002448:	04002460 	cmpeqi	r16,zero,145
 400244c:	04002468 	cmpgeui	r16,zero,145
 4002450:	04002460 	cmpeqi	r16,zero,145
 4002454:	04002460 	cmpeqi	r16,zero,145
 4002458:	04002460 	cmpeqi	r16,zero,145
 400245c:	04002468 	cmpgeui	r16,zero,145
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
 4002460:	0005883a 	mov	r2,zero
 4002464:	f800283a 	ret
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 4002468:	00800044 	movi	r2,1
    return 0;

  default:
    return 0;
  }
}
 400246c:	f800283a 	ret

04002470 <exit>:
 4002470:	defffe04 	addi	sp,sp,-8
 4002474:	000b883a 	mov	r5,zero
 4002478:	dc000015 	stw	r16,0(sp)
 400247c:	dfc00115 	stw	ra,4(sp)
 4002480:	2021883a 	mov	r16,r4
 4002484:	4002c980 	call	4002c98 <__call_exitprocs>
 4002488:	00810034 	movhi	r2,1024
 400248c:	10975604 	addi	r2,r2,23896
 4002490:	11000017 	ldw	r4,0(r2)
 4002494:	20800f17 	ldw	r2,60(r4)
 4002498:	10000126 	beq	r2,zero,40024a0 <exit+0x30>
 400249c:	103ee83a 	callr	r2
 40024a0:	8009883a 	mov	r4,r16
 40024a4:	4004bb40 	call	4004bb4 <_exit>

040024a8 <_getc_r>:
 40024a8:	defffd04 	addi	sp,sp,-12
 40024ac:	dc000115 	stw	r16,4(sp)
 40024b0:	dfc00215 	stw	ra,8(sp)
 40024b4:	2021883a 	mov	r16,r4
 40024b8:	20000226 	beq	r4,zero,40024c4 <_getc_r+0x1c>
 40024bc:	20800e17 	ldw	r2,56(r4)
 40024c0:	10000c26 	beq	r2,zero,40024f4 <_getc_r+0x4c>
 40024c4:	28800117 	ldw	r2,4(r5)
 40024c8:	10bfffc4 	addi	r2,r2,-1
 40024cc:	28800115 	stw	r2,4(r5)
 40024d0:	10000c16 	blt	r2,zero,4002504 <_getc_r+0x5c>
 40024d4:	28800017 	ldw	r2,0(r5)
 40024d8:	10c00044 	addi	r3,r2,1
 40024dc:	28c00015 	stw	r3,0(r5)
 40024e0:	10800003 	ldbu	r2,0(r2)
 40024e4:	dfc00217 	ldw	ra,8(sp)
 40024e8:	dc000117 	ldw	r16,4(sp)
 40024ec:	dec00304 	addi	sp,sp,12
 40024f0:	f800283a 	ret
 40024f4:	d9400015 	stw	r5,0(sp)
 40024f8:	40034100 	call	4003410 <__sinit>
 40024fc:	d9400017 	ldw	r5,0(sp)
 4002500:	003ff006 	br	40024c4 <__alt_data_end+0xfabfa4c4>
 4002504:	8009883a 	mov	r4,r16
 4002508:	dfc00217 	ldw	ra,8(sp)
 400250c:	dc000117 	ldw	r16,4(sp)
 4002510:	dec00304 	addi	sp,sp,12
 4002514:	40028cc1 	jmpi	40028cc <__srget_r>

04002518 <getc>:
 4002518:	00810034 	movhi	r2,1024
 400251c:	defffd04 	addi	sp,sp,-12
 4002520:	10975704 	addi	r2,r2,23900
 4002524:	dc400115 	stw	r17,4(sp)
 4002528:	14400017 	ldw	r17,0(r2)
 400252c:	dc000015 	stw	r16,0(sp)
 4002530:	dfc00215 	stw	ra,8(sp)
 4002534:	2021883a 	mov	r16,r4
 4002538:	88000226 	beq	r17,zero,4002544 <getc+0x2c>
 400253c:	88800e17 	ldw	r2,56(r17)
 4002540:	10000d26 	beq	r2,zero,4002578 <getc+0x60>
 4002544:	80800117 	ldw	r2,4(r16)
 4002548:	10bfffc4 	addi	r2,r2,-1
 400254c:	80800115 	stw	r2,4(r16)
 4002550:	10000c16 	blt	r2,zero,4002584 <getc+0x6c>
 4002554:	80800017 	ldw	r2,0(r16)
 4002558:	10c00044 	addi	r3,r2,1
 400255c:	80c00015 	stw	r3,0(r16)
 4002560:	10800003 	ldbu	r2,0(r2)
 4002564:	dfc00217 	ldw	ra,8(sp)
 4002568:	dc400117 	ldw	r17,4(sp)
 400256c:	dc000017 	ldw	r16,0(sp)
 4002570:	dec00304 	addi	sp,sp,12
 4002574:	f800283a 	ret
 4002578:	8809883a 	mov	r4,r17
 400257c:	40034100 	call	4003410 <__sinit>
 4002580:	003ff006 	br	4002544 <__alt_data_end+0xfabfa544>
 4002584:	800b883a 	mov	r5,r16
 4002588:	8809883a 	mov	r4,r17
 400258c:	dfc00217 	ldw	ra,8(sp)
 4002590:	dc400117 	ldw	r17,4(sp)
 4002594:	dc000017 	ldw	r16,0(sp)
 4002598:	dec00304 	addi	sp,sp,12
 400259c:	40028cc1 	jmpi	40028cc <__srget_r>

040025a0 <memcmp>:
 40025a0:	01c000c4 	movi	r7,3
 40025a4:	3980192e 	bgeu	r7,r6,400260c <memcmp+0x6c>
 40025a8:	2144b03a 	or	r2,r4,r5
 40025ac:	11c4703a 	and	r2,r2,r7
 40025b0:	10000f26 	beq	r2,zero,40025f0 <memcmp+0x50>
 40025b4:	20800003 	ldbu	r2,0(r4)
 40025b8:	28c00003 	ldbu	r3,0(r5)
 40025bc:	10c0151e 	bne	r2,r3,4002614 <memcmp+0x74>
 40025c0:	31bfff84 	addi	r6,r6,-2
 40025c4:	01ffffc4 	movi	r7,-1
 40025c8:	00000406 	br	40025dc <memcmp+0x3c>
 40025cc:	20800003 	ldbu	r2,0(r4)
 40025d0:	28c00003 	ldbu	r3,0(r5)
 40025d4:	31bfffc4 	addi	r6,r6,-1
 40025d8:	10c00e1e 	bne	r2,r3,4002614 <memcmp+0x74>
 40025dc:	21000044 	addi	r4,r4,1
 40025e0:	29400044 	addi	r5,r5,1
 40025e4:	31fff91e 	bne	r6,r7,40025cc <__alt_data_end+0xfabfa5cc>
 40025e8:	0005883a 	mov	r2,zero
 40025ec:	f800283a 	ret
 40025f0:	20c00017 	ldw	r3,0(r4)
 40025f4:	28800017 	ldw	r2,0(r5)
 40025f8:	18bfee1e 	bne	r3,r2,40025b4 <__alt_data_end+0xfabfa5b4>
 40025fc:	31bfff04 	addi	r6,r6,-4
 4002600:	21000104 	addi	r4,r4,4
 4002604:	29400104 	addi	r5,r5,4
 4002608:	39bff936 	bltu	r7,r6,40025f0 <__alt_data_end+0xfabfa5f0>
 400260c:	303fe91e 	bne	r6,zero,40025b4 <__alt_data_end+0xfabfa5b4>
 4002610:	003ff506 	br	40025e8 <__alt_data_end+0xfabfa5e8>
 4002614:	10c5c83a 	sub	r2,r2,r3
 4002618:	f800283a 	ret

0400261c <memcpy>:
 400261c:	defffd04 	addi	sp,sp,-12
 4002620:	dfc00215 	stw	ra,8(sp)
 4002624:	dc400115 	stw	r17,4(sp)
 4002628:	dc000015 	stw	r16,0(sp)
 400262c:	00c003c4 	movi	r3,15
 4002630:	2005883a 	mov	r2,r4
 4002634:	1980452e 	bgeu	r3,r6,400274c <memcpy+0x130>
 4002638:	2906b03a 	or	r3,r5,r4
 400263c:	18c000cc 	andi	r3,r3,3
 4002640:	1800441e 	bne	r3,zero,4002754 <memcpy+0x138>
 4002644:	347ffc04 	addi	r17,r6,-16
 4002648:	8822d13a 	srli	r17,r17,4
 400264c:	28c00104 	addi	r3,r5,4
 4002650:	23400104 	addi	r13,r4,4
 4002654:	8820913a 	slli	r16,r17,4
 4002658:	2b000204 	addi	r12,r5,8
 400265c:	22c00204 	addi	r11,r4,8
 4002660:	84000504 	addi	r16,r16,20
 4002664:	2a800304 	addi	r10,r5,12
 4002668:	22400304 	addi	r9,r4,12
 400266c:	2c21883a 	add	r16,r5,r16
 4002670:	2811883a 	mov	r8,r5
 4002674:	200f883a 	mov	r7,r4
 4002678:	41000017 	ldw	r4,0(r8)
 400267c:	1fc00017 	ldw	ra,0(r3)
 4002680:	63c00017 	ldw	r15,0(r12)
 4002684:	39000015 	stw	r4,0(r7)
 4002688:	53800017 	ldw	r14,0(r10)
 400268c:	6fc00015 	stw	ra,0(r13)
 4002690:	5bc00015 	stw	r15,0(r11)
 4002694:	4b800015 	stw	r14,0(r9)
 4002698:	18c00404 	addi	r3,r3,16
 400269c:	39c00404 	addi	r7,r7,16
 40026a0:	42000404 	addi	r8,r8,16
 40026a4:	6b400404 	addi	r13,r13,16
 40026a8:	63000404 	addi	r12,r12,16
 40026ac:	5ac00404 	addi	r11,r11,16
 40026b0:	52800404 	addi	r10,r10,16
 40026b4:	4a400404 	addi	r9,r9,16
 40026b8:	1c3fef1e 	bne	r3,r16,4002678 <__alt_data_end+0xfabfa678>
 40026bc:	89c00044 	addi	r7,r17,1
 40026c0:	380e913a 	slli	r7,r7,4
 40026c4:	310003cc 	andi	r4,r6,15
 40026c8:	02c000c4 	movi	r11,3
 40026cc:	11c7883a 	add	r3,r2,r7
 40026d0:	29cb883a 	add	r5,r5,r7
 40026d4:	5900212e 	bgeu	r11,r4,400275c <memcpy+0x140>
 40026d8:	1813883a 	mov	r9,r3
 40026dc:	2811883a 	mov	r8,r5
 40026e0:	200f883a 	mov	r7,r4
 40026e4:	42800017 	ldw	r10,0(r8)
 40026e8:	4a400104 	addi	r9,r9,4
 40026ec:	39ffff04 	addi	r7,r7,-4
 40026f0:	4abfff15 	stw	r10,-4(r9)
 40026f4:	42000104 	addi	r8,r8,4
 40026f8:	59fffa36 	bltu	r11,r7,40026e4 <__alt_data_end+0xfabfa6e4>
 40026fc:	213fff04 	addi	r4,r4,-4
 4002700:	2008d0ba 	srli	r4,r4,2
 4002704:	318000cc 	andi	r6,r6,3
 4002708:	21000044 	addi	r4,r4,1
 400270c:	2109883a 	add	r4,r4,r4
 4002710:	2109883a 	add	r4,r4,r4
 4002714:	1907883a 	add	r3,r3,r4
 4002718:	290b883a 	add	r5,r5,r4
 400271c:	30000626 	beq	r6,zero,4002738 <memcpy+0x11c>
 4002720:	198d883a 	add	r6,r3,r6
 4002724:	29c00003 	ldbu	r7,0(r5)
 4002728:	18c00044 	addi	r3,r3,1
 400272c:	29400044 	addi	r5,r5,1
 4002730:	19ffffc5 	stb	r7,-1(r3)
 4002734:	19bffb1e 	bne	r3,r6,4002724 <__alt_data_end+0xfabfa724>
 4002738:	dfc00217 	ldw	ra,8(sp)
 400273c:	dc400117 	ldw	r17,4(sp)
 4002740:	dc000017 	ldw	r16,0(sp)
 4002744:	dec00304 	addi	sp,sp,12
 4002748:	f800283a 	ret
 400274c:	2007883a 	mov	r3,r4
 4002750:	003ff206 	br	400271c <__alt_data_end+0xfabfa71c>
 4002754:	2007883a 	mov	r3,r4
 4002758:	003ff106 	br	4002720 <__alt_data_end+0xfabfa720>
 400275c:	200d883a 	mov	r6,r4
 4002760:	003fee06 	br	400271c <__alt_data_end+0xfabfa71c>

04002764 <_putc_r>:
 4002764:	defffc04 	addi	sp,sp,-16
 4002768:	dc000215 	stw	r16,8(sp)
 400276c:	dfc00315 	stw	ra,12(sp)
 4002770:	2021883a 	mov	r16,r4
 4002774:	20000226 	beq	r4,zero,4002780 <_putc_r+0x1c>
 4002778:	20800e17 	ldw	r2,56(r4)
 400277c:	10001b26 	beq	r2,zero,40027ec <_putc_r+0x88>
 4002780:	30800217 	ldw	r2,8(r6)
 4002784:	10bfffc4 	addi	r2,r2,-1
 4002788:	30800215 	stw	r2,8(r6)
 400278c:	10000a16 	blt	r2,zero,40027b8 <_putc_r+0x54>
 4002790:	30800017 	ldw	r2,0(r6)
 4002794:	11400005 	stb	r5,0(r2)
 4002798:	30800017 	ldw	r2,0(r6)
 400279c:	10c00044 	addi	r3,r2,1
 40027a0:	30c00015 	stw	r3,0(r6)
 40027a4:	10800003 	ldbu	r2,0(r2)
 40027a8:	dfc00317 	ldw	ra,12(sp)
 40027ac:	dc000217 	ldw	r16,8(sp)
 40027b0:	dec00404 	addi	sp,sp,16
 40027b4:	f800283a 	ret
 40027b8:	30c00617 	ldw	r3,24(r6)
 40027bc:	10c00616 	blt	r2,r3,40027d8 <_putc_r+0x74>
 40027c0:	30800017 	ldw	r2,0(r6)
 40027c4:	00c00284 	movi	r3,10
 40027c8:	11400005 	stb	r5,0(r2)
 40027cc:	30800017 	ldw	r2,0(r6)
 40027d0:	11400003 	ldbu	r5,0(r2)
 40027d4:	28fff11e 	bne	r5,r3,400279c <__alt_data_end+0xfabfa79c>
 40027d8:	8009883a 	mov	r4,r16
 40027dc:	dfc00317 	ldw	ra,12(sp)
 40027e0:	dc000217 	ldw	r16,8(sp)
 40027e4:	dec00404 	addi	sp,sp,16
 40027e8:	40029ec1 	jmpi	40029ec <__swbuf_r>
 40027ec:	d9400015 	stw	r5,0(sp)
 40027f0:	d9800115 	stw	r6,4(sp)
 40027f4:	40034100 	call	4003410 <__sinit>
 40027f8:	d9800117 	ldw	r6,4(sp)
 40027fc:	d9400017 	ldw	r5,0(sp)
 4002800:	003fdf06 	br	4002780 <__alt_data_end+0xfabfa780>

04002804 <putc>:
 4002804:	00810034 	movhi	r2,1024
 4002808:	defffc04 	addi	sp,sp,-16
 400280c:	10975704 	addi	r2,r2,23900
 4002810:	dc000115 	stw	r16,4(sp)
 4002814:	14000017 	ldw	r16,0(r2)
 4002818:	dc400215 	stw	r17,8(sp)
 400281c:	dfc00315 	stw	ra,12(sp)
 4002820:	2023883a 	mov	r17,r4
 4002824:	80000226 	beq	r16,zero,4002830 <putc+0x2c>
 4002828:	80800e17 	ldw	r2,56(r16)
 400282c:	10001a26 	beq	r2,zero,4002898 <putc+0x94>
 4002830:	28800217 	ldw	r2,8(r5)
 4002834:	10bfffc4 	addi	r2,r2,-1
 4002838:	28800215 	stw	r2,8(r5)
 400283c:	10000b16 	blt	r2,zero,400286c <putc+0x68>
 4002840:	28800017 	ldw	r2,0(r5)
 4002844:	14400005 	stb	r17,0(r2)
 4002848:	28800017 	ldw	r2,0(r5)
 400284c:	10c00044 	addi	r3,r2,1
 4002850:	28c00015 	stw	r3,0(r5)
 4002854:	10800003 	ldbu	r2,0(r2)
 4002858:	dfc00317 	ldw	ra,12(sp)
 400285c:	dc400217 	ldw	r17,8(sp)
 4002860:	dc000117 	ldw	r16,4(sp)
 4002864:	dec00404 	addi	sp,sp,16
 4002868:	f800283a 	ret
 400286c:	28c00617 	ldw	r3,24(r5)
 4002870:	10c00e16 	blt	r2,r3,40028ac <putc+0xa8>
 4002874:	28800017 	ldw	r2,0(r5)
 4002878:	01000284 	movi	r4,10
 400287c:	14400005 	stb	r17,0(r2)
 4002880:	28800017 	ldw	r2,0(r5)
 4002884:	10c00003 	ldbu	r3,0(r2)
 4002888:	193ff01e 	bne	r3,r4,400284c <__alt_data_end+0xfabfa84c>
 400288c:	280d883a 	mov	r6,r5
 4002890:	180b883a 	mov	r5,r3
 4002894:	00000706 	br	40028b4 <putc+0xb0>
 4002898:	8009883a 	mov	r4,r16
 400289c:	d9400015 	stw	r5,0(sp)
 40028a0:	40034100 	call	4003410 <__sinit>
 40028a4:	d9400017 	ldw	r5,0(sp)
 40028a8:	003fe106 	br	4002830 <__alt_data_end+0xfabfa830>
 40028ac:	280d883a 	mov	r6,r5
 40028b0:	880b883a 	mov	r5,r17
 40028b4:	8009883a 	mov	r4,r16
 40028b8:	dfc00317 	ldw	ra,12(sp)
 40028bc:	dc400217 	ldw	r17,8(sp)
 40028c0:	dc000117 	ldw	r16,4(sp)
 40028c4:	dec00404 	addi	sp,sp,16
 40028c8:	40029ec1 	jmpi	40029ec <__swbuf_r>

040028cc <__srget_r>:
 40028cc:	defffd04 	addi	sp,sp,-12
 40028d0:	dc400115 	stw	r17,4(sp)
 40028d4:	dc000015 	stw	r16,0(sp)
 40028d8:	dfc00215 	stw	ra,8(sp)
 40028dc:	2023883a 	mov	r17,r4
 40028e0:	2821883a 	mov	r16,r5
 40028e4:	20000226 	beq	r4,zero,40028f0 <__srget_r+0x24>
 40028e8:	20800e17 	ldw	r2,56(r4)
 40028ec:	10001026 	beq	r2,zero,4002930 <__srget_r+0x64>
 40028f0:	800b883a 	mov	r5,r16
 40028f4:	8809883a 	mov	r4,r17
 40028f8:	40045280 	call	4004528 <__srefill_r>
 40028fc:	10000e1e 	bne	r2,zero,4002938 <__srget_r+0x6c>
 4002900:	80c00017 	ldw	r3,0(r16)
 4002904:	80800117 	ldw	r2,4(r16)
 4002908:	19000044 	addi	r4,r3,1
 400290c:	10bfffc4 	addi	r2,r2,-1
 4002910:	80800115 	stw	r2,4(r16)
 4002914:	81000015 	stw	r4,0(r16)
 4002918:	18800003 	ldbu	r2,0(r3)
 400291c:	dfc00217 	ldw	ra,8(sp)
 4002920:	dc400117 	ldw	r17,4(sp)
 4002924:	dc000017 	ldw	r16,0(sp)
 4002928:	dec00304 	addi	sp,sp,12
 400292c:	f800283a 	ret
 4002930:	40034100 	call	4003410 <__sinit>
 4002934:	003fee06 	br	40028f0 <__alt_data_end+0xfabfa8f0>
 4002938:	00bfffc4 	movi	r2,-1
 400293c:	003ff706 	br	400291c <__alt_data_end+0xfabfa91c>

04002940 <__srget>:
 4002940:	00810034 	movhi	r2,1024
 4002944:	10975704 	addi	r2,r2,23900
 4002948:	200b883a 	mov	r5,r4
 400294c:	11000017 	ldw	r4,0(r2)
 4002950:	40028cc1 	jmpi	40028cc <__srget_r>

04002954 <strlen>:
 4002954:	208000cc 	andi	r2,r4,3
 4002958:	10002026 	beq	r2,zero,40029dc <strlen+0x88>
 400295c:	20800007 	ldb	r2,0(r4)
 4002960:	10002026 	beq	r2,zero,40029e4 <strlen+0x90>
 4002964:	2005883a 	mov	r2,r4
 4002968:	00000206 	br	4002974 <strlen+0x20>
 400296c:	10c00007 	ldb	r3,0(r2)
 4002970:	18001826 	beq	r3,zero,40029d4 <strlen+0x80>
 4002974:	10800044 	addi	r2,r2,1
 4002978:	10c000cc 	andi	r3,r2,3
 400297c:	183ffb1e 	bne	r3,zero,400296c <__alt_data_end+0xfabfa96c>
 4002980:	10c00017 	ldw	r3,0(r2)
 4002984:	01ffbff4 	movhi	r7,65279
 4002988:	39ffbfc4 	addi	r7,r7,-257
 400298c:	00ca303a 	nor	r5,zero,r3
 4002990:	01a02074 	movhi	r6,32897
 4002994:	19c7883a 	add	r3,r3,r7
 4002998:	31a02004 	addi	r6,r6,-32640
 400299c:	1946703a 	and	r3,r3,r5
 40029a0:	1986703a 	and	r3,r3,r6
 40029a4:	1800091e 	bne	r3,zero,40029cc <strlen+0x78>
 40029a8:	10800104 	addi	r2,r2,4
 40029ac:	10c00017 	ldw	r3,0(r2)
 40029b0:	19cb883a 	add	r5,r3,r7
 40029b4:	00c6303a 	nor	r3,zero,r3
 40029b8:	28c6703a 	and	r3,r5,r3
 40029bc:	1986703a 	and	r3,r3,r6
 40029c0:	183ff926 	beq	r3,zero,40029a8 <__alt_data_end+0xfabfa9a8>
 40029c4:	00000106 	br	40029cc <strlen+0x78>
 40029c8:	10800044 	addi	r2,r2,1
 40029cc:	10c00007 	ldb	r3,0(r2)
 40029d0:	183ffd1e 	bne	r3,zero,40029c8 <__alt_data_end+0xfabfa9c8>
 40029d4:	1105c83a 	sub	r2,r2,r4
 40029d8:	f800283a 	ret
 40029dc:	2005883a 	mov	r2,r4
 40029e0:	003fe706 	br	4002980 <__alt_data_end+0xfabfa980>
 40029e4:	0005883a 	mov	r2,zero
 40029e8:	f800283a 	ret

040029ec <__swbuf_r>:
 40029ec:	defffb04 	addi	sp,sp,-20
 40029f0:	dcc00315 	stw	r19,12(sp)
 40029f4:	dc800215 	stw	r18,8(sp)
 40029f8:	dc000015 	stw	r16,0(sp)
 40029fc:	dfc00415 	stw	ra,16(sp)
 4002a00:	dc400115 	stw	r17,4(sp)
 4002a04:	2025883a 	mov	r18,r4
 4002a08:	2827883a 	mov	r19,r5
 4002a0c:	3021883a 	mov	r16,r6
 4002a10:	20000226 	beq	r4,zero,4002a1c <__swbuf_r+0x30>
 4002a14:	20800e17 	ldw	r2,56(r4)
 4002a18:	10004226 	beq	r2,zero,4002b24 <__swbuf_r+0x138>
 4002a1c:	80800617 	ldw	r2,24(r16)
 4002a20:	8100030b 	ldhu	r4,12(r16)
 4002a24:	80800215 	stw	r2,8(r16)
 4002a28:	2080020c 	andi	r2,r4,8
 4002a2c:	10003626 	beq	r2,zero,4002b08 <__swbuf_r+0x11c>
 4002a30:	80c00417 	ldw	r3,16(r16)
 4002a34:	18003426 	beq	r3,zero,4002b08 <__swbuf_r+0x11c>
 4002a38:	2088000c 	andi	r2,r4,8192
 4002a3c:	9c403fcc 	andi	r17,r19,255
 4002a40:	10001a26 	beq	r2,zero,4002aac <__swbuf_r+0xc0>
 4002a44:	80800017 	ldw	r2,0(r16)
 4002a48:	81000517 	ldw	r4,20(r16)
 4002a4c:	10c7c83a 	sub	r3,r2,r3
 4002a50:	1900200e 	bge	r3,r4,4002ad4 <__swbuf_r+0xe8>
 4002a54:	18c00044 	addi	r3,r3,1
 4002a58:	81000217 	ldw	r4,8(r16)
 4002a5c:	11400044 	addi	r5,r2,1
 4002a60:	81400015 	stw	r5,0(r16)
 4002a64:	213fffc4 	addi	r4,r4,-1
 4002a68:	81000215 	stw	r4,8(r16)
 4002a6c:	14c00005 	stb	r19,0(r2)
 4002a70:	80800517 	ldw	r2,20(r16)
 4002a74:	10c01e26 	beq	r2,r3,4002af0 <__swbuf_r+0x104>
 4002a78:	8080030b 	ldhu	r2,12(r16)
 4002a7c:	1080004c 	andi	r2,r2,1
 4002a80:	10000226 	beq	r2,zero,4002a8c <__swbuf_r+0xa0>
 4002a84:	00800284 	movi	r2,10
 4002a88:	88801926 	beq	r17,r2,4002af0 <__swbuf_r+0x104>
 4002a8c:	8805883a 	mov	r2,r17
 4002a90:	dfc00417 	ldw	ra,16(sp)
 4002a94:	dcc00317 	ldw	r19,12(sp)
 4002a98:	dc800217 	ldw	r18,8(sp)
 4002a9c:	dc400117 	ldw	r17,4(sp)
 4002aa0:	dc000017 	ldw	r16,0(sp)
 4002aa4:	dec00504 	addi	sp,sp,20
 4002aa8:	f800283a 	ret
 4002aac:	81401917 	ldw	r5,100(r16)
 4002ab0:	00b7ffc4 	movi	r2,-8193
 4002ab4:	21080014 	ori	r4,r4,8192
 4002ab8:	2884703a 	and	r2,r5,r2
 4002abc:	80801915 	stw	r2,100(r16)
 4002ac0:	80800017 	ldw	r2,0(r16)
 4002ac4:	8100030d 	sth	r4,12(r16)
 4002ac8:	81000517 	ldw	r4,20(r16)
 4002acc:	10c7c83a 	sub	r3,r2,r3
 4002ad0:	193fe016 	blt	r3,r4,4002a54 <__alt_data_end+0xfabfaa54>
 4002ad4:	800b883a 	mov	r5,r16
 4002ad8:	9009883a 	mov	r4,r18
 4002adc:	40030340 	call	4003034 <_fflush_r>
 4002ae0:	1000071e 	bne	r2,zero,4002b00 <__swbuf_r+0x114>
 4002ae4:	80800017 	ldw	r2,0(r16)
 4002ae8:	00c00044 	movi	r3,1
 4002aec:	003fda06 	br	4002a58 <__alt_data_end+0xfabfaa58>
 4002af0:	800b883a 	mov	r5,r16
 4002af4:	9009883a 	mov	r4,r18
 4002af8:	40030340 	call	4003034 <_fflush_r>
 4002afc:	103fe326 	beq	r2,zero,4002a8c <__alt_data_end+0xfabfaa8c>
 4002b00:	00bfffc4 	movi	r2,-1
 4002b04:	003fe206 	br	4002a90 <__alt_data_end+0xfabfaa90>
 4002b08:	800b883a 	mov	r5,r16
 4002b0c:	9009883a 	mov	r4,r18
 4002b10:	4002b440 	call	4002b44 <__swsetup_r>
 4002b14:	103ffa1e 	bne	r2,zero,4002b00 <__alt_data_end+0xfabfab00>
 4002b18:	8100030b 	ldhu	r4,12(r16)
 4002b1c:	80c00417 	ldw	r3,16(r16)
 4002b20:	003fc506 	br	4002a38 <__alt_data_end+0xfabfaa38>
 4002b24:	40034100 	call	4003410 <__sinit>
 4002b28:	003fbc06 	br	4002a1c <__alt_data_end+0xfabfaa1c>

04002b2c <__swbuf>:
 4002b2c:	00810034 	movhi	r2,1024
 4002b30:	10975704 	addi	r2,r2,23900
 4002b34:	280d883a 	mov	r6,r5
 4002b38:	200b883a 	mov	r5,r4
 4002b3c:	11000017 	ldw	r4,0(r2)
 4002b40:	40029ec1 	jmpi	40029ec <__swbuf_r>

04002b44 <__swsetup_r>:
 4002b44:	00810034 	movhi	r2,1024
 4002b48:	defffd04 	addi	sp,sp,-12
 4002b4c:	10975704 	addi	r2,r2,23900
 4002b50:	dc400115 	stw	r17,4(sp)
 4002b54:	2023883a 	mov	r17,r4
 4002b58:	11000017 	ldw	r4,0(r2)
 4002b5c:	dc000015 	stw	r16,0(sp)
 4002b60:	dfc00215 	stw	ra,8(sp)
 4002b64:	2821883a 	mov	r16,r5
 4002b68:	20000226 	beq	r4,zero,4002b74 <__swsetup_r+0x30>
 4002b6c:	20800e17 	ldw	r2,56(r4)
 4002b70:	10003126 	beq	r2,zero,4002c38 <__swsetup_r+0xf4>
 4002b74:	8080030b 	ldhu	r2,12(r16)
 4002b78:	10c0020c 	andi	r3,r2,8
 4002b7c:	1009883a 	mov	r4,r2
 4002b80:	18000f26 	beq	r3,zero,4002bc0 <__swsetup_r+0x7c>
 4002b84:	80c00417 	ldw	r3,16(r16)
 4002b88:	18001526 	beq	r3,zero,4002be0 <__swsetup_r+0x9c>
 4002b8c:	1100004c 	andi	r4,r2,1
 4002b90:	20001c1e 	bne	r4,zero,4002c04 <__swsetup_r+0xc0>
 4002b94:	1080008c 	andi	r2,r2,2
 4002b98:	1000291e 	bne	r2,zero,4002c40 <__swsetup_r+0xfc>
 4002b9c:	80800517 	ldw	r2,20(r16)
 4002ba0:	80800215 	stw	r2,8(r16)
 4002ba4:	18001c26 	beq	r3,zero,4002c18 <__swsetup_r+0xd4>
 4002ba8:	0005883a 	mov	r2,zero
 4002bac:	dfc00217 	ldw	ra,8(sp)
 4002bb0:	dc400117 	ldw	r17,4(sp)
 4002bb4:	dc000017 	ldw	r16,0(sp)
 4002bb8:	dec00304 	addi	sp,sp,12
 4002bbc:	f800283a 	ret
 4002bc0:	2080040c 	andi	r2,r4,16
 4002bc4:	10002e26 	beq	r2,zero,4002c80 <__swsetup_r+0x13c>
 4002bc8:	2080010c 	andi	r2,r4,4
 4002bcc:	10001e1e 	bne	r2,zero,4002c48 <__swsetup_r+0x104>
 4002bd0:	80c00417 	ldw	r3,16(r16)
 4002bd4:	20800214 	ori	r2,r4,8
 4002bd8:	8080030d 	sth	r2,12(r16)
 4002bdc:	183feb1e 	bne	r3,zero,4002b8c <__alt_data_end+0xfabfab8c>
 4002be0:	1100a00c 	andi	r4,r2,640
 4002be4:	01408004 	movi	r5,512
 4002be8:	217fe826 	beq	r4,r5,4002b8c <__alt_data_end+0xfabfab8c>
 4002bec:	800b883a 	mov	r5,r16
 4002bf0:	8809883a 	mov	r4,r17
 4002bf4:	4003a1c0 	call	4003a1c <__smakebuf_r>
 4002bf8:	8080030b 	ldhu	r2,12(r16)
 4002bfc:	80c00417 	ldw	r3,16(r16)
 4002c00:	003fe206 	br	4002b8c <__alt_data_end+0xfabfab8c>
 4002c04:	80800517 	ldw	r2,20(r16)
 4002c08:	80000215 	stw	zero,8(r16)
 4002c0c:	0085c83a 	sub	r2,zero,r2
 4002c10:	80800615 	stw	r2,24(r16)
 4002c14:	183fe41e 	bne	r3,zero,4002ba8 <__alt_data_end+0xfabfaba8>
 4002c18:	80c0030b 	ldhu	r3,12(r16)
 4002c1c:	0005883a 	mov	r2,zero
 4002c20:	1900200c 	andi	r4,r3,128
 4002c24:	203fe126 	beq	r4,zero,4002bac <__alt_data_end+0xfabfabac>
 4002c28:	18c01014 	ori	r3,r3,64
 4002c2c:	80c0030d 	sth	r3,12(r16)
 4002c30:	00bfffc4 	movi	r2,-1
 4002c34:	003fdd06 	br	4002bac <__alt_data_end+0xfabfabac>
 4002c38:	40034100 	call	4003410 <__sinit>
 4002c3c:	003fcd06 	br	4002b74 <__alt_data_end+0xfabfab74>
 4002c40:	0005883a 	mov	r2,zero
 4002c44:	003fd606 	br	4002ba0 <__alt_data_end+0xfabfaba0>
 4002c48:	81400c17 	ldw	r5,48(r16)
 4002c4c:	28000626 	beq	r5,zero,4002c68 <__swsetup_r+0x124>
 4002c50:	80801004 	addi	r2,r16,64
 4002c54:	28800326 	beq	r5,r2,4002c64 <__swsetup_r+0x120>
 4002c58:	8809883a 	mov	r4,r17
 4002c5c:	40035840 	call	4003584 <_free_r>
 4002c60:	8100030b 	ldhu	r4,12(r16)
 4002c64:	80000c15 	stw	zero,48(r16)
 4002c68:	80c00417 	ldw	r3,16(r16)
 4002c6c:	00bff6c4 	movi	r2,-37
 4002c70:	1108703a 	and	r4,r2,r4
 4002c74:	80000115 	stw	zero,4(r16)
 4002c78:	80c00015 	stw	r3,0(r16)
 4002c7c:	003fd506 	br	4002bd4 <__alt_data_end+0xfabfabd4>
 4002c80:	00800244 	movi	r2,9
 4002c84:	88800015 	stw	r2,0(r17)
 4002c88:	20801014 	ori	r2,r4,64
 4002c8c:	8080030d 	sth	r2,12(r16)
 4002c90:	00bfffc4 	movi	r2,-1
 4002c94:	003fc506 	br	4002bac <__alt_data_end+0xfabfabac>

04002c98 <__call_exitprocs>:
 4002c98:	defff504 	addi	sp,sp,-44
 4002c9c:	df000915 	stw	fp,36(sp)
 4002ca0:	dd400615 	stw	r21,24(sp)
 4002ca4:	dc800315 	stw	r18,12(sp)
 4002ca8:	dfc00a15 	stw	ra,40(sp)
 4002cac:	ddc00815 	stw	r23,32(sp)
 4002cb0:	dd800715 	stw	r22,28(sp)
 4002cb4:	dd000515 	stw	r20,20(sp)
 4002cb8:	dcc00415 	stw	r19,16(sp)
 4002cbc:	dc400215 	stw	r17,8(sp)
 4002cc0:	dc000115 	stw	r16,4(sp)
 4002cc4:	d9000015 	stw	r4,0(sp)
 4002cc8:	2839883a 	mov	fp,r5
 4002ccc:	04800044 	movi	r18,1
 4002cd0:	057fffc4 	movi	r21,-1
 4002cd4:	00810034 	movhi	r2,1024
 4002cd8:	10975604 	addi	r2,r2,23896
 4002cdc:	12000017 	ldw	r8,0(r2)
 4002ce0:	45005217 	ldw	r20,328(r8)
 4002ce4:	44c05204 	addi	r19,r8,328
 4002ce8:	a0001c26 	beq	r20,zero,4002d5c <__call_exitprocs+0xc4>
 4002cec:	a0800117 	ldw	r2,4(r20)
 4002cf0:	15ffffc4 	addi	r23,r2,-1
 4002cf4:	b8000d16 	blt	r23,zero,4002d2c <__call_exitprocs+0x94>
 4002cf8:	14000044 	addi	r16,r2,1
 4002cfc:	8421883a 	add	r16,r16,r16
 4002d00:	8421883a 	add	r16,r16,r16
 4002d04:	84402004 	addi	r17,r16,128
 4002d08:	a463883a 	add	r17,r20,r17
 4002d0c:	a421883a 	add	r16,r20,r16
 4002d10:	e0001e26 	beq	fp,zero,4002d8c <__call_exitprocs+0xf4>
 4002d14:	80804017 	ldw	r2,256(r16)
 4002d18:	e0801c26 	beq	fp,r2,4002d8c <__call_exitprocs+0xf4>
 4002d1c:	bdffffc4 	addi	r23,r23,-1
 4002d20:	843fff04 	addi	r16,r16,-4
 4002d24:	8c7fff04 	addi	r17,r17,-4
 4002d28:	bd7ff91e 	bne	r23,r21,4002d10 <__alt_data_end+0xfabfad10>
 4002d2c:	00800034 	movhi	r2,0
 4002d30:	10800004 	addi	r2,r2,0
 4002d34:	10000926 	beq	r2,zero,4002d5c <__call_exitprocs+0xc4>
 4002d38:	a0800117 	ldw	r2,4(r20)
 4002d3c:	1000301e 	bne	r2,zero,4002e00 <__call_exitprocs+0x168>
 4002d40:	a0800017 	ldw	r2,0(r20)
 4002d44:	10003226 	beq	r2,zero,4002e10 <__call_exitprocs+0x178>
 4002d48:	a009883a 	mov	r4,r20
 4002d4c:	98800015 	stw	r2,0(r19)
 4002d50:	00000000 	call	0 <__alt_mem_sdram-0x4000000>
 4002d54:	9d000017 	ldw	r20,0(r19)
 4002d58:	a03fe41e 	bne	r20,zero,4002cec <__alt_data_end+0xfabfacec>
 4002d5c:	dfc00a17 	ldw	ra,40(sp)
 4002d60:	df000917 	ldw	fp,36(sp)
 4002d64:	ddc00817 	ldw	r23,32(sp)
 4002d68:	dd800717 	ldw	r22,28(sp)
 4002d6c:	dd400617 	ldw	r21,24(sp)
 4002d70:	dd000517 	ldw	r20,20(sp)
 4002d74:	dcc00417 	ldw	r19,16(sp)
 4002d78:	dc800317 	ldw	r18,12(sp)
 4002d7c:	dc400217 	ldw	r17,8(sp)
 4002d80:	dc000117 	ldw	r16,4(sp)
 4002d84:	dec00b04 	addi	sp,sp,44
 4002d88:	f800283a 	ret
 4002d8c:	a0800117 	ldw	r2,4(r20)
 4002d90:	80c00017 	ldw	r3,0(r16)
 4002d94:	10bfffc4 	addi	r2,r2,-1
 4002d98:	15c01426 	beq	r2,r23,4002dec <__call_exitprocs+0x154>
 4002d9c:	80000015 	stw	zero,0(r16)
 4002da0:	183fde26 	beq	r3,zero,4002d1c <__alt_data_end+0xfabfad1c>
 4002da4:	95c8983a 	sll	r4,r18,r23
 4002da8:	a0806217 	ldw	r2,392(r20)
 4002dac:	a5800117 	ldw	r22,4(r20)
 4002db0:	2084703a 	and	r2,r4,r2
 4002db4:	10000b26 	beq	r2,zero,4002de4 <__call_exitprocs+0x14c>
 4002db8:	a0806317 	ldw	r2,396(r20)
 4002dbc:	2088703a 	and	r4,r4,r2
 4002dc0:	20000c1e 	bne	r4,zero,4002df4 <__call_exitprocs+0x15c>
 4002dc4:	89400017 	ldw	r5,0(r17)
 4002dc8:	d9000017 	ldw	r4,0(sp)
 4002dcc:	183ee83a 	callr	r3
 4002dd0:	a0800117 	ldw	r2,4(r20)
 4002dd4:	15bfbf1e 	bne	r2,r22,4002cd4 <__alt_data_end+0xfabfacd4>
 4002dd8:	98800017 	ldw	r2,0(r19)
 4002ddc:	153fcf26 	beq	r2,r20,4002d1c <__alt_data_end+0xfabfad1c>
 4002de0:	003fbc06 	br	4002cd4 <__alt_data_end+0xfabfacd4>
 4002de4:	183ee83a 	callr	r3
 4002de8:	003ff906 	br	4002dd0 <__alt_data_end+0xfabfadd0>
 4002dec:	a5c00115 	stw	r23,4(r20)
 4002df0:	003feb06 	br	4002da0 <__alt_data_end+0xfabfada0>
 4002df4:	89000017 	ldw	r4,0(r17)
 4002df8:	183ee83a 	callr	r3
 4002dfc:	003ff406 	br	4002dd0 <__alt_data_end+0xfabfadd0>
 4002e00:	a0800017 	ldw	r2,0(r20)
 4002e04:	a027883a 	mov	r19,r20
 4002e08:	1029883a 	mov	r20,r2
 4002e0c:	003fb606 	br	4002ce8 <__alt_data_end+0xfabface8>
 4002e10:	0005883a 	mov	r2,zero
 4002e14:	003ffb06 	br	4002e04 <__alt_data_end+0xfabfae04>

04002e18 <__sflush_r>:
 4002e18:	2880030b 	ldhu	r2,12(r5)
 4002e1c:	defffb04 	addi	sp,sp,-20
 4002e20:	dcc00315 	stw	r19,12(sp)
 4002e24:	dc400115 	stw	r17,4(sp)
 4002e28:	dfc00415 	stw	ra,16(sp)
 4002e2c:	dc800215 	stw	r18,8(sp)
 4002e30:	dc000015 	stw	r16,0(sp)
 4002e34:	10c0020c 	andi	r3,r2,8
 4002e38:	2823883a 	mov	r17,r5
 4002e3c:	2027883a 	mov	r19,r4
 4002e40:	1800311e 	bne	r3,zero,4002f08 <__sflush_r+0xf0>
 4002e44:	28c00117 	ldw	r3,4(r5)
 4002e48:	10820014 	ori	r2,r2,2048
 4002e4c:	2880030d 	sth	r2,12(r5)
 4002e50:	00c04b0e 	bge	zero,r3,4002f80 <__sflush_r+0x168>
 4002e54:	8a000a17 	ldw	r8,40(r17)
 4002e58:	40002326 	beq	r8,zero,4002ee8 <__sflush_r+0xd0>
 4002e5c:	9c000017 	ldw	r16,0(r19)
 4002e60:	10c4000c 	andi	r3,r2,4096
 4002e64:	98000015 	stw	zero,0(r19)
 4002e68:	18004826 	beq	r3,zero,4002f8c <__sflush_r+0x174>
 4002e6c:	89801417 	ldw	r6,80(r17)
 4002e70:	10c0010c 	andi	r3,r2,4
 4002e74:	18000626 	beq	r3,zero,4002e90 <__sflush_r+0x78>
 4002e78:	88c00117 	ldw	r3,4(r17)
 4002e7c:	88800c17 	ldw	r2,48(r17)
 4002e80:	30cdc83a 	sub	r6,r6,r3
 4002e84:	10000226 	beq	r2,zero,4002e90 <__sflush_r+0x78>
 4002e88:	88800f17 	ldw	r2,60(r17)
 4002e8c:	308dc83a 	sub	r6,r6,r2
 4002e90:	89400717 	ldw	r5,28(r17)
 4002e94:	000f883a 	mov	r7,zero
 4002e98:	9809883a 	mov	r4,r19
 4002e9c:	403ee83a 	callr	r8
 4002ea0:	00ffffc4 	movi	r3,-1
 4002ea4:	10c04426 	beq	r2,r3,4002fb8 <__sflush_r+0x1a0>
 4002ea8:	88c0030b 	ldhu	r3,12(r17)
 4002eac:	89000417 	ldw	r4,16(r17)
 4002eb0:	88000115 	stw	zero,4(r17)
 4002eb4:	197dffcc 	andi	r5,r3,63487
 4002eb8:	8940030d 	sth	r5,12(r17)
 4002ebc:	89000015 	stw	r4,0(r17)
 4002ec0:	18c4000c 	andi	r3,r3,4096
 4002ec4:	18002c1e 	bne	r3,zero,4002f78 <__sflush_r+0x160>
 4002ec8:	89400c17 	ldw	r5,48(r17)
 4002ecc:	9c000015 	stw	r16,0(r19)
 4002ed0:	28000526 	beq	r5,zero,4002ee8 <__sflush_r+0xd0>
 4002ed4:	88801004 	addi	r2,r17,64
 4002ed8:	28800226 	beq	r5,r2,4002ee4 <__sflush_r+0xcc>
 4002edc:	9809883a 	mov	r4,r19
 4002ee0:	40035840 	call	4003584 <_free_r>
 4002ee4:	88000c15 	stw	zero,48(r17)
 4002ee8:	0005883a 	mov	r2,zero
 4002eec:	dfc00417 	ldw	ra,16(sp)
 4002ef0:	dcc00317 	ldw	r19,12(sp)
 4002ef4:	dc800217 	ldw	r18,8(sp)
 4002ef8:	dc400117 	ldw	r17,4(sp)
 4002efc:	dc000017 	ldw	r16,0(sp)
 4002f00:	dec00504 	addi	sp,sp,20
 4002f04:	f800283a 	ret
 4002f08:	2c800417 	ldw	r18,16(r5)
 4002f0c:	903ff626 	beq	r18,zero,4002ee8 <__alt_data_end+0xfabfaee8>
 4002f10:	2c000017 	ldw	r16,0(r5)
 4002f14:	108000cc 	andi	r2,r2,3
 4002f18:	2c800015 	stw	r18,0(r5)
 4002f1c:	84a1c83a 	sub	r16,r16,r18
 4002f20:	1000131e 	bne	r2,zero,4002f70 <__sflush_r+0x158>
 4002f24:	28800517 	ldw	r2,20(r5)
 4002f28:	88800215 	stw	r2,8(r17)
 4002f2c:	04000316 	blt	zero,r16,4002f3c <__sflush_r+0x124>
 4002f30:	003fed06 	br	4002ee8 <__alt_data_end+0xfabfaee8>
 4002f34:	90a5883a 	add	r18,r18,r2
 4002f38:	043feb0e 	bge	zero,r16,4002ee8 <__alt_data_end+0xfabfaee8>
 4002f3c:	88800917 	ldw	r2,36(r17)
 4002f40:	89400717 	ldw	r5,28(r17)
 4002f44:	800f883a 	mov	r7,r16
 4002f48:	900d883a 	mov	r6,r18
 4002f4c:	9809883a 	mov	r4,r19
 4002f50:	103ee83a 	callr	r2
 4002f54:	80a1c83a 	sub	r16,r16,r2
 4002f58:	00bff616 	blt	zero,r2,4002f34 <__alt_data_end+0xfabfaf34>
 4002f5c:	88c0030b 	ldhu	r3,12(r17)
 4002f60:	00bfffc4 	movi	r2,-1
 4002f64:	18c01014 	ori	r3,r3,64
 4002f68:	88c0030d 	sth	r3,12(r17)
 4002f6c:	003fdf06 	br	4002eec <__alt_data_end+0xfabfaeec>
 4002f70:	0005883a 	mov	r2,zero
 4002f74:	003fec06 	br	4002f28 <__alt_data_end+0xfabfaf28>
 4002f78:	88801415 	stw	r2,80(r17)
 4002f7c:	003fd206 	br	4002ec8 <__alt_data_end+0xfabfaec8>
 4002f80:	28c00f17 	ldw	r3,60(r5)
 4002f84:	00ffb316 	blt	zero,r3,4002e54 <__alt_data_end+0xfabfae54>
 4002f88:	003fd706 	br	4002ee8 <__alt_data_end+0xfabfaee8>
 4002f8c:	89400717 	ldw	r5,28(r17)
 4002f90:	000d883a 	mov	r6,zero
 4002f94:	01c00044 	movi	r7,1
 4002f98:	9809883a 	mov	r4,r19
 4002f9c:	403ee83a 	callr	r8
 4002fa0:	100d883a 	mov	r6,r2
 4002fa4:	00bfffc4 	movi	r2,-1
 4002fa8:	30801426 	beq	r6,r2,4002ffc <__sflush_r+0x1e4>
 4002fac:	8880030b 	ldhu	r2,12(r17)
 4002fb0:	8a000a17 	ldw	r8,40(r17)
 4002fb4:	003fae06 	br	4002e70 <__alt_data_end+0xfabfae70>
 4002fb8:	98c00017 	ldw	r3,0(r19)
 4002fbc:	183fba26 	beq	r3,zero,4002ea8 <__alt_data_end+0xfabfaea8>
 4002fc0:	01000744 	movi	r4,29
 4002fc4:	19000626 	beq	r3,r4,4002fe0 <__sflush_r+0x1c8>
 4002fc8:	01000584 	movi	r4,22
 4002fcc:	19000426 	beq	r3,r4,4002fe0 <__sflush_r+0x1c8>
 4002fd0:	88c0030b 	ldhu	r3,12(r17)
 4002fd4:	18c01014 	ori	r3,r3,64
 4002fd8:	88c0030d 	sth	r3,12(r17)
 4002fdc:	003fc306 	br	4002eec <__alt_data_end+0xfabfaeec>
 4002fe0:	8880030b 	ldhu	r2,12(r17)
 4002fe4:	88c00417 	ldw	r3,16(r17)
 4002fe8:	88000115 	stw	zero,4(r17)
 4002fec:	10bdffcc 	andi	r2,r2,63487
 4002ff0:	8880030d 	sth	r2,12(r17)
 4002ff4:	88c00015 	stw	r3,0(r17)
 4002ff8:	003fb306 	br	4002ec8 <__alt_data_end+0xfabfaec8>
 4002ffc:	98800017 	ldw	r2,0(r19)
 4003000:	103fea26 	beq	r2,zero,4002fac <__alt_data_end+0xfabfafac>
 4003004:	00c00744 	movi	r3,29
 4003008:	10c00226 	beq	r2,r3,4003014 <__sflush_r+0x1fc>
 400300c:	00c00584 	movi	r3,22
 4003010:	10c0031e 	bne	r2,r3,4003020 <__sflush_r+0x208>
 4003014:	9c000015 	stw	r16,0(r19)
 4003018:	0005883a 	mov	r2,zero
 400301c:	003fb306 	br	4002eec <__alt_data_end+0xfabfaeec>
 4003020:	88c0030b 	ldhu	r3,12(r17)
 4003024:	3005883a 	mov	r2,r6
 4003028:	18c01014 	ori	r3,r3,64
 400302c:	88c0030d 	sth	r3,12(r17)
 4003030:	003fae06 	br	4002eec <__alt_data_end+0xfabfaeec>

04003034 <_fflush_r>:
 4003034:	defffd04 	addi	sp,sp,-12
 4003038:	dc000115 	stw	r16,4(sp)
 400303c:	dfc00215 	stw	ra,8(sp)
 4003040:	2021883a 	mov	r16,r4
 4003044:	20000226 	beq	r4,zero,4003050 <_fflush_r+0x1c>
 4003048:	20800e17 	ldw	r2,56(r4)
 400304c:	10000c26 	beq	r2,zero,4003080 <_fflush_r+0x4c>
 4003050:	2880030f 	ldh	r2,12(r5)
 4003054:	1000051e 	bne	r2,zero,400306c <_fflush_r+0x38>
 4003058:	0005883a 	mov	r2,zero
 400305c:	dfc00217 	ldw	ra,8(sp)
 4003060:	dc000117 	ldw	r16,4(sp)
 4003064:	dec00304 	addi	sp,sp,12
 4003068:	f800283a 	ret
 400306c:	8009883a 	mov	r4,r16
 4003070:	dfc00217 	ldw	ra,8(sp)
 4003074:	dc000117 	ldw	r16,4(sp)
 4003078:	dec00304 	addi	sp,sp,12
 400307c:	4002e181 	jmpi	4002e18 <__sflush_r>
 4003080:	d9400015 	stw	r5,0(sp)
 4003084:	40034100 	call	4003410 <__sinit>
 4003088:	d9400017 	ldw	r5,0(sp)
 400308c:	003ff006 	br	4003050 <__alt_data_end+0xfabfb050>

04003090 <fflush>:
 4003090:	20000526 	beq	r4,zero,40030a8 <fflush+0x18>
 4003094:	00810034 	movhi	r2,1024
 4003098:	10975704 	addi	r2,r2,23900
 400309c:	200b883a 	mov	r5,r4
 40030a0:	11000017 	ldw	r4,0(r2)
 40030a4:	40030341 	jmpi	4003034 <_fflush_r>
 40030a8:	00810034 	movhi	r2,1024
 40030ac:	10975604 	addi	r2,r2,23896
 40030b0:	11000017 	ldw	r4,0(r2)
 40030b4:	01410034 	movhi	r5,1024
 40030b8:	294c0d04 	addi	r5,r5,12340
 40030bc:	40039581 	jmpi	4003958 <_fwalk_reent>

040030c0 <__fp_unlock>:
 40030c0:	0005883a 	mov	r2,zero
 40030c4:	f800283a 	ret

040030c8 <_cleanup_r>:
 40030c8:	01410034 	movhi	r5,1024
 40030cc:	29525004 	addi	r5,r5,18752
 40030d0:	40039581 	jmpi	4003958 <_fwalk_reent>

040030d4 <__sinit.part.1>:
 40030d4:	defff704 	addi	sp,sp,-36
 40030d8:	00c10034 	movhi	r3,1024
 40030dc:	dfc00815 	stw	ra,32(sp)
 40030e0:	ddc00715 	stw	r23,28(sp)
 40030e4:	dd800615 	stw	r22,24(sp)
 40030e8:	dd400515 	stw	r21,20(sp)
 40030ec:	dd000415 	stw	r20,16(sp)
 40030f0:	dcc00315 	stw	r19,12(sp)
 40030f4:	dc800215 	stw	r18,8(sp)
 40030f8:	dc400115 	stw	r17,4(sp)
 40030fc:	dc000015 	stw	r16,0(sp)
 4003100:	18cc3204 	addi	r3,r3,12488
 4003104:	24000117 	ldw	r16,4(r4)
 4003108:	20c00f15 	stw	r3,60(r4)
 400310c:	2080bb04 	addi	r2,r4,748
 4003110:	00c000c4 	movi	r3,3
 4003114:	20c0b915 	stw	r3,740(r4)
 4003118:	2080ba15 	stw	r2,744(r4)
 400311c:	2000b815 	stw	zero,736(r4)
 4003120:	05c00204 	movi	r23,8
 4003124:	00800104 	movi	r2,4
 4003128:	2025883a 	mov	r18,r4
 400312c:	b80d883a 	mov	r6,r23
 4003130:	81001704 	addi	r4,r16,92
 4003134:	000b883a 	mov	r5,zero
 4003138:	80000015 	stw	zero,0(r16)
 400313c:	80000115 	stw	zero,4(r16)
 4003140:	80000215 	stw	zero,8(r16)
 4003144:	8080030d 	sth	r2,12(r16)
 4003148:	80001915 	stw	zero,100(r16)
 400314c:	8000038d 	sth	zero,14(r16)
 4003150:	80000415 	stw	zero,16(r16)
 4003154:	80000515 	stw	zero,20(r16)
 4003158:	80000615 	stw	zero,24(r16)
 400315c:	40043e40 	call	40043e4 <memset>
 4003160:	05810034 	movhi	r22,1024
 4003164:	94400217 	ldw	r17,8(r18)
 4003168:	05410034 	movhi	r21,1024
 400316c:	05010034 	movhi	r20,1024
 4003170:	04c10034 	movhi	r19,1024
 4003174:	b591d404 	addi	r22,r22,18256
 4003178:	ad51eb04 	addi	r21,r21,18348
 400317c:	a5120a04 	addi	r20,r20,18472
 4003180:	9cd22104 	addi	r19,r19,18564
 4003184:	85800815 	stw	r22,32(r16)
 4003188:	85400915 	stw	r21,36(r16)
 400318c:	85000a15 	stw	r20,40(r16)
 4003190:	84c00b15 	stw	r19,44(r16)
 4003194:	84000715 	stw	r16,28(r16)
 4003198:	00800284 	movi	r2,10
 400319c:	8880030d 	sth	r2,12(r17)
 40031a0:	00800044 	movi	r2,1
 40031a4:	b80d883a 	mov	r6,r23
 40031a8:	89001704 	addi	r4,r17,92
 40031ac:	000b883a 	mov	r5,zero
 40031b0:	88000015 	stw	zero,0(r17)
 40031b4:	88000115 	stw	zero,4(r17)
 40031b8:	88000215 	stw	zero,8(r17)
 40031bc:	88001915 	stw	zero,100(r17)
 40031c0:	8880038d 	sth	r2,14(r17)
 40031c4:	88000415 	stw	zero,16(r17)
 40031c8:	88000515 	stw	zero,20(r17)
 40031cc:	88000615 	stw	zero,24(r17)
 40031d0:	40043e40 	call	40043e4 <memset>
 40031d4:	94000317 	ldw	r16,12(r18)
 40031d8:	00800484 	movi	r2,18
 40031dc:	8c400715 	stw	r17,28(r17)
 40031e0:	8d800815 	stw	r22,32(r17)
 40031e4:	8d400915 	stw	r21,36(r17)
 40031e8:	8d000a15 	stw	r20,40(r17)
 40031ec:	8cc00b15 	stw	r19,44(r17)
 40031f0:	8080030d 	sth	r2,12(r16)
 40031f4:	00800084 	movi	r2,2
 40031f8:	80000015 	stw	zero,0(r16)
 40031fc:	80000115 	stw	zero,4(r16)
 4003200:	80000215 	stw	zero,8(r16)
 4003204:	80001915 	stw	zero,100(r16)
 4003208:	8080038d 	sth	r2,14(r16)
 400320c:	80000415 	stw	zero,16(r16)
 4003210:	80000515 	stw	zero,20(r16)
 4003214:	80000615 	stw	zero,24(r16)
 4003218:	b80d883a 	mov	r6,r23
 400321c:	000b883a 	mov	r5,zero
 4003220:	81001704 	addi	r4,r16,92
 4003224:	40043e40 	call	40043e4 <memset>
 4003228:	00800044 	movi	r2,1
 400322c:	84000715 	stw	r16,28(r16)
 4003230:	85800815 	stw	r22,32(r16)
 4003234:	85400915 	stw	r21,36(r16)
 4003238:	85000a15 	stw	r20,40(r16)
 400323c:	84c00b15 	stw	r19,44(r16)
 4003240:	90800e15 	stw	r2,56(r18)
 4003244:	dfc00817 	ldw	ra,32(sp)
 4003248:	ddc00717 	ldw	r23,28(sp)
 400324c:	dd800617 	ldw	r22,24(sp)
 4003250:	dd400517 	ldw	r21,20(sp)
 4003254:	dd000417 	ldw	r20,16(sp)
 4003258:	dcc00317 	ldw	r19,12(sp)
 400325c:	dc800217 	ldw	r18,8(sp)
 4003260:	dc400117 	ldw	r17,4(sp)
 4003264:	dc000017 	ldw	r16,0(sp)
 4003268:	dec00904 	addi	sp,sp,36
 400326c:	f800283a 	ret

04003270 <__fp_lock>:
 4003270:	0005883a 	mov	r2,zero
 4003274:	f800283a 	ret

04003278 <__sfmoreglue>:
 4003278:	defffc04 	addi	sp,sp,-16
 400327c:	dc400115 	stw	r17,4(sp)
 4003280:	2c7fffc4 	addi	r17,r5,-1
 4003284:	8c401a24 	muli	r17,r17,104
 4003288:	dc800215 	stw	r18,8(sp)
 400328c:	2825883a 	mov	r18,r5
 4003290:	89401d04 	addi	r5,r17,116
 4003294:	dc000015 	stw	r16,0(sp)
 4003298:	dfc00315 	stw	ra,12(sp)
 400329c:	4003bd80 	call	4003bd8 <_malloc_r>
 40032a0:	1021883a 	mov	r16,r2
 40032a4:	10000726 	beq	r2,zero,40032c4 <__sfmoreglue+0x4c>
 40032a8:	11000304 	addi	r4,r2,12
 40032ac:	10000015 	stw	zero,0(r2)
 40032b0:	14800115 	stw	r18,4(r2)
 40032b4:	11000215 	stw	r4,8(r2)
 40032b8:	89801a04 	addi	r6,r17,104
 40032bc:	000b883a 	mov	r5,zero
 40032c0:	40043e40 	call	40043e4 <memset>
 40032c4:	8005883a 	mov	r2,r16
 40032c8:	dfc00317 	ldw	ra,12(sp)
 40032cc:	dc800217 	ldw	r18,8(sp)
 40032d0:	dc400117 	ldw	r17,4(sp)
 40032d4:	dc000017 	ldw	r16,0(sp)
 40032d8:	dec00404 	addi	sp,sp,16
 40032dc:	f800283a 	ret

040032e0 <__sfp>:
 40032e0:	defffb04 	addi	sp,sp,-20
 40032e4:	dc000015 	stw	r16,0(sp)
 40032e8:	04010034 	movhi	r16,1024
 40032ec:	84175604 	addi	r16,r16,23896
 40032f0:	dcc00315 	stw	r19,12(sp)
 40032f4:	2027883a 	mov	r19,r4
 40032f8:	81000017 	ldw	r4,0(r16)
 40032fc:	dfc00415 	stw	ra,16(sp)
 4003300:	dc800215 	stw	r18,8(sp)
 4003304:	20800e17 	ldw	r2,56(r4)
 4003308:	dc400115 	stw	r17,4(sp)
 400330c:	1000021e 	bne	r2,zero,4003318 <__sfp+0x38>
 4003310:	40030d40 	call	40030d4 <__sinit.part.1>
 4003314:	81000017 	ldw	r4,0(r16)
 4003318:	2480b804 	addi	r18,r4,736
 400331c:	047fffc4 	movi	r17,-1
 4003320:	91000117 	ldw	r4,4(r18)
 4003324:	94000217 	ldw	r16,8(r18)
 4003328:	213fffc4 	addi	r4,r4,-1
 400332c:	20000a16 	blt	r4,zero,4003358 <__sfp+0x78>
 4003330:	8080030f 	ldh	r2,12(r16)
 4003334:	10000c26 	beq	r2,zero,4003368 <__sfp+0x88>
 4003338:	80c01d04 	addi	r3,r16,116
 400333c:	00000206 	br	4003348 <__sfp+0x68>
 4003340:	18bfe60f 	ldh	r2,-104(r3)
 4003344:	10000826 	beq	r2,zero,4003368 <__sfp+0x88>
 4003348:	213fffc4 	addi	r4,r4,-1
 400334c:	1c3ffd04 	addi	r16,r3,-12
 4003350:	18c01a04 	addi	r3,r3,104
 4003354:	247ffa1e 	bne	r4,r17,4003340 <__alt_data_end+0xfabfb340>
 4003358:	90800017 	ldw	r2,0(r18)
 400335c:	10001d26 	beq	r2,zero,40033d4 <__sfp+0xf4>
 4003360:	1025883a 	mov	r18,r2
 4003364:	003fee06 	br	4003320 <__alt_data_end+0xfabfb320>
 4003368:	00bfffc4 	movi	r2,-1
 400336c:	8080038d 	sth	r2,14(r16)
 4003370:	00800044 	movi	r2,1
 4003374:	8080030d 	sth	r2,12(r16)
 4003378:	80001915 	stw	zero,100(r16)
 400337c:	80000015 	stw	zero,0(r16)
 4003380:	80000215 	stw	zero,8(r16)
 4003384:	80000115 	stw	zero,4(r16)
 4003388:	80000415 	stw	zero,16(r16)
 400338c:	80000515 	stw	zero,20(r16)
 4003390:	80000615 	stw	zero,24(r16)
 4003394:	01800204 	movi	r6,8
 4003398:	000b883a 	mov	r5,zero
 400339c:	81001704 	addi	r4,r16,92
 40033a0:	40043e40 	call	40043e4 <memset>
 40033a4:	8005883a 	mov	r2,r16
 40033a8:	80000c15 	stw	zero,48(r16)
 40033ac:	80000d15 	stw	zero,52(r16)
 40033b0:	80001115 	stw	zero,68(r16)
 40033b4:	80001215 	stw	zero,72(r16)
 40033b8:	dfc00417 	ldw	ra,16(sp)
 40033bc:	dcc00317 	ldw	r19,12(sp)
 40033c0:	dc800217 	ldw	r18,8(sp)
 40033c4:	dc400117 	ldw	r17,4(sp)
 40033c8:	dc000017 	ldw	r16,0(sp)
 40033cc:	dec00504 	addi	sp,sp,20
 40033d0:	f800283a 	ret
 40033d4:	01400104 	movi	r5,4
 40033d8:	9809883a 	mov	r4,r19
 40033dc:	40032780 	call	4003278 <__sfmoreglue>
 40033e0:	90800015 	stw	r2,0(r18)
 40033e4:	103fde1e 	bne	r2,zero,4003360 <__alt_data_end+0xfabfb360>
 40033e8:	00800304 	movi	r2,12
 40033ec:	98800015 	stw	r2,0(r19)
 40033f0:	0005883a 	mov	r2,zero
 40033f4:	003ff006 	br	40033b8 <__alt_data_end+0xfabfb3b8>

040033f8 <_cleanup>:
 40033f8:	00810034 	movhi	r2,1024
 40033fc:	10975604 	addi	r2,r2,23896
 4003400:	11000017 	ldw	r4,0(r2)
 4003404:	01410034 	movhi	r5,1024
 4003408:	29525004 	addi	r5,r5,18752
 400340c:	40039581 	jmpi	4003958 <_fwalk_reent>

04003410 <__sinit>:
 4003410:	20800e17 	ldw	r2,56(r4)
 4003414:	10000126 	beq	r2,zero,400341c <__sinit+0xc>
 4003418:	f800283a 	ret
 400341c:	40030d41 	jmpi	40030d4 <__sinit.part.1>

04003420 <__sfp_lock_acquire>:
 4003420:	f800283a 	ret

04003424 <__sfp_lock_release>:
 4003424:	f800283a 	ret

04003428 <__sinit_lock_acquire>:
 4003428:	f800283a 	ret

0400342c <__sinit_lock_release>:
 400342c:	f800283a 	ret

04003430 <__fp_lock_all>:
 4003430:	00810034 	movhi	r2,1024
 4003434:	10975704 	addi	r2,r2,23900
 4003438:	11000017 	ldw	r4,0(r2)
 400343c:	01410034 	movhi	r5,1024
 4003440:	294c9c04 	addi	r5,r5,12912
 4003444:	40038941 	jmpi	4003894 <_fwalk>

04003448 <__fp_unlock_all>:
 4003448:	00810034 	movhi	r2,1024
 400344c:	10975704 	addi	r2,r2,23900
 4003450:	11000017 	ldw	r4,0(r2)
 4003454:	01410034 	movhi	r5,1024
 4003458:	294c3004 	addi	r5,r5,12480
 400345c:	40038941 	jmpi	4003894 <_fwalk>

04003460 <_malloc_trim_r>:
 4003460:	defffb04 	addi	sp,sp,-20
 4003464:	dcc00315 	stw	r19,12(sp)
 4003468:	04c10034 	movhi	r19,1024
 400346c:	dc800215 	stw	r18,8(sp)
 4003470:	dc400115 	stw	r17,4(sp)
 4003474:	dc000015 	stw	r16,0(sp)
 4003478:	dfc00415 	stw	ra,16(sp)
 400347c:	2821883a 	mov	r16,r5
 4003480:	9cd64404 	addi	r19,r19,22800
 4003484:	2025883a 	mov	r18,r4
 4003488:	4004d400 	call	4004d40 <__malloc_lock>
 400348c:	98800217 	ldw	r2,8(r19)
 4003490:	14400117 	ldw	r17,4(r2)
 4003494:	00bfff04 	movi	r2,-4
 4003498:	88a2703a 	and	r17,r17,r2
 400349c:	8c21c83a 	sub	r16,r17,r16
 40034a0:	8403fbc4 	addi	r16,r16,4079
 40034a4:	8020d33a 	srli	r16,r16,12
 40034a8:	0083ffc4 	movi	r2,4095
 40034ac:	843fffc4 	addi	r16,r16,-1
 40034b0:	8020933a 	slli	r16,r16,12
 40034b4:	1400060e 	bge	r2,r16,40034d0 <_malloc_trim_r+0x70>
 40034b8:	000b883a 	mov	r5,zero
 40034bc:	9009883a 	mov	r4,r18
 40034c0:	40046fc0 	call	40046fc <_sbrk_r>
 40034c4:	98c00217 	ldw	r3,8(r19)
 40034c8:	1c47883a 	add	r3,r3,r17
 40034cc:	10c00a26 	beq	r2,r3,40034f8 <_malloc_trim_r+0x98>
 40034d0:	9009883a 	mov	r4,r18
 40034d4:	4004d440 	call	4004d44 <__malloc_unlock>
 40034d8:	0005883a 	mov	r2,zero
 40034dc:	dfc00417 	ldw	ra,16(sp)
 40034e0:	dcc00317 	ldw	r19,12(sp)
 40034e4:	dc800217 	ldw	r18,8(sp)
 40034e8:	dc400117 	ldw	r17,4(sp)
 40034ec:	dc000017 	ldw	r16,0(sp)
 40034f0:	dec00504 	addi	sp,sp,20
 40034f4:	f800283a 	ret
 40034f8:	040bc83a 	sub	r5,zero,r16
 40034fc:	9009883a 	mov	r4,r18
 4003500:	40046fc0 	call	40046fc <_sbrk_r>
 4003504:	00ffffc4 	movi	r3,-1
 4003508:	10c00d26 	beq	r2,r3,4003540 <_malloc_trim_r+0xe0>
 400350c:	00c10034 	movhi	r3,1024
 4003510:	18da5604 	addi	r3,r3,26968
 4003514:	18800017 	ldw	r2,0(r3)
 4003518:	99000217 	ldw	r4,8(r19)
 400351c:	8c23c83a 	sub	r17,r17,r16
 4003520:	8c400054 	ori	r17,r17,1
 4003524:	1421c83a 	sub	r16,r2,r16
 4003528:	24400115 	stw	r17,4(r4)
 400352c:	9009883a 	mov	r4,r18
 4003530:	1c000015 	stw	r16,0(r3)
 4003534:	4004d440 	call	4004d44 <__malloc_unlock>
 4003538:	00800044 	movi	r2,1
 400353c:	003fe706 	br	40034dc <__alt_data_end+0xfabfb4dc>
 4003540:	000b883a 	mov	r5,zero
 4003544:	9009883a 	mov	r4,r18
 4003548:	40046fc0 	call	40046fc <_sbrk_r>
 400354c:	99000217 	ldw	r4,8(r19)
 4003550:	014003c4 	movi	r5,15
 4003554:	1107c83a 	sub	r3,r2,r4
 4003558:	28ffdd0e 	bge	r5,r3,40034d0 <__alt_data_end+0xfabfb4d0>
 400355c:	01410034 	movhi	r5,1024
 4003560:	29575804 	addi	r5,r5,23904
 4003564:	29400017 	ldw	r5,0(r5)
 4003568:	18c00054 	ori	r3,r3,1
 400356c:	20c00115 	stw	r3,4(r4)
 4003570:	00c10034 	movhi	r3,1024
 4003574:	1145c83a 	sub	r2,r2,r5
 4003578:	18da5604 	addi	r3,r3,26968
 400357c:	18800015 	stw	r2,0(r3)
 4003580:	003fd306 	br	40034d0 <__alt_data_end+0xfabfb4d0>

04003584 <_free_r>:
 4003584:	28004126 	beq	r5,zero,400368c <_free_r+0x108>
 4003588:	defffd04 	addi	sp,sp,-12
 400358c:	dc400115 	stw	r17,4(sp)
 4003590:	dc000015 	stw	r16,0(sp)
 4003594:	2023883a 	mov	r17,r4
 4003598:	2821883a 	mov	r16,r5
 400359c:	dfc00215 	stw	ra,8(sp)
 40035a0:	4004d400 	call	4004d40 <__malloc_lock>
 40035a4:	81ffff17 	ldw	r7,-4(r16)
 40035a8:	00bfff84 	movi	r2,-2
 40035ac:	01010034 	movhi	r4,1024
 40035b0:	81bffe04 	addi	r6,r16,-8
 40035b4:	3884703a 	and	r2,r7,r2
 40035b8:	21164404 	addi	r4,r4,22800
 40035bc:	308b883a 	add	r5,r6,r2
 40035c0:	2a400117 	ldw	r9,4(r5)
 40035c4:	22000217 	ldw	r8,8(r4)
 40035c8:	00ffff04 	movi	r3,-4
 40035cc:	48c6703a 	and	r3,r9,r3
 40035d0:	2a005726 	beq	r5,r8,4003730 <_free_r+0x1ac>
 40035d4:	28c00115 	stw	r3,4(r5)
 40035d8:	39c0004c 	andi	r7,r7,1
 40035dc:	3800091e 	bne	r7,zero,4003604 <_free_r+0x80>
 40035e0:	823ffe17 	ldw	r8,-8(r16)
 40035e4:	22400204 	addi	r9,r4,8
 40035e8:	320dc83a 	sub	r6,r6,r8
 40035ec:	31c00217 	ldw	r7,8(r6)
 40035f0:	1205883a 	add	r2,r2,r8
 40035f4:	3a406526 	beq	r7,r9,400378c <_free_r+0x208>
 40035f8:	32000317 	ldw	r8,12(r6)
 40035fc:	3a000315 	stw	r8,12(r7)
 4003600:	41c00215 	stw	r7,8(r8)
 4003604:	28cf883a 	add	r7,r5,r3
 4003608:	39c00117 	ldw	r7,4(r7)
 400360c:	39c0004c 	andi	r7,r7,1
 4003610:	38003a26 	beq	r7,zero,40036fc <_free_r+0x178>
 4003614:	10c00054 	ori	r3,r2,1
 4003618:	30c00115 	stw	r3,4(r6)
 400361c:	3087883a 	add	r3,r6,r2
 4003620:	18800015 	stw	r2,0(r3)
 4003624:	00c07fc4 	movi	r3,511
 4003628:	18801936 	bltu	r3,r2,4003690 <_free_r+0x10c>
 400362c:	1004d0fa 	srli	r2,r2,3
 4003630:	01c00044 	movi	r7,1
 4003634:	21400117 	ldw	r5,4(r4)
 4003638:	10c00044 	addi	r3,r2,1
 400363c:	18c7883a 	add	r3,r3,r3
 4003640:	1005d0ba 	srai	r2,r2,2
 4003644:	18c7883a 	add	r3,r3,r3
 4003648:	18c7883a 	add	r3,r3,r3
 400364c:	1907883a 	add	r3,r3,r4
 4003650:	3884983a 	sll	r2,r7,r2
 4003654:	19c00017 	ldw	r7,0(r3)
 4003658:	1a3ffe04 	addi	r8,r3,-8
 400365c:	1144b03a 	or	r2,r2,r5
 4003660:	32000315 	stw	r8,12(r6)
 4003664:	31c00215 	stw	r7,8(r6)
 4003668:	20800115 	stw	r2,4(r4)
 400366c:	19800015 	stw	r6,0(r3)
 4003670:	39800315 	stw	r6,12(r7)
 4003674:	8809883a 	mov	r4,r17
 4003678:	dfc00217 	ldw	ra,8(sp)
 400367c:	dc400117 	ldw	r17,4(sp)
 4003680:	dc000017 	ldw	r16,0(sp)
 4003684:	dec00304 	addi	sp,sp,12
 4003688:	4004d441 	jmpi	4004d44 <__malloc_unlock>
 400368c:	f800283a 	ret
 4003690:	100ad27a 	srli	r5,r2,9
 4003694:	00c00104 	movi	r3,4
 4003698:	19404a36 	bltu	r3,r5,40037c4 <_free_r+0x240>
 400369c:	100ad1ba 	srli	r5,r2,6
 40036a0:	28c00e44 	addi	r3,r5,57
 40036a4:	18c7883a 	add	r3,r3,r3
 40036a8:	29400e04 	addi	r5,r5,56
 40036ac:	18c7883a 	add	r3,r3,r3
 40036b0:	18c7883a 	add	r3,r3,r3
 40036b4:	1909883a 	add	r4,r3,r4
 40036b8:	20c00017 	ldw	r3,0(r4)
 40036bc:	01c10034 	movhi	r7,1024
 40036c0:	213ffe04 	addi	r4,r4,-8
 40036c4:	39d64404 	addi	r7,r7,22800
 40036c8:	20c04426 	beq	r4,r3,40037dc <_free_r+0x258>
 40036cc:	01ffff04 	movi	r7,-4
 40036d0:	19400117 	ldw	r5,4(r3)
 40036d4:	29ca703a 	and	r5,r5,r7
 40036d8:	1140022e 	bgeu	r2,r5,40036e4 <_free_r+0x160>
 40036dc:	18c00217 	ldw	r3,8(r3)
 40036e0:	20fffb1e 	bne	r4,r3,40036d0 <__alt_data_end+0xfabfb6d0>
 40036e4:	19000317 	ldw	r4,12(r3)
 40036e8:	31000315 	stw	r4,12(r6)
 40036ec:	30c00215 	stw	r3,8(r6)
 40036f0:	21800215 	stw	r6,8(r4)
 40036f4:	19800315 	stw	r6,12(r3)
 40036f8:	003fde06 	br	4003674 <__alt_data_end+0xfabfb674>
 40036fc:	29c00217 	ldw	r7,8(r5)
 4003700:	10c5883a 	add	r2,r2,r3
 4003704:	00c10034 	movhi	r3,1024
 4003708:	18d64604 	addi	r3,r3,22808
 400370c:	38c03b26 	beq	r7,r3,40037fc <_free_r+0x278>
 4003710:	2a000317 	ldw	r8,12(r5)
 4003714:	11400054 	ori	r5,r2,1
 4003718:	3087883a 	add	r3,r6,r2
 400371c:	3a000315 	stw	r8,12(r7)
 4003720:	41c00215 	stw	r7,8(r8)
 4003724:	31400115 	stw	r5,4(r6)
 4003728:	18800015 	stw	r2,0(r3)
 400372c:	003fbd06 	br	4003624 <__alt_data_end+0xfabfb624>
 4003730:	39c0004c 	andi	r7,r7,1
 4003734:	10c5883a 	add	r2,r2,r3
 4003738:	3800071e 	bne	r7,zero,4003758 <_free_r+0x1d4>
 400373c:	81fffe17 	ldw	r7,-8(r16)
 4003740:	31cdc83a 	sub	r6,r6,r7
 4003744:	30c00317 	ldw	r3,12(r6)
 4003748:	31400217 	ldw	r5,8(r6)
 400374c:	11c5883a 	add	r2,r2,r7
 4003750:	28c00315 	stw	r3,12(r5)
 4003754:	19400215 	stw	r5,8(r3)
 4003758:	10c00054 	ori	r3,r2,1
 400375c:	30c00115 	stw	r3,4(r6)
 4003760:	00c10034 	movhi	r3,1024
 4003764:	18d75904 	addi	r3,r3,23908
 4003768:	18c00017 	ldw	r3,0(r3)
 400376c:	21800215 	stw	r6,8(r4)
 4003770:	10ffc036 	bltu	r2,r3,4003674 <__alt_data_end+0xfabfb674>
 4003774:	00810034 	movhi	r2,1024
 4003778:	109a5504 	addi	r2,r2,26964
 400377c:	11400017 	ldw	r5,0(r2)
 4003780:	8809883a 	mov	r4,r17
 4003784:	40034600 	call	4003460 <_malloc_trim_r>
 4003788:	003fba06 	br	4003674 <__alt_data_end+0xfabfb674>
 400378c:	28c9883a 	add	r4,r5,r3
 4003790:	21000117 	ldw	r4,4(r4)
 4003794:	2100004c 	andi	r4,r4,1
 4003798:	2000391e 	bne	r4,zero,4003880 <_free_r+0x2fc>
 400379c:	29c00217 	ldw	r7,8(r5)
 40037a0:	29000317 	ldw	r4,12(r5)
 40037a4:	1885883a 	add	r2,r3,r2
 40037a8:	10c00054 	ori	r3,r2,1
 40037ac:	39000315 	stw	r4,12(r7)
 40037b0:	21c00215 	stw	r7,8(r4)
 40037b4:	30c00115 	stw	r3,4(r6)
 40037b8:	308d883a 	add	r6,r6,r2
 40037bc:	30800015 	stw	r2,0(r6)
 40037c0:	003fac06 	br	4003674 <__alt_data_end+0xfabfb674>
 40037c4:	00c00504 	movi	r3,20
 40037c8:	19401536 	bltu	r3,r5,4003820 <_free_r+0x29c>
 40037cc:	28c01704 	addi	r3,r5,92
 40037d0:	18c7883a 	add	r3,r3,r3
 40037d4:	294016c4 	addi	r5,r5,91
 40037d8:	003fb406 	br	40036ac <__alt_data_end+0xfabfb6ac>
 40037dc:	280bd0ba 	srai	r5,r5,2
 40037e0:	00c00044 	movi	r3,1
 40037e4:	38800117 	ldw	r2,4(r7)
 40037e8:	194a983a 	sll	r5,r3,r5
 40037ec:	2007883a 	mov	r3,r4
 40037f0:	2884b03a 	or	r2,r5,r2
 40037f4:	38800115 	stw	r2,4(r7)
 40037f8:	003fbb06 	br	40036e8 <__alt_data_end+0xfabfb6e8>
 40037fc:	21800515 	stw	r6,20(r4)
 4003800:	21800415 	stw	r6,16(r4)
 4003804:	10c00054 	ori	r3,r2,1
 4003808:	31c00315 	stw	r7,12(r6)
 400380c:	31c00215 	stw	r7,8(r6)
 4003810:	30c00115 	stw	r3,4(r6)
 4003814:	308d883a 	add	r6,r6,r2
 4003818:	30800015 	stw	r2,0(r6)
 400381c:	003f9506 	br	4003674 <__alt_data_end+0xfabfb674>
 4003820:	00c01504 	movi	r3,84
 4003824:	19400536 	bltu	r3,r5,400383c <_free_r+0x2b8>
 4003828:	100ad33a 	srli	r5,r2,12
 400382c:	28c01bc4 	addi	r3,r5,111
 4003830:	18c7883a 	add	r3,r3,r3
 4003834:	29401b84 	addi	r5,r5,110
 4003838:	003f9c06 	br	40036ac <__alt_data_end+0xfabfb6ac>
 400383c:	00c05504 	movi	r3,340
 4003840:	19400536 	bltu	r3,r5,4003858 <_free_r+0x2d4>
 4003844:	100ad3fa 	srli	r5,r2,15
 4003848:	28c01e04 	addi	r3,r5,120
 400384c:	18c7883a 	add	r3,r3,r3
 4003850:	29401dc4 	addi	r5,r5,119
 4003854:	003f9506 	br	40036ac <__alt_data_end+0xfabfb6ac>
 4003858:	00c15504 	movi	r3,1364
 400385c:	19400536 	bltu	r3,r5,4003874 <_free_r+0x2f0>
 4003860:	100ad4ba 	srli	r5,r2,18
 4003864:	28c01f44 	addi	r3,r5,125
 4003868:	18c7883a 	add	r3,r3,r3
 400386c:	29401f04 	addi	r5,r5,124
 4003870:	003f8e06 	br	40036ac <__alt_data_end+0xfabfb6ac>
 4003874:	00c03f84 	movi	r3,254
 4003878:	01401f84 	movi	r5,126
 400387c:	003f8b06 	br	40036ac <__alt_data_end+0xfabfb6ac>
 4003880:	10c00054 	ori	r3,r2,1
 4003884:	30c00115 	stw	r3,4(r6)
 4003888:	308d883a 	add	r6,r6,r2
 400388c:	30800015 	stw	r2,0(r6)
 4003890:	003f7806 	br	4003674 <__alt_data_end+0xfabfb674>

04003894 <_fwalk>:
 4003894:	defff704 	addi	sp,sp,-36
 4003898:	dd000415 	stw	r20,16(sp)
 400389c:	dfc00815 	stw	ra,32(sp)
 40038a0:	ddc00715 	stw	r23,28(sp)
 40038a4:	dd800615 	stw	r22,24(sp)
 40038a8:	dd400515 	stw	r21,20(sp)
 40038ac:	dcc00315 	stw	r19,12(sp)
 40038b0:	dc800215 	stw	r18,8(sp)
 40038b4:	dc400115 	stw	r17,4(sp)
 40038b8:	dc000015 	stw	r16,0(sp)
 40038bc:	2500b804 	addi	r20,r4,736
 40038c0:	a0002326 	beq	r20,zero,4003950 <_fwalk+0xbc>
 40038c4:	282b883a 	mov	r21,r5
 40038c8:	002f883a 	mov	r23,zero
 40038cc:	05800044 	movi	r22,1
 40038d0:	04ffffc4 	movi	r19,-1
 40038d4:	a4400117 	ldw	r17,4(r20)
 40038d8:	a4800217 	ldw	r18,8(r20)
 40038dc:	8c7fffc4 	addi	r17,r17,-1
 40038e0:	88000d16 	blt	r17,zero,4003918 <_fwalk+0x84>
 40038e4:	94000304 	addi	r16,r18,12
 40038e8:	94800384 	addi	r18,r18,14
 40038ec:	8080000b 	ldhu	r2,0(r16)
 40038f0:	8c7fffc4 	addi	r17,r17,-1
 40038f4:	813ffd04 	addi	r4,r16,-12
 40038f8:	b080042e 	bgeu	r22,r2,400390c <_fwalk+0x78>
 40038fc:	9080000f 	ldh	r2,0(r18)
 4003900:	14c00226 	beq	r2,r19,400390c <_fwalk+0x78>
 4003904:	a83ee83a 	callr	r21
 4003908:	b8aeb03a 	or	r23,r23,r2
 400390c:	84001a04 	addi	r16,r16,104
 4003910:	94801a04 	addi	r18,r18,104
 4003914:	8cfff51e 	bne	r17,r19,40038ec <__alt_data_end+0xfabfb8ec>
 4003918:	a5000017 	ldw	r20,0(r20)
 400391c:	a03fed1e 	bne	r20,zero,40038d4 <__alt_data_end+0xfabfb8d4>
 4003920:	b805883a 	mov	r2,r23
 4003924:	dfc00817 	ldw	ra,32(sp)
 4003928:	ddc00717 	ldw	r23,28(sp)
 400392c:	dd800617 	ldw	r22,24(sp)
 4003930:	dd400517 	ldw	r21,20(sp)
 4003934:	dd000417 	ldw	r20,16(sp)
 4003938:	dcc00317 	ldw	r19,12(sp)
 400393c:	dc800217 	ldw	r18,8(sp)
 4003940:	dc400117 	ldw	r17,4(sp)
 4003944:	dc000017 	ldw	r16,0(sp)
 4003948:	dec00904 	addi	sp,sp,36
 400394c:	f800283a 	ret
 4003950:	002f883a 	mov	r23,zero
 4003954:	003ff206 	br	4003920 <__alt_data_end+0xfabfb920>

04003958 <_fwalk_reent>:
 4003958:	defff704 	addi	sp,sp,-36
 400395c:	dd000415 	stw	r20,16(sp)
 4003960:	dfc00815 	stw	ra,32(sp)
 4003964:	ddc00715 	stw	r23,28(sp)
 4003968:	dd800615 	stw	r22,24(sp)
 400396c:	dd400515 	stw	r21,20(sp)
 4003970:	dcc00315 	stw	r19,12(sp)
 4003974:	dc800215 	stw	r18,8(sp)
 4003978:	dc400115 	stw	r17,4(sp)
 400397c:	dc000015 	stw	r16,0(sp)
 4003980:	2500b804 	addi	r20,r4,736
 4003984:	a0002326 	beq	r20,zero,4003a14 <_fwalk_reent+0xbc>
 4003988:	282b883a 	mov	r21,r5
 400398c:	2027883a 	mov	r19,r4
 4003990:	002f883a 	mov	r23,zero
 4003994:	05800044 	movi	r22,1
 4003998:	04bfffc4 	movi	r18,-1
 400399c:	a4400117 	ldw	r17,4(r20)
 40039a0:	a4000217 	ldw	r16,8(r20)
 40039a4:	8c7fffc4 	addi	r17,r17,-1
 40039a8:	88000c16 	blt	r17,zero,40039dc <_fwalk_reent+0x84>
 40039ac:	84000304 	addi	r16,r16,12
 40039b0:	8080000b 	ldhu	r2,0(r16)
 40039b4:	8c7fffc4 	addi	r17,r17,-1
 40039b8:	817ffd04 	addi	r5,r16,-12
 40039bc:	b080052e 	bgeu	r22,r2,40039d4 <_fwalk_reent+0x7c>
 40039c0:	8080008f 	ldh	r2,2(r16)
 40039c4:	9809883a 	mov	r4,r19
 40039c8:	14800226 	beq	r2,r18,40039d4 <_fwalk_reent+0x7c>
 40039cc:	a83ee83a 	callr	r21
 40039d0:	b8aeb03a 	or	r23,r23,r2
 40039d4:	84001a04 	addi	r16,r16,104
 40039d8:	8cbff51e 	bne	r17,r18,40039b0 <__alt_data_end+0xfabfb9b0>
 40039dc:	a5000017 	ldw	r20,0(r20)
 40039e0:	a03fee1e 	bne	r20,zero,400399c <__alt_data_end+0xfabfb99c>
 40039e4:	b805883a 	mov	r2,r23
 40039e8:	dfc00817 	ldw	ra,32(sp)
 40039ec:	ddc00717 	ldw	r23,28(sp)
 40039f0:	dd800617 	ldw	r22,24(sp)
 40039f4:	dd400517 	ldw	r21,20(sp)
 40039f8:	dd000417 	ldw	r20,16(sp)
 40039fc:	dcc00317 	ldw	r19,12(sp)
 4003a00:	dc800217 	ldw	r18,8(sp)
 4003a04:	dc400117 	ldw	r17,4(sp)
 4003a08:	dc000017 	ldw	r16,0(sp)
 4003a0c:	dec00904 	addi	sp,sp,36
 4003a10:	f800283a 	ret
 4003a14:	002f883a 	mov	r23,zero
 4003a18:	003ff206 	br	40039e4 <__alt_data_end+0xfabfb9e4>

04003a1c <__smakebuf_r>:
 4003a1c:	2880030b 	ldhu	r2,12(r5)
 4003a20:	10c0008c 	andi	r3,r2,2
 4003a24:	1800411e 	bne	r3,zero,4003b2c <__smakebuf_r+0x110>
 4003a28:	deffec04 	addi	sp,sp,-80
 4003a2c:	dc000f15 	stw	r16,60(sp)
 4003a30:	2821883a 	mov	r16,r5
 4003a34:	2940038f 	ldh	r5,14(r5)
 4003a38:	dc401015 	stw	r17,64(sp)
 4003a3c:	dfc01315 	stw	ra,76(sp)
 4003a40:	dcc01215 	stw	r19,72(sp)
 4003a44:	dc801115 	stw	r18,68(sp)
 4003a48:	2023883a 	mov	r17,r4
 4003a4c:	28001c16 	blt	r5,zero,4003ac0 <__smakebuf_r+0xa4>
 4003a50:	d80d883a 	mov	r6,sp
 4003a54:	4004a440 	call	4004a44 <_fstat_r>
 4003a58:	10001816 	blt	r2,zero,4003abc <__smakebuf_r+0xa0>
 4003a5c:	d8800117 	ldw	r2,4(sp)
 4003a60:	00e00014 	movui	r3,32768
 4003a64:	10bc000c 	andi	r2,r2,61440
 4003a68:	14c80020 	cmpeqi	r19,r2,8192
 4003a6c:	10c03726 	beq	r2,r3,4003b4c <__smakebuf_r+0x130>
 4003a70:	80c0030b 	ldhu	r3,12(r16)
 4003a74:	18c20014 	ori	r3,r3,2048
 4003a78:	80c0030d 	sth	r3,12(r16)
 4003a7c:	00c80004 	movi	r3,8192
 4003a80:	10c0521e 	bne	r2,r3,4003bcc <__smakebuf_r+0x1b0>
 4003a84:	8140038f 	ldh	r5,14(r16)
 4003a88:	8809883a 	mov	r4,r17
 4003a8c:	4004aa00 	call	4004aa0 <_isatty_r>
 4003a90:	10004c26 	beq	r2,zero,4003bc4 <__smakebuf_r+0x1a8>
 4003a94:	8080030b 	ldhu	r2,12(r16)
 4003a98:	80c010c4 	addi	r3,r16,67
 4003a9c:	80c00015 	stw	r3,0(r16)
 4003aa0:	10800054 	ori	r2,r2,1
 4003aa4:	8080030d 	sth	r2,12(r16)
 4003aa8:	00800044 	movi	r2,1
 4003aac:	80c00415 	stw	r3,16(r16)
 4003ab0:	80800515 	stw	r2,20(r16)
 4003ab4:	04810004 	movi	r18,1024
 4003ab8:	00000706 	br	4003ad8 <__smakebuf_r+0xbc>
 4003abc:	8080030b 	ldhu	r2,12(r16)
 4003ac0:	10c0200c 	andi	r3,r2,128
 4003ac4:	18001f1e 	bne	r3,zero,4003b44 <__smakebuf_r+0x128>
 4003ac8:	04810004 	movi	r18,1024
 4003acc:	10820014 	ori	r2,r2,2048
 4003ad0:	8080030d 	sth	r2,12(r16)
 4003ad4:	0027883a 	mov	r19,zero
 4003ad8:	900b883a 	mov	r5,r18
 4003adc:	8809883a 	mov	r4,r17
 4003ae0:	4003bd80 	call	4003bd8 <_malloc_r>
 4003ae4:	10002c26 	beq	r2,zero,4003b98 <__smakebuf_r+0x17c>
 4003ae8:	80c0030b 	ldhu	r3,12(r16)
 4003aec:	01010034 	movhi	r4,1024
 4003af0:	210c3204 	addi	r4,r4,12488
 4003af4:	89000f15 	stw	r4,60(r17)
 4003af8:	18c02014 	ori	r3,r3,128
 4003afc:	80c0030d 	sth	r3,12(r16)
 4003b00:	80800015 	stw	r2,0(r16)
 4003b04:	80800415 	stw	r2,16(r16)
 4003b08:	84800515 	stw	r18,20(r16)
 4003b0c:	98001a1e 	bne	r19,zero,4003b78 <__smakebuf_r+0x15c>
 4003b10:	dfc01317 	ldw	ra,76(sp)
 4003b14:	dcc01217 	ldw	r19,72(sp)
 4003b18:	dc801117 	ldw	r18,68(sp)
 4003b1c:	dc401017 	ldw	r17,64(sp)
 4003b20:	dc000f17 	ldw	r16,60(sp)
 4003b24:	dec01404 	addi	sp,sp,80
 4003b28:	f800283a 	ret
 4003b2c:	288010c4 	addi	r2,r5,67
 4003b30:	28800015 	stw	r2,0(r5)
 4003b34:	28800415 	stw	r2,16(r5)
 4003b38:	00800044 	movi	r2,1
 4003b3c:	28800515 	stw	r2,20(r5)
 4003b40:	f800283a 	ret
 4003b44:	04801004 	movi	r18,64
 4003b48:	003fe006 	br	4003acc <__alt_data_end+0xfabfbacc>
 4003b4c:	81000a17 	ldw	r4,40(r16)
 4003b50:	00c10034 	movhi	r3,1024
 4003b54:	18d20a04 	addi	r3,r3,18472
 4003b58:	20ffc51e 	bne	r4,r3,4003a70 <__alt_data_end+0xfabfba70>
 4003b5c:	8080030b 	ldhu	r2,12(r16)
 4003b60:	04810004 	movi	r18,1024
 4003b64:	84801315 	stw	r18,76(r16)
 4003b68:	1484b03a 	or	r2,r2,r18
 4003b6c:	8080030d 	sth	r2,12(r16)
 4003b70:	0027883a 	mov	r19,zero
 4003b74:	003fd806 	br	4003ad8 <__alt_data_end+0xfabfbad8>
 4003b78:	8140038f 	ldh	r5,14(r16)
 4003b7c:	8809883a 	mov	r4,r17
 4003b80:	4004aa00 	call	4004aa0 <_isatty_r>
 4003b84:	103fe226 	beq	r2,zero,4003b10 <__alt_data_end+0xfabfbb10>
 4003b88:	8080030b 	ldhu	r2,12(r16)
 4003b8c:	10800054 	ori	r2,r2,1
 4003b90:	8080030d 	sth	r2,12(r16)
 4003b94:	003fde06 	br	4003b10 <__alt_data_end+0xfabfbb10>
 4003b98:	8080030b 	ldhu	r2,12(r16)
 4003b9c:	10c0800c 	andi	r3,r2,512
 4003ba0:	183fdb1e 	bne	r3,zero,4003b10 <__alt_data_end+0xfabfbb10>
 4003ba4:	10800094 	ori	r2,r2,2
 4003ba8:	80c010c4 	addi	r3,r16,67
 4003bac:	8080030d 	sth	r2,12(r16)
 4003bb0:	00800044 	movi	r2,1
 4003bb4:	80c00015 	stw	r3,0(r16)
 4003bb8:	80c00415 	stw	r3,16(r16)
 4003bbc:	80800515 	stw	r2,20(r16)
 4003bc0:	003fd306 	br	4003b10 <__alt_data_end+0xfabfbb10>
 4003bc4:	04810004 	movi	r18,1024
 4003bc8:	003fc306 	br	4003ad8 <__alt_data_end+0xfabfbad8>
 4003bcc:	0027883a 	mov	r19,zero
 4003bd0:	04810004 	movi	r18,1024
 4003bd4:	003fc006 	br	4003ad8 <__alt_data_end+0xfabfbad8>

04003bd8 <_malloc_r>:
 4003bd8:	defff504 	addi	sp,sp,-44
 4003bdc:	dc800315 	stw	r18,12(sp)
 4003be0:	dfc00a15 	stw	ra,40(sp)
 4003be4:	df000915 	stw	fp,36(sp)
 4003be8:	ddc00815 	stw	r23,32(sp)
 4003bec:	dd800715 	stw	r22,28(sp)
 4003bf0:	dd400615 	stw	r21,24(sp)
 4003bf4:	dd000515 	stw	r20,20(sp)
 4003bf8:	dcc00415 	stw	r19,16(sp)
 4003bfc:	dc400215 	stw	r17,8(sp)
 4003c00:	dc000115 	stw	r16,4(sp)
 4003c04:	288002c4 	addi	r2,r5,11
 4003c08:	00c00584 	movi	r3,22
 4003c0c:	2025883a 	mov	r18,r4
 4003c10:	18807f2e 	bgeu	r3,r2,4003e10 <_malloc_r+0x238>
 4003c14:	047ffe04 	movi	r17,-8
 4003c18:	1462703a 	and	r17,r2,r17
 4003c1c:	8800a316 	blt	r17,zero,4003eac <_malloc_r+0x2d4>
 4003c20:	8940a236 	bltu	r17,r5,4003eac <_malloc_r+0x2d4>
 4003c24:	4004d400 	call	4004d40 <__malloc_lock>
 4003c28:	00807dc4 	movi	r2,503
 4003c2c:	1441e92e 	bgeu	r2,r17,40043d4 <_malloc_r+0x7fc>
 4003c30:	8804d27a 	srli	r2,r17,9
 4003c34:	1000a126 	beq	r2,zero,4003ebc <_malloc_r+0x2e4>
 4003c38:	00c00104 	movi	r3,4
 4003c3c:	18811e36 	bltu	r3,r2,40040b8 <_malloc_r+0x4e0>
 4003c40:	8804d1ba 	srli	r2,r17,6
 4003c44:	12000e44 	addi	r8,r2,57
 4003c48:	11c00e04 	addi	r7,r2,56
 4003c4c:	4209883a 	add	r4,r8,r8
 4003c50:	04c10034 	movhi	r19,1024
 4003c54:	2109883a 	add	r4,r4,r4
 4003c58:	9cd64404 	addi	r19,r19,22800
 4003c5c:	2109883a 	add	r4,r4,r4
 4003c60:	9909883a 	add	r4,r19,r4
 4003c64:	24000117 	ldw	r16,4(r4)
 4003c68:	213ffe04 	addi	r4,r4,-8
 4003c6c:	24009726 	beq	r4,r16,4003ecc <_malloc_r+0x2f4>
 4003c70:	80800117 	ldw	r2,4(r16)
 4003c74:	01bfff04 	movi	r6,-4
 4003c78:	014003c4 	movi	r5,15
 4003c7c:	1184703a 	and	r2,r2,r6
 4003c80:	1447c83a 	sub	r3,r2,r17
 4003c84:	28c00716 	blt	r5,r3,4003ca4 <_malloc_r+0xcc>
 4003c88:	1800920e 	bge	r3,zero,4003ed4 <_malloc_r+0x2fc>
 4003c8c:	84000317 	ldw	r16,12(r16)
 4003c90:	24008e26 	beq	r4,r16,4003ecc <_malloc_r+0x2f4>
 4003c94:	80800117 	ldw	r2,4(r16)
 4003c98:	1184703a 	and	r2,r2,r6
 4003c9c:	1447c83a 	sub	r3,r2,r17
 4003ca0:	28fff90e 	bge	r5,r3,4003c88 <__alt_data_end+0xfabfbc88>
 4003ca4:	3809883a 	mov	r4,r7
 4003ca8:	01810034 	movhi	r6,1024
 4003cac:	9c000417 	ldw	r16,16(r19)
 4003cb0:	31964404 	addi	r6,r6,22800
 4003cb4:	32000204 	addi	r8,r6,8
 4003cb8:	82013426 	beq	r16,r8,400418c <_malloc_r+0x5b4>
 4003cbc:	80c00117 	ldw	r3,4(r16)
 4003cc0:	00bfff04 	movi	r2,-4
 4003cc4:	188e703a 	and	r7,r3,r2
 4003cc8:	3c45c83a 	sub	r2,r7,r17
 4003ccc:	00c003c4 	movi	r3,15
 4003cd0:	18811f16 	blt	r3,r2,4004150 <_malloc_r+0x578>
 4003cd4:	32000515 	stw	r8,20(r6)
 4003cd8:	32000415 	stw	r8,16(r6)
 4003cdc:	10007f0e 	bge	r2,zero,4003edc <_malloc_r+0x304>
 4003ce0:	00807fc4 	movi	r2,511
 4003ce4:	11c0fd36 	bltu	r2,r7,40040dc <_malloc_r+0x504>
 4003ce8:	3806d0fa 	srli	r3,r7,3
 4003cec:	01c00044 	movi	r7,1
 4003cf0:	30800117 	ldw	r2,4(r6)
 4003cf4:	19400044 	addi	r5,r3,1
 4003cf8:	294b883a 	add	r5,r5,r5
 4003cfc:	1807d0ba 	srai	r3,r3,2
 4003d00:	294b883a 	add	r5,r5,r5
 4003d04:	294b883a 	add	r5,r5,r5
 4003d08:	298b883a 	add	r5,r5,r6
 4003d0c:	38c6983a 	sll	r3,r7,r3
 4003d10:	29c00017 	ldw	r7,0(r5)
 4003d14:	2a7ffe04 	addi	r9,r5,-8
 4003d18:	1886b03a 	or	r3,r3,r2
 4003d1c:	82400315 	stw	r9,12(r16)
 4003d20:	81c00215 	stw	r7,8(r16)
 4003d24:	30c00115 	stw	r3,4(r6)
 4003d28:	2c000015 	stw	r16,0(r5)
 4003d2c:	3c000315 	stw	r16,12(r7)
 4003d30:	2005d0ba 	srai	r2,r4,2
 4003d34:	01400044 	movi	r5,1
 4003d38:	288a983a 	sll	r5,r5,r2
 4003d3c:	19406f36 	bltu	r3,r5,4003efc <_malloc_r+0x324>
 4003d40:	28c4703a 	and	r2,r5,r3
 4003d44:	10000a1e 	bne	r2,zero,4003d70 <_malloc_r+0x198>
 4003d48:	00bfff04 	movi	r2,-4
 4003d4c:	294b883a 	add	r5,r5,r5
 4003d50:	2088703a 	and	r4,r4,r2
 4003d54:	28c4703a 	and	r2,r5,r3
 4003d58:	21000104 	addi	r4,r4,4
 4003d5c:	1000041e 	bne	r2,zero,4003d70 <_malloc_r+0x198>
 4003d60:	294b883a 	add	r5,r5,r5
 4003d64:	28c4703a 	and	r2,r5,r3
 4003d68:	21000104 	addi	r4,r4,4
 4003d6c:	103ffc26 	beq	r2,zero,4003d60 <__alt_data_end+0xfabfbd60>
 4003d70:	02bfff04 	movi	r10,-4
 4003d74:	024003c4 	movi	r9,15
 4003d78:	21800044 	addi	r6,r4,1
 4003d7c:	318d883a 	add	r6,r6,r6
 4003d80:	318d883a 	add	r6,r6,r6
 4003d84:	318d883a 	add	r6,r6,r6
 4003d88:	998d883a 	add	r6,r19,r6
 4003d8c:	333ffe04 	addi	r12,r6,-8
 4003d90:	2017883a 	mov	r11,r4
 4003d94:	31800104 	addi	r6,r6,4
 4003d98:	34000017 	ldw	r16,0(r6)
 4003d9c:	31fffd04 	addi	r7,r6,-12
 4003da0:	81c0041e 	bne	r16,r7,4003db4 <_malloc_r+0x1dc>
 4003da4:	0000fb06 	br	4004194 <_malloc_r+0x5bc>
 4003da8:	1801030e 	bge	r3,zero,40041b8 <_malloc_r+0x5e0>
 4003dac:	84000317 	ldw	r16,12(r16)
 4003db0:	81c0f826 	beq	r16,r7,4004194 <_malloc_r+0x5bc>
 4003db4:	80800117 	ldw	r2,4(r16)
 4003db8:	1284703a 	and	r2,r2,r10
 4003dbc:	1447c83a 	sub	r3,r2,r17
 4003dc0:	48fff90e 	bge	r9,r3,4003da8 <__alt_data_end+0xfabfbda8>
 4003dc4:	80800317 	ldw	r2,12(r16)
 4003dc8:	81000217 	ldw	r4,8(r16)
 4003dcc:	89400054 	ori	r5,r17,1
 4003dd0:	81400115 	stw	r5,4(r16)
 4003dd4:	20800315 	stw	r2,12(r4)
 4003dd8:	11000215 	stw	r4,8(r2)
 4003ddc:	8463883a 	add	r17,r16,r17
 4003de0:	9c400515 	stw	r17,20(r19)
 4003de4:	9c400415 	stw	r17,16(r19)
 4003de8:	18800054 	ori	r2,r3,1
 4003dec:	88800115 	stw	r2,4(r17)
 4003df0:	8a000315 	stw	r8,12(r17)
 4003df4:	8a000215 	stw	r8,8(r17)
 4003df8:	88e3883a 	add	r17,r17,r3
 4003dfc:	88c00015 	stw	r3,0(r17)
 4003e00:	9009883a 	mov	r4,r18
 4003e04:	4004d440 	call	4004d44 <__malloc_unlock>
 4003e08:	80800204 	addi	r2,r16,8
 4003e0c:	00001b06 	br	4003e7c <_malloc_r+0x2a4>
 4003e10:	04400404 	movi	r17,16
 4003e14:	89402536 	bltu	r17,r5,4003eac <_malloc_r+0x2d4>
 4003e18:	4004d400 	call	4004d40 <__malloc_lock>
 4003e1c:	00800184 	movi	r2,6
 4003e20:	01000084 	movi	r4,2
 4003e24:	04c10034 	movhi	r19,1024
 4003e28:	1085883a 	add	r2,r2,r2
 4003e2c:	9cd64404 	addi	r19,r19,22800
 4003e30:	1085883a 	add	r2,r2,r2
 4003e34:	9885883a 	add	r2,r19,r2
 4003e38:	14000117 	ldw	r16,4(r2)
 4003e3c:	10fffe04 	addi	r3,r2,-8
 4003e40:	80c0d926 	beq	r16,r3,40041a8 <_malloc_r+0x5d0>
 4003e44:	80c00117 	ldw	r3,4(r16)
 4003e48:	81000317 	ldw	r4,12(r16)
 4003e4c:	00bfff04 	movi	r2,-4
 4003e50:	1884703a 	and	r2,r3,r2
 4003e54:	81400217 	ldw	r5,8(r16)
 4003e58:	8085883a 	add	r2,r16,r2
 4003e5c:	10c00117 	ldw	r3,4(r2)
 4003e60:	29000315 	stw	r4,12(r5)
 4003e64:	21400215 	stw	r5,8(r4)
 4003e68:	18c00054 	ori	r3,r3,1
 4003e6c:	10c00115 	stw	r3,4(r2)
 4003e70:	9009883a 	mov	r4,r18
 4003e74:	4004d440 	call	4004d44 <__malloc_unlock>
 4003e78:	80800204 	addi	r2,r16,8
 4003e7c:	dfc00a17 	ldw	ra,40(sp)
 4003e80:	df000917 	ldw	fp,36(sp)
 4003e84:	ddc00817 	ldw	r23,32(sp)
 4003e88:	dd800717 	ldw	r22,28(sp)
 4003e8c:	dd400617 	ldw	r21,24(sp)
 4003e90:	dd000517 	ldw	r20,20(sp)
 4003e94:	dcc00417 	ldw	r19,16(sp)
 4003e98:	dc800317 	ldw	r18,12(sp)
 4003e9c:	dc400217 	ldw	r17,8(sp)
 4003ea0:	dc000117 	ldw	r16,4(sp)
 4003ea4:	dec00b04 	addi	sp,sp,44
 4003ea8:	f800283a 	ret
 4003eac:	00800304 	movi	r2,12
 4003eb0:	90800015 	stw	r2,0(r18)
 4003eb4:	0005883a 	mov	r2,zero
 4003eb8:	003ff006 	br	4003e7c <__alt_data_end+0xfabfbe7c>
 4003ebc:	01002004 	movi	r4,128
 4003ec0:	02001004 	movi	r8,64
 4003ec4:	01c00fc4 	movi	r7,63
 4003ec8:	003f6106 	br	4003c50 <__alt_data_end+0xfabfbc50>
 4003ecc:	4009883a 	mov	r4,r8
 4003ed0:	003f7506 	br	4003ca8 <__alt_data_end+0xfabfbca8>
 4003ed4:	81000317 	ldw	r4,12(r16)
 4003ed8:	003fde06 	br	4003e54 <__alt_data_end+0xfabfbe54>
 4003edc:	81c5883a 	add	r2,r16,r7
 4003ee0:	11400117 	ldw	r5,4(r2)
 4003ee4:	9009883a 	mov	r4,r18
 4003ee8:	29400054 	ori	r5,r5,1
 4003eec:	11400115 	stw	r5,4(r2)
 4003ef0:	4004d440 	call	4004d44 <__malloc_unlock>
 4003ef4:	80800204 	addi	r2,r16,8
 4003ef8:	003fe006 	br	4003e7c <__alt_data_end+0xfabfbe7c>
 4003efc:	9c000217 	ldw	r16,8(r19)
 4003f00:	00bfff04 	movi	r2,-4
 4003f04:	85800117 	ldw	r22,4(r16)
 4003f08:	b0ac703a 	and	r22,r22,r2
 4003f0c:	b4400336 	bltu	r22,r17,4003f1c <_malloc_r+0x344>
 4003f10:	b445c83a 	sub	r2,r22,r17
 4003f14:	00c003c4 	movi	r3,15
 4003f18:	18805d16 	blt	r3,r2,4004090 <_malloc_r+0x4b8>
 4003f1c:	05c10034 	movhi	r23,1024
 4003f20:	00810034 	movhi	r2,1024
 4003f24:	109a5504 	addi	r2,r2,26964
 4003f28:	bdd75804 	addi	r23,r23,23904
 4003f2c:	15400017 	ldw	r21,0(r2)
 4003f30:	b8c00017 	ldw	r3,0(r23)
 4003f34:	00bfffc4 	movi	r2,-1
 4003f38:	858d883a 	add	r6,r16,r22
 4003f3c:	8d6b883a 	add	r21,r17,r21
 4003f40:	1880ea26 	beq	r3,r2,40042ec <_malloc_r+0x714>
 4003f44:	ad4403c4 	addi	r21,r21,4111
 4003f48:	00bc0004 	movi	r2,-4096
 4003f4c:	a8aa703a 	and	r21,r21,r2
 4003f50:	a80b883a 	mov	r5,r21
 4003f54:	9009883a 	mov	r4,r18
 4003f58:	d9800015 	stw	r6,0(sp)
 4003f5c:	40046fc0 	call	40046fc <_sbrk_r>
 4003f60:	1029883a 	mov	r20,r2
 4003f64:	00bfffc4 	movi	r2,-1
 4003f68:	d9800017 	ldw	r6,0(sp)
 4003f6c:	a080e826 	beq	r20,r2,4004310 <_malloc_r+0x738>
 4003f70:	a180a636 	bltu	r20,r6,400420c <_malloc_r+0x634>
 4003f74:	07010034 	movhi	fp,1024
 4003f78:	e71a5604 	addi	fp,fp,26968
 4003f7c:	e0800017 	ldw	r2,0(fp)
 4003f80:	a887883a 	add	r3,r21,r2
 4003f84:	e0c00015 	stw	r3,0(fp)
 4003f88:	3500e626 	beq	r6,r20,4004324 <_malloc_r+0x74c>
 4003f8c:	b9000017 	ldw	r4,0(r23)
 4003f90:	00bfffc4 	movi	r2,-1
 4003f94:	2080ee26 	beq	r4,r2,4004350 <_malloc_r+0x778>
 4003f98:	a185c83a 	sub	r2,r20,r6
 4003f9c:	10c5883a 	add	r2,r2,r3
 4003fa0:	e0800015 	stw	r2,0(fp)
 4003fa4:	a0c001cc 	andi	r3,r20,7
 4003fa8:	1800bc26 	beq	r3,zero,400429c <_malloc_r+0x6c4>
 4003fac:	a0e9c83a 	sub	r20,r20,r3
 4003fb0:	00840204 	movi	r2,4104
 4003fb4:	a5000204 	addi	r20,r20,8
 4003fb8:	10c7c83a 	sub	r3,r2,r3
 4003fbc:	a545883a 	add	r2,r20,r21
 4003fc0:	1083ffcc 	andi	r2,r2,4095
 4003fc4:	18abc83a 	sub	r21,r3,r2
 4003fc8:	a80b883a 	mov	r5,r21
 4003fcc:	9009883a 	mov	r4,r18
 4003fd0:	40046fc0 	call	40046fc <_sbrk_r>
 4003fd4:	00ffffc4 	movi	r3,-1
 4003fd8:	10c0e126 	beq	r2,r3,4004360 <_malloc_r+0x788>
 4003fdc:	1505c83a 	sub	r2,r2,r20
 4003fe0:	1545883a 	add	r2,r2,r21
 4003fe4:	10800054 	ori	r2,r2,1
 4003fe8:	e0c00017 	ldw	r3,0(fp)
 4003fec:	9d000215 	stw	r20,8(r19)
 4003ff0:	a0800115 	stw	r2,4(r20)
 4003ff4:	a8c7883a 	add	r3,r21,r3
 4003ff8:	e0c00015 	stw	r3,0(fp)
 4003ffc:	84c00e26 	beq	r16,r19,4004038 <_malloc_r+0x460>
 4004000:	018003c4 	movi	r6,15
 4004004:	3580a72e 	bgeu	r6,r22,40042a4 <_malloc_r+0x6cc>
 4004008:	81400117 	ldw	r5,4(r16)
 400400c:	013ffe04 	movi	r4,-8
 4004010:	b0bffd04 	addi	r2,r22,-12
 4004014:	1104703a 	and	r2,r2,r4
 4004018:	2900004c 	andi	r4,r5,1
 400401c:	2088b03a 	or	r4,r4,r2
 4004020:	81000115 	stw	r4,4(r16)
 4004024:	01400144 	movi	r5,5
 4004028:	8089883a 	add	r4,r16,r2
 400402c:	21400115 	stw	r5,4(r4)
 4004030:	21400215 	stw	r5,8(r4)
 4004034:	3080cd36 	bltu	r6,r2,400436c <_malloc_r+0x794>
 4004038:	00810034 	movhi	r2,1024
 400403c:	109a5404 	addi	r2,r2,26960
 4004040:	11000017 	ldw	r4,0(r2)
 4004044:	20c0012e 	bgeu	r4,r3,400404c <_malloc_r+0x474>
 4004048:	10c00015 	stw	r3,0(r2)
 400404c:	00810034 	movhi	r2,1024
 4004050:	109a5304 	addi	r2,r2,26956
 4004054:	11000017 	ldw	r4,0(r2)
 4004058:	9c000217 	ldw	r16,8(r19)
 400405c:	20c0012e 	bgeu	r4,r3,4004064 <_malloc_r+0x48c>
 4004060:	10c00015 	stw	r3,0(r2)
 4004064:	80c00117 	ldw	r3,4(r16)
 4004068:	00bfff04 	movi	r2,-4
 400406c:	1886703a 	and	r3,r3,r2
 4004070:	1c45c83a 	sub	r2,r3,r17
 4004074:	1c400236 	bltu	r3,r17,4004080 <_malloc_r+0x4a8>
 4004078:	00c003c4 	movi	r3,15
 400407c:	18800416 	blt	r3,r2,4004090 <_malloc_r+0x4b8>
 4004080:	9009883a 	mov	r4,r18
 4004084:	4004d440 	call	4004d44 <__malloc_unlock>
 4004088:	0005883a 	mov	r2,zero
 400408c:	003f7b06 	br	4003e7c <__alt_data_end+0xfabfbe7c>
 4004090:	88c00054 	ori	r3,r17,1
 4004094:	80c00115 	stw	r3,4(r16)
 4004098:	8463883a 	add	r17,r16,r17
 400409c:	10800054 	ori	r2,r2,1
 40040a0:	9c400215 	stw	r17,8(r19)
 40040a4:	88800115 	stw	r2,4(r17)
 40040a8:	9009883a 	mov	r4,r18
 40040ac:	4004d440 	call	4004d44 <__malloc_unlock>
 40040b0:	80800204 	addi	r2,r16,8
 40040b4:	003f7106 	br	4003e7c <__alt_data_end+0xfabfbe7c>
 40040b8:	00c00504 	movi	r3,20
 40040bc:	18804a2e 	bgeu	r3,r2,40041e8 <_malloc_r+0x610>
 40040c0:	00c01504 	movi	r3,84
 40040c4:	18806e36 	bltu	r3,r2,4004280 <_malloc_r+0x6a8>
 40040c8:	8804d33a 	srli	r2,r17,12
 40040cc:	12001bc4 	addi	r8,r2,111
 40040d0:	11c01b84 	addi	r7,r2,110
 40040d4:	4209883a 	add	r4,r8,r8
 40040d8:	003edd06 	br	4003c50 <__alt_data_end+0xfabfbc50>
 40040dc:	3804d27a 	srli	r2,r7,9
 40040e0:	00c00104 	movi	r3,4
 40040e4:	1880442e 	bgeu	r3,r2,40041f8 <_malloc_r+0x620>
 40040e8:	00c00504 	movi	r3,20
 40040ec:	18808136 	bltu	r3,r2,40042f4 <_malloc_r+0x71c>
 40040f0:	11401704 	addi	r5,r2,92
 40040f4:	10c016c4 	addi	r3,r2,91
 40040f8:	294b883a 	add	r5,r5,r5
 40040fc:	294b883a 	add	r5,r5,r5
 4004100:	294b883a 	add	r5,r5,r5
 4004104:	994b883a 	add	r5,r19,r5
 4004108:	28800017 	ldw	r2,0(r5)
 400410c:	01810034 	movhi	r6,1024
 4004110:	297ffe04 	addi	r5,r5,-8
 4004114:	31964404 	addi	r6,r6,22800
 4004118:	28806526 	beq	r5,r2,40042b0 <_malloc_r+0x6d8>
 400411c:	01bfff04 	movi	r6,-4
 4004120:	10c00117 	ldw	r3,4(r2)
 4004124:	1986703a 	and	r3,r3,r6
 4004128:	38c0022e 	bgeu	r7,r3,4004134 <_malloc_r+0x55c>
 400412c:	10800217 	ldw	r2,8(r2)
 4004130:	28bffb1e 	bne	r5,r2,4004120 <__alt_data_end+0xfabfc120>
 4004134:	11400317 	ldw	r5,12(r2)
 4004138:	98c00117 	ldw	r3,4(r19)
 400413c:	81400315 	stw	r5,12(r16)
 4004140:	80800215 	stw	r2,8(r16)
 4004144:	2c000215 	stw	r16,8(r5)
 4004148:	14000315 	stw	r16,12(r2)
 400414c:	003ef806 	br	4003d30 <__alt_data_end+0xfabfbd30>
 4004150:	88c00054 	ori	r3,r17,1
 4004154:	80c00115 	stw	r3,4(r16)
 4004158:	8463883a 	add	r17,r16,r17
 400415c:	34400515 	stw	r17,20(r6)
 4004160:	34400415 	stw	r17,16(r6)
 4004164:	10c00054 	ori	r3,r2,1
 4004168:	8a000315 	stw	r8,12(r17)
 400416c:	8a000215 	stw	r8,8(r17)
 4004170:	88c00115 	stw	r3,4(r17)
 4004174:	88a3883a 	add	r17,r17,r2
 4004178:	88800015 	stw	r2,0(r17)
 400417c:	9009883a 	mov	r4,r18
 4004180:	4004d440 	call	4004d44 <__malloc_unlock>
 4004184:	80800204 	addi	r2,r16,8
 4004188:	003f3c06 	br	4003e7c <__alt_data_end+0xfabfbe7c>
 400418c:	30c00117 	ldw	r3,4(r6)
 4004190:	003ee706 	br	4003d30 <__alt_data_end+0xfabfbd30>
 4004194:	5ac00044 	addi	r11,r11,1
 4004198:	588000cc 	andi	r2,r11,3
 400419c:	31800204 	addi	r6,r6,8
 40041a0:	103efd1e 	bne	r2,zero,4003d98 <__alt_data_end+0xfabfbd98>
 40041a4:	00002406 	br	4004238 <_malloc_r+0x660>
 40041a8:	14000317 	ldw	r16,12(r2)
 40041ac:	143f251e 	bne	r2,r16,4003e44 <__alt_data_end+0xfabfbe44>
 40041b0:	21000084 	addi	r4,r4,2
 40041b4:	003ebc06 	br	4003ca8 <__alt_data_end+0xfabfbca8>
 40041b8:	8085883a 	add	r2,r16,r2
 40041bc:	10c00117 	ldw	r3,4(r2)
 40041c0:	81000317 	ldw	r4,12(r16)
 40041c4:	81400217 	ldw	r5,8(r16)
 40041c8:	18c00054 	ori	r3,r3,1
 40041cc:	10c00115 	stw	r3,4(r2)
 40041d0:	29000315 	stw	r4,12(r5)
 40041d4:	21400215 	stw	r5,8(r4)
 40041d8:	9009883a 	mov	r4,r18
 40041dc:	4004d440 	call	4004d44 <__malloc_unlock>
 40041e0:	80800204 	addi	r2,r16,8
 40041e4:	003f2506 	br	4003e7c <__alt_data_end+0xfabfbe7c>
 40041e8:	12001704 	addi	r8,r2,92
 40041ec:	11c016c4 	addi	r7,r2,91
 40041f0:	4209883a 	add	r4,r8,r8
 40041f4:	003e9606 	br	4003c50 <__alt_data_end+0xfabfbc50>
 40041f8:	3804d1ba 	srli	r2,r7,6
 40041fc:	11400e44 	addi	r5,r2,57
 4004200:	10c00e04 	addi	r3,r2,56
 4004204:	294b883a 	add	r5,r5,r5
 4004208:	003fbc06 	br	40040fc <__alt_data_end+0xfabfc0fc>
 400420c:	84ff5926 	beq	r16,r19,4003f74 <__alt_data_end+0xfabfbf74>
 4004210:	00810034 	movhi	r2,1024
 4004214:	10964404 	addi	r2,r2,22800
 4004218:	14000217 	ldw	r16,8(r2)
 400421c:	00bfff04 	movi	r2,-4
 4004220:	80c00117 	ldw	r3,4(r16)
 4004224:	1886703a 	and	r3,r3,r2
 4004228:	003f9106 	br	4004070 <__alt_data_end+0xfabfc070>
 400422c:	60800217 	ldw	r2,8(r12)
 4004230:	213fffc4 	addi	r4,r4,-1
 4004234:	1300651e 	bne	r2,r12,40043cc <_malloc_r+0x7f4>
 4004238:	208000cc 	andi	r2,r4,3
 400423c:	633ffe04 	addi	r12,r12,-8
 4004240:	103ffa1e 	bne	r2,zero,400422c <__alt_data_end+0xfabfc22c>
 4004244:	98800117 	ldw	r2,4(r19)
 4004248:	0146303a 	nor	r3,zero,r5
 400424c:	1884703a 	and	r2,r3,r2
 4004250:	98800115 	stw	r2,4(r19)
 4004254:	294b883a 	add	r5,r5,r5
 4004258:	117f2836 	bltu	r2,r5,4003efc <__alt_data_end+0xfabfbefc>
 400425c:	283f2726 	beq	r5,zero,4003efc <__alt_data_end+0xfabfbefc>
 4004260:	2886703a 	and	r3,r5,r2
 4004264:	5809883a 	mov	r4,r11
 4004268:	183ec31e 	bne	r3,zero,4003d78 <__alt_data_end+0xfabfbd78>
 400426c:	294b883a 	add	r5,r5,r5
 4004270:	2886703a 	and	r3,r5,r2
 4004274:	21000104 	addi	r4,r4,4
 4004278:	183ffc26 	beq	r3,zero,400426c <__alt_data_end+0xfabfc26c>
 400427c:	003ebe06 	br	4003d78 <__alt_data_end+0xfabfbd78>
 4004280:	00c05504 	movi	r3,340
 4004284:	18801236 	bltu	r3,r2,40042d0 <_malloc_r+0x6f8>
 4004288:	8804d3fa 	srli	r2,r17,15
 400428c:	12001e04 	addi	r8,r2,120
 4004290:	11c01dc4 	addi	r7,r2,119
 4004294:	4209883a 	add	r4,r8,r8
 4004298:	003e6d06 	br	4003c50 <__alt_data_end+0xfabfbc50>
 400429c:	00c40004 	movi	r3,4096
 40042a0:	003f4606 	br	4003fbc <__alt_data_end+0xfabfbfbc>
 40042a4:	00800044 	movi	r2,1
 40042a8:	a0800115 	stw	r2,4(r20)
 40042ac:	003f7406 	br	4004080 <__alt_data_end+0xfabfc080>
 40042b0:	1805d0ba 	srai	r2,r3,2
 40042b4:	01c00044 	movi	r7,1
 40042b8:	30c00117 	ldw	r3,4(r6)
 40042bc:	388e983a 	sll	r7,r7,r2
 40042c0:	2805883a 	mov	r2,r5
 40042c4:	38c6b03a 	or	r3,r7,r3
 40042c8:	30c00115 	stw	r3,4(r6)
 40042cc:	003f9b06 	br	400413c <__alt_data_end+0xfabfc13c>
 40042d0:	00c15504 	movi	r3,1364
 40042d4:	18801a36 	bltu	r3,r2,4004340 <_malloc_r+0x768>
 40042d8:	8804d4ba 	srli	r2,r17,18
 40042dc:	12001f44 	addi	r8,r2,125
 40042e0:	11c01f04 	addi	r7,r2,124
 40042e4:	4209883a 	add	r4,r8,r8
 40042e8:	003e5906 	br	4003c50 <__alt_data_end+0xfabfbc50>
 40042ec:	ad400404 	addi	r21,r21,16
 40042f0:	003f1706 	br	4003f50 <__alt_data_end+0xfabfbf50>
 40042f4:	00c01504 	movi	r3,84
 40042f8:	18802336 	bltu	r3,r2,4004388 <_malloc_r+0x7b0>
 40042fc:	3804d33a 	srli	r2,r7,12
 4004300:	11401bc4 	addi	r5,r2,111
 4004304:	10c01b84 	addi	r3,r2,110
 4004308:	294b883a 	add	r5,r5,r5
 400430c:	003f7b06 	br	40040fc <__alt_data_end+0xfabfc0fc>
 4004310:	9c000217 	ldw	r16,8(r19)
 4004314:	00bfff04 	movi	r2,-4
 4004318:	80c00117 	ldw	r3,4(r16)
 400431c:	1886703a 	and	r3,r3,r2
 4004320:	003f5306 	br	4004070 <__alt_data_end+0xfabfc070>
 4004324:	3083ffcc 	andi	r2,r6,4095
 4004328:	103f181e 	bne	r2,zero,4003f8c <__alt_data_end+0xfabfbf8c>
 400432c:	99000217 	ldw	r4,8(r19)
 4004330:	b545883a 	add	r2,r22,r21
 4004334:	10800054 	ori	r2,r2,1
 4004338:	20800115 	stw	r2,4(r4)
 400433c:	003f3e06 	br	4004038 <__alt_data_end+0xfabfc038>
 4004340:	01003f84 	movi	r4,254
 4004344:	02001fc4 	movi	r8,127
 4004348:	01c01f84 	movi	r7,126
 400434c:	003e4006 	br	4003c50 <__alt_data_end+0xfabfbc50>
 4004350:	00810034 	movhi	r2,1024
 4004354:	10975804 	addi	r2,r2,23904
 4004358:	15000015 	stw	r20,0(r2)
 400435c:	003f1106 	br	4003fa4 <__alt_data_end+0xfabfbfa4>
 4004360:	00800044 	movi	r2,1
 4004364:	002b883a 	mov	r21,zero
 4004368:	003f1f06 	br	4003fe8 <__alt_data_end+0xfabfbfe8>
 400436c:	81400204 	addi	r5,r16,8
 4004370:	9009883a 	mov	r4,r18
 4004374:	40035840 	call	4003584 <_free_r>
 4004378:	00810034 	movhi	r2,1024
 400437c:	109a5604 	addi	r2,r2,26968
 4004380:	10c00017 	ldw	r3,0(r2)
 4004384:	003f2c06 	br	4004038 <__alt_data_end+0xfabfc038>
 4004388:	00c05504 	movi	r3,340
 400438c:	18800536 	bltu	r3,r2,40043a4 <_malloc_r+0x7cc>
 4004390:	3804d3fa 	srli	r2,r7,15
 4004394:	11401e04 	addi	r5,r2,120
 4004398:	10c01dc4 	addi	r3,r2,119
 400439c:	294b883a 	add	r5,r5,r5
 40043a0:	003f5606 	br	40040fc <__alt_data_end+0xfabfc0fc>
 40043a4:	00c15504 	movi	r3,1364
 40043a8:	18800536 	bltu	r3,r2,40043c0 <_malloc_r+0x7e8>
 40043ac:	3804d4ba 	srli	r2,r7,18
 40043b0:	11401f44 	addi	r5,r2,125
 40043b4:	10c01f04 	addi	r3,r2,124
 40043b8:	294b883a 	add	r5,r5,r5
 40043bc:	003f4f06 	br	40040fc <__alt_data_end+0xfabfc0fc>
 40043c0:	01403f84 	movi	r5,254
 40043c4:	00c01f84 	movi	r3,126
 40043c8:	003f4c06 	br	40040fc <__alt_data_end+0xfabfc0fc>
 40043cc:	98800117 	ldw	r2,4(r19)
 40043d0:	003fa006 	br	4004254 <__alt_data_end+0xfabfc254>
 40043d4:	8808d0fa 	srli	r4,r17,3
 40043d8:	20800044 	addi	r2,r4,1
 40043dc:	1085883a 	add	r2,r2,r2
 40043e0:	003e9006 	br	4003e24 <__alt_data_end+0xfabfbe24>

040043e4 <memset>:
 40043e4:	20c000cc 	andi	r3,r4,3
 40043e8:	2005883a 	mov	r2,r4
 40043ec:	18004426 	beq	r3,zero,4004500 <memset+0x11c>
 40043f0:	31ffffc4 	addi	r7,r6,-1
 40043f4:	30004026 	beq	r6,zero,40044f8 <memset+0x114>
 40043f8:	2813883a 	mov	r9,r5
 40043fc:	200d883a 	mov	r6,r4
 4004400:	2007883a 	mov	r3,r4
 4004404:	00000406 	br	4004418 <memset+0x34>
 4004408:	3a3fffc4 	addi	r8,r7,-1
 400440c:	31800044 	addi	r6,r6,1
 4004410:	38003926 	beq	r7,zero,40044f8 <memset+0x114>
 4004414:	400f883a 	mov	r7,r8
 4004418:	18c00044 	addi	r3,r3,1
 400441c:	32400005 	stb	r9,0(r6)
 4004420:	1a0000cc 	andi	r8,r3,3
 4004424:	403ff81e 	bne	r8,zero,4004408 <__alt_data_end+0xfabfc408>
 4004428:	010000c4 	movi	r4,3
 400442c:	21c02d2e 	bgeu	r4,r7,40044e4 <memset+0x100>
 4004430:	29003fcc 	andi	r4,r5,255
 4004434:	200c923a 	slli	r6,r4,8
 4004438:	3108b03a 	or	r4,r6,r4
 400443c:	200c943a 	slli	r6,r4,16
 4004440:	218cb03a 	or	r6,r4,r6
 4004444:	010003c4 	movi	r4,15
 4004448:	21c0182e 	bgeu	r4,r7,40044ac <memset+0xc8>
 400444c:	3b3ffc04 	addi	r12,r7,-16
 4004450:	6018d13a 	srli	r12,r12,4
 4004454:	1a000104 	addi	r8,r3,4
 4004458:	1ac00204 	addi	r11,r3,8
 400445c:	6008913a 	slli	r4,r12,4
 4004460:	1a800304 	addi	r10,r3,12
 4004464:	1813883a 	mov	r9,r3
 4004468:	21000504 	addi	r4,r4,20
 400446c:	1909883a 	add	r4,r3,r4
 4004470:	49800015 	stw	r6,0(r9)
 4004474:	41800015 	stw	r6,0(r8)
 4004478:	59800015 	stw	r6,0(r11)
 400447c:	51800015 	stw	r6,0(r10)
 4004480:	42000404 	addi	r8,r8,16
 4004484:	4a400404 	addi	r9,r9,16
 4004488:	5ac00404 	addi	r11,r11,16
 400448c:	52800404 	addi	r10,r10,16
 4004490:	413ff71e 	bne	r8,r4,4004470 <__alt_data_end+0xfabfc470>
 4004494:	63000044 	addi	r12,r12,1
 4004498:	6018913a 	slli	r12,r12,4
 400449c:	39c003cc 	andi	r7,r7,15
 40044a0:	010000c4 	movi	r4,3
 40044a4:	1b07883a 	add	r3,r3,r12
 40044a8:	21c00e2e 	bgeu	r4,r7,40044e4 <memset+0x100>
 40044ac:	1813883a 	mov	r9,r3
 40044b0:	3811883a 	mov	r8,r7
 40044b4:	010000c4 	movi	r4,3
 40044b8:	49800015 	stw	r6,0(r9)
 40044bc:	423fff04 	addi	r8,r8,-4
 40044c0:	4a400104 	addi	r9,r9,4
 40044c4:	223ffc36 	bltu	r4,r8,40044b8 <__alt_data_end+0xfabfc4b8>
 40044c8:	393fff04 	addi	r4,r7,-4
 40044cc:	2008d0ba 	srli	r4,r4,2
 40044d0:	39c000cc 	andi	r7,r7,3
 40044d4:	21000044 	addi	r4,r4,1
 40044d8:	2109883a 	add	r4,r4,r4
 40044dc:	2109883a 	add	r4,r4,r4
 40044e0:	1907883a 	add	r3,r3,r4
 40044e4:	38000526 	beq	r7,zero,40044fc <memset+0x118>
 40044e8:	19cf883a 	add	r7,r3,r7
 40044ec:	19400005 	stb	r5,0(r3)
 40044f0:	18c00044 	addi	r3,r3,1
 40044f4:	38fffd1e 	bne	r7,r3,40044ec <__alt_data_end+0xfabfc4ec>
 40044f8:	f800283a 	ret
 40044fc:	f800283a 	ret
 4004500:	2007883a 	mov	r3,r4
 4004504:	300f883a 	mov	r7,r6
 4004508:	003fc706 	br	4004428 <__alt_data_end+0xfabfc428>

0400450c <lflush>:
 400450c:	2080030b 	ldhu	r2,12(r4)
 4004510:	00c00244 	movi	r3,9
 4004514:	1080024c 	andi	r2,r2,9
 4004518:	10c00226 	beq	r2,r3,4004524 <lflush+0x18>
 400451c:	0005883a 	mov	r2,zero
 4004520:	f800283a 	ret
 4004524:	40030901 	jmpi	4003090 <fflush>

04004528 <__srefill_r>:
 4004528:	defffc04 	addi	sp,sp,-16
 400452c:	dc400115 	stw	r17,4(sp)
 4004530:	dc000015 	stw	r16,0(sp)
 4004534:	dfc00315 	stw	ra,12(sp)
 4004538:	dc800215 	stw	r18,8(sp)
 400453c:	2023883a 	mov	r17,r4
 4004540:	2821883a 	mov	r16,r5
 4004544:	20000226 	beq	r4,zero,4004550 <__srefill_r+0x28>
 4004548:	20800e17 	ldw	r2,56(r4)
 400454c:	10003c26 	beq	r2,zero,4004640 <__srefill_r+0x118>
 4004550:	80c0030b 	ldhu	r3,12(r16)
 4004554:	1908000c 	andi	r4,r3,8192
 4004558:	1805883a 	mov	r2,r3
 400455c:	2000071e 	bne	r4,zero,400457c <__srefill_r+0x54>
 4004560:	81001917 	ldw	r4,100(r16)
 4004564:	18880014 	ori	r2,r3,8192
 4004568:	00f7ffc4 	movi	r3,-8193
 400456c:	20c8703a 	and	r4,r4,r3
 4004570:	8080030d 	sth	r2,12(r16)
 4004574:	1007883a 	mov	r3,r2
 4004578:	81001915 	stw	r4,100(r16)
 400457c:	80000115 	stw	zero,4(r16)
 4004580:	1100080c 	andi	r4,r2,32
 4004584:	2000571e 	bne	r4,zero,40046e4 <__srefill_r+0x1bc>
 4004588:	1100010c 	andi	r4,r2,4
 400458c:	20001f26 	beq	r4,zero,400460c <__srefill_r+0xe4>
 4004590:	81400c17 	ldw	r5,48(r16)
 4004594:	28000826 	beq	r5,zero,40045b8 <__srefill_r+0x90>
 4004598:	80801004 	addi	r2,r16,64
 400459c:	28800226 	beq	r5,r2,40045a8 <__srefill_r+0x80>
 40045a0:	8809883a 	mov	r4,r17
 40045a4:	40035840 	call	4003584 <_free_r>
 40045a8:	80800f17 	ldw	r2,60(r16)
 40045ac:	80000c15 	stw	zero,48(r16)
 40045b0:	80800115 	stw	r2,4(r16)
 40045b4:	1000391e 	bne	r2,zero,400469c <__srefill_r+0x174>
 40045b8:	80800417 	ldw	r2,16(r16)
 40045bc:	10004b26 	beq	r2,zero,40046ec <__srefill_r+0x1c4>
 40045c0:	8480030b 	ldhu	r18,12(r16)
 40045c4:	908000cc 	andi	r2,r18,3
 40045c8:	10001f1e 	bne	r2,zero,4004648 <__srefill_r+0x120>
 40045cc:	81800417 	ldw	r6,16(r16)
 40045d0:	80800817 	ldw	r2,32(r16)
 40045d4:	81c00517 	ldw	r7,20(r16)
 40045d8:	81400717 	ldw	r5,28(r16)
 40045dc:	81800015 	stw	r6,0(r16)
 40045e0:	8809883a 	mov	r4,r17
 40045e4:	103ee83a 	callr	r2
 40045e8:	80800115 	stw	r2,4(r16)
 40045ec:	00800e0e 	bge	zero,r2,4004628 <__srefill_r+0x100>
 40045f0:	0005883a 	mov	r2,zero
 40045f4:	dfc00317 	ldw	ra,12(sp)
 40045f8:	dc800217 	ldw	r18,8(sp)
 40045fc:	dc400117 	ldw	r17,4(sp)
 4004600:	dc000017 	ldw	r16,0(sp)
 4004604:	dec00404 	addi	sp,sp,16
 4004608:	f800283a 	ret
 400460c:	1100040c 	andi	r4,r2,16
 4004610:	20003026 	beq	r4,zero,40046d4 <__srefill_r+0x1ac>
 4004614:	1080020c 	andi	r2,r2,8
 4004618:	1000241e 	bne	r2,zero,40046ac <__srefill_r+0x184>
 400461c:	18c00114 	ori	r3,r3,4
 4004620:	80c0030d 	sth	r3,12(r16)
 4004624:	003fe406 	br	40045b8 <__alt_data_end+0xfabfc5b8>
 4004628:	80c0030b 	ldhu	r3,12(r16)
 400462c:	1000161e 	bne	r2,zero,4004688 <__srefill_r+0x160>
 4004630:	18c00814 	ori	r3,r3,32
 4004634:	00bfffc4 	movi	r2,-1
 4004638:	80c0030d 	sth	r3,12(r16)
 400463c:	003fed06 	br	40045f4 <__alt_data_end+0xfabfc5f4>
 4004640:	40034100 	call	4003410 <__sinit>
 4004644:	003fc206 	br	4004550 <__alt_data_end+0xfabfc550>
 4004648:	00810034 	movhi	r2,1024
 400464c:	10975604 	addi	r2,r2,23896
 4004650:	11000017 	ldw	r4,0(r2)
 4004654:	01410034 	movhi	r5,1024
 4004658:	00800044 	movi	r2,1
 400465c:	29514304 	addi	r5,r5,17676
 4004660:	8080030d 	sth	r2,12(r16)
 4004664:	40038940 	call	4003894 <_fwalk>
 4004668:	00800244 	movi	r2,9
 400466c:	8480030d 	sth	r18,12(r16)
 4004670:	9480024c 	andi	r18,r18,9
 4004674:	90bfd51e 	bne	r18,r2,40045cc <__alt_data_end+0xfabfc5cc>
 4004678:	800b883a 	mov	r5,r16
 400467c:	8809883a 	mov	r4,r17
 4004680:	4002e180 	call	4002e18 <__sflush_r>
 4004684:	003fd106 	br	40045cc <__alt_data_end+0xfabfc5cc>
 4004688:	18c01014 	ori	r3,r3,64
 400468c:	80000115 	stw	zero,4(r16)
 4004690:	00bfffc4 	movi	r2,-1
 4004694:	80c0030d 	sth	r3,12(r16)
 4004698:	003fd606 	br	40045f4 <__alt_data_end+0xfabfc5f4>
 400469c:	80c00e17 	ldw	r3,56(r16)
 40046a0:	0005883a 	mov	r2,zero
 40046a4:	80c00015 	stw	r3,0(r16)
 40046a8:	003fd206 	br	40045f4 <__alt_data_end+0xfabfc5f4>
 40046ac:	800b883a 	mov	r5,r16
 40046b0:	8809883a 	mov	r4,r17
 40046b4:	40030340 	call	4003034 <_fflush_r>
 40046b8:	10000a1e 	bne	r2,zero,40046e4 <__srefill_r+0x1bc>
 40046bc:	8080030b 	ldhu	r2,12(r16)
 40046c0:	00fffdc4 	movi	r3,-9
 40046c4:	80000215 	stw	zero,8(r16)
 40046c8:	1886703a 	and	r3,r3,r2
 40046cc:	80000615 	stw	zero,24(r16)
 40046d0:	003fd206 	br	400461c <__alt_data_end+0xfabfc61c>
 40046d4:	00800244 	movi	r2,9
 40046d8:	88800015 	stw	r2,0(r17)
 40046dc:	18c01014 	ori	r3,r3,64
 40046e0:	80c0030d 	sth	r3,12(r16)
 40046e4:	00bfffc4 	movi	r2,-1
 40046e8:	003fc206 	br	40045f4 <__alt_data_end+0xfabfc5f4>
 40046ec:	800b883a 	mov	r5,r16
 40046f0:	8809883a 	mov	r4,r17
 40046f4:	4003a1c0 	call	4003a1c <__smakebuf_r>
 40046f8:	003fb106 	br	40045c0 <__alt_data_end+0xfabfc5c0>

040046fc <_sbrk_r>:
 40046fc:	defffd04 	addi	sp,sp,-12
 4004700:	dc000015 	stw	r16,0(sp)
 4004704:	04010034 	movhi	r16,1024
 4004708:	dc400115 	stw	r17,4(sp)
 400470c:	841a5204 	addi	r16,r16,26952
 4004710:	2023883a 	mov	r17,r4
 4004714:	2809883a 	mov	r4,r5
 4004718:	dfc00215 	stw	ra,8(sp)
 400471c:	80000015 	stw	zero,0(r16)
 4004720:	4004e100 	call	4004e10 <sbrk>
 4004724:	00ffffc4 	movi	r3,-1
 4004728:	10c00526 	beq	r2,r3,4004740 <_sbrk_r+0x44>
 400472c:	dfc00217 	ldw	ra,8(sp)
 4004730:	dc400117 	ldw	r17,4(sp)
 4004734:	dc000017 	ldw	r16,0(sp)
 4004738:	dec00304 	addi	sp,sp,12
 400473c:	f800283a 	ret
 4004740:	80c00017 	ldw	r3,0(r16)
 4004744:	183ff926 	beq	r3,zero,400472c <__alt_data_end+0xfabfc72c>
 4004748:	88c00015 	stw	r3,0(r17)
 400474c:	003ff706 	br	400472c <__alt_data_end+0xfabfc72c>

04004750 <__sread>:
 4004750:	defffe04 	addi	sp,sp,-8
 4004754:	dc000015 	stw	r16,0(sp)
 4004758:	2821883a 	mov	r16,r5
 400475c:	2940038f 	ldh	r5,14(r5)
 4004760:	dfc00115 	stw	ra,4(sp)
 4004764:	4004b540 	call	4004b54 <_read_r>
 4004768:	10000716 	blt	r2,zero,4004788 <__sread+0x38>
 400476c:	80c01417 	ldw	r3,80(r16)
 4004770:	1887883a 	add	r3,r3,r2
 4004774:	80c01415 	stw	r3,80(r16)
 4004778:	dfc00117 	ldw	ra,4(sp)
 400477c:	dc000017 	ldw	r16,0(sp)
 4004780:	dec00204 	addi	sp,sp,8
 4004784:	f800283a 	ret
 4004788:	80c0030b 	ldhu	r3,12(r16)
 400478c:	18fbffcc 	andi	r3,r3,61439
 4004790:	80c0030d 	sth	r3,12(r16)
 4004794:	dfc00117 	ldw	ra,4(sp)
 4004798:	dc000017 	ldw	r16,0(sp)
 400479c:	dec00204 	addi	sp,sp,8
 40047a0:	f800283a 	ret

040047a4 <__seofread>:
 40047a4:	0005883a 	mov	r2,zero
 40047a8:	f800283a 	ret

040047ac <__swrite>:
 40047ac:	2880030b 	ldhu	r2,12(r5)
 40047b0:	defffb04 	addi	sp,sp,-20
 40047b4:	dcc00315 	stw	r19,12(sp)
 40047b8:	dc800215 	stw	r18,8(sp)
 40047bc:	dc400115 	stw	r17,4(sp)
 40047c0:	dc000015 	stw	r16,0(sp)
 40047c4:	dfc00415 	stw	ra,16(sp)
 40047c8:	10c0400c 	andi	r3,r2,256
 40047cc:	2821883a 	mov	r16,r5
 40047d0:	2023883a 	mov	r17,r4
 40047d4:	3025883a 	mov	r18,r6
 40047d8:	3827883a 	mov	r19,r7
 40047dc:	18000526 	beq	r3,zero,40047f4 <__swrite+0x48>
 40047e0:	2940038f 	ldh	r5,14(r5)
 40047e4:	01c00084 	movi	r7,2
 40047e8:	000d883a 	mov	r6,zero
 40047ec:	4004af40 	call	4004af4 <_lseek_r>
 40047f0:	8080030b 	ldhu	r2,12(r16)
 40047f4:	8140038f 	ldh	r5,14(r16)
 40047f8:	10bbffcc 	andi	r2,r2,61439
 40047fc:	980f883a 	mov	r7,r19
 4004800:	900d883a 	mov	r6,r18
 4004804:	8809883a 	mov	r4,r17
 4004808:	8080030d 	sth	r2,12(r16)
 400480c:	dfc00417 	ldw	ra,16(sp)
 4004810:	dcc00317 	ldw	r19,12(sp)
 4004814:	dc800217 	ldw	r18,8(sp)
 4004818:	dc400117 	ldw	r17,4(sp)
 400481c:	dc000017 	ldw	r16,0(sp)
 4004820:	dec00504 	addi	sp,sp,20
 4004824:	400488c1 	jmpi	400488c <_write_r>

04004828 <__sseek>:
 4004828:	defffe04 	addi	sp,sp,-8
 400482c:	dc000015 	stw	r16,0(sp)
 4004830:	2821883a 	mov	r16,r5
 4004834:	2940038f 	ldh	r5,14(r5)
 4004838:	dfc00115 	stw	ra,4(sp)
 400483c:	4004af40 	call	4004af4 <_lseek_r>
 4004840:	00ffffc4 	movi	r3,-1
 4004844:	10c00826 	beq	r2,r3,4004868 <__sseek+0x40>
 4004848:	80c0030b 	ldhu	r3,12(r16)
 400484c:	80801415 	stw	r2,80(r16)
 4004850:	18c40014 	ori	r3,r3,4096
 4004854:	80c0030d 	sth	r3,12(r16)
 4004858:	dfc00117 	ldw	ra,4(sp)
 400485c:	dc000017 	ldw	r16,0(sp)
 4004860:	dec00204 	addi	sp,sp,8
 4004864:	f800283a 	ret
 4004868:	80c0030b 	ldhu	r3,12(r16)
 400486c:	18fbffcc 	andi	r3,r3,61439
 4004870:	80c0030d 	sth	r3,12(r16)
 4004874:	dfc00117 	ldw	ra,4(sp)
 4004878:	dc000017 	ldw	r16,0(sp)
 400487c:	dec00204 	addi	sp,sp,8
 4004880:	f800283a 	ret

04004884 <__sclose>:
 4004884:	2940038f 	ldh	r5,14(r5)
 4004888:	40048ec1 	jmpi	40048ec <_close_r>

0400488c <_write_r>:
 400488c:	defffd04 	addi	sp,sp,-12
 4004890:	2805883a 	mov	r2,r5
 4004894:	dc000015 	stw	r16,0(sp)
 4004898:	04010034 	movhi	r16,1024
 400489c:	dc400115 	stw	r17,4(sp)
 40048a0:	300b883a 	mov	r5,r6
 40048a4:	841a5204 	addi	r16,r16,26952
 40048a8:	2023883a 	mov	r17,r4
 40048ac:	380d883a 	mov	r6,r7
 40048b0:	1009883a 	mov	r4,r2
 40048b4:	dfc00215 	stw	ra,8(sp)
 40048b8:	80000015 	stw	zero,0(r16)
 40048bc:	4004e5c0 	call	4004e5c <write>
 40048c0:	00ffffc4 	movi	r3,-1
 40048c4:	10c00526 	beq	r2,r3,40048dc <_write_r+0x50>
 40048c8:	dfc00217 	ldw	ra,8(sp)
 40048cc:	dc400117 	ldw	r17,4(sp)
 40048d0:	dc000017 	ldw	r16,0(sp)
 40048d4:	dec00304 	addi	sp,sp,12
 40048d8:	f800283a 	ret
 40048dc:	80c00017 	ldw	r3,0(r16)
 40048e0:	183ff926 	beq	r3,zero,40048c8 <__alt_data_end+0xfabfc8c8>
 40048e4:	88c00015 	stw	r3,0(r17)
 40048e8:	003ff706 	br	40048c8 <__alt_data_end+0xfabfc8c8>

040048ec <_close_r>:
 40048ec:	defffd04 	addi	sp,sp,-12
 40048f0:	dc000015 	stw	r16,0(sp)
 40048f4:	04010034 	movhi	r16,1024
 40048f8:	dc400115 	stw	r17,4(sp)
 40048fc:	841a5204 	addi	r16,r16,26952
 4004900:	2023883a 	mov	r17,r4
 4004904:	2809883a 	mov	r4,r5
 4004908:	dfc00215 	stw	ra,8(sp)
 400490c:	80000015 	stw	zero,0(r16)
 4004910:	4001cc00 	call	4001cc0 <close>
 4004914:	00ffffc4 	movi	r3,-1
 4004918:	10c00526 	beq	r2,r3,4004930 <_close_r+0x44>
 400491c:	dfc00217 	ldw	ra,8(sp)
 4004920:	dc400117 	ldw	r17,4(sp)
 4004924:	dc000017 	ldw	r16,0(sp)
 4004928:	dec00304 	addi	sp,sp,12
 400492c:	f800283a 	ret
 4004930:	80c00017 	ldw	r3,0(r16)
 4004934:	183ff926 	beq	r3,zero,400491c <__alt_data_end+0xfabfc91c>
 4004938:	88c00015 	stw	r3,0(r17)
 400493c:	003ff706 	br	400491c <__alt_data_end+0xfabfc91c>

04004940 <_fclose_r>:
 4004940:	28003926 	beq	r5,zero,4004a28 <_fclose_r+0xe8>
 4004944:	defffc04 	addi	sp,sp,-16
 4004948:	dc400115 	stw	r17,4(sp)
 400494c:	dc000015 	stw	r16,0(sp)
 4004950:	dfc00315 	stw	ra,12(sp)
 4004954:	dc800215 	stw	r18,8(sp)
 4004958:	2023883a 	mov	r17,r4
 400495c:	2821883a 	mov	r16,r5
 4004960:	20000226 	beq	r4,zero,400496c <_fclose_r+0x2c>
 4004964:	20800e17 	ldw	r2,56(r4)
 4004968:	10002726 	beq	r2,zero,4004a08 <_fclose_r+0xc8>
 400496c:	8080030f 	ldh	r2,12(r16)
 4004970:	1000071e 	bne	r2,zero,4004990 <_fclose_r+0x50>
 4004974:	0005883a 	mov	r2,zero
 4004978:	dfc00317 	ldw	ra,12(sp)
 400497c:	dc800217 	ldw	r18,8(sp)
 4004980:	dc400117 	ldw	r17,4(sp)
 4004984:	dc000017 	ldw	r16,0(sp)
 4004988:	dec00404 	addi	sp,sp,16
 400498c:	f800283a 	ret
 4004990:	800b883a 	mov	r5,r16
 4004994:	8809883a 	mov	r4,r17
 4004998:	4002e180 	call	4002e18 <__sflush_r>
 400499c:	1025883a 	mov	r18,r2
 40049a0:	80800b17 	ldw	r2,44(r16)
 40049a4:	10000426 	beq	r2,zero,40049b8 <_fclose_r+0x78>
 40049a8:	81400717 	ldw	r5,28(r16)
 40049ac:	8809883a 	mov	r4,r17
 40049b0:	103ee83a 	callr	r2
 40049b4:	10001616 	blt	r2,zero,4004a10 <_fclose_r+0xd0>
 40049b8:	8080030b 	ldhu	r2,12(r16)
 40049bc:	1080200c 	andi	r2,r2,128
 40049c0:	1000151e 	bne	r2,zero,4004a18 <_fclose_r+0xd8>
 40049c4:	81400c17 	ldw	r5,48(r16)
 40049c8:	28000526 	beq	r5,zero,40049e0 <_fclose_r+0xa0>
 40049cc:	80801004 	addi	r2,r16,64
 40049d0:	28800226 	beq	r5,r2,40049dc <_fclose_r+0x9c>
 40049d4:	8809883a 	mov	r4,r17
 40049d8:	40035840 	call	4003584 <_free_r>
 40049dc:	80000c15 	stw	zero,48(r16)
 40049e0:	81401117 	ldw	r5,68(r16)
 40049e4:	28000326 	beq	r5,zero,40049f4 <_fclose_r+0xb4>
 40049e8:	8809883a 	mov	r4,r17
 40049ec:	40035840 	call	4003584 <_free_r>
 40049f0:	80001115 	stw	zero,68(r16)
 40049f4:	40034200 	call	4003420 <__sfp_lock_acquire>
 40049f8:	8000030d 	sth	zero,12(r16)
 40049fc:	40034240 	call	4003424 <__sfp_lock_release>
 4004a00:	9005883a 	mov	r2,r18
 4004a04:	003fdc06 	br	4004978 <__alt_data_end+0xfabfc978>
 4004a08:	40034100 	call	4003410 <__sinit>
 4004a0c:	003fd706 	br	400496c <__alt_data_end+0xfabfc96c>
 4004a10:	04bfffc4 	movi	r18,-1
 4004a14:	003fe806 	br	40049b8 <__alt_data_end+0xfabfc9b8>
 4004a18:	81400417 	ldw	r5,16(r16)
 4004a1c:	8809883a 	mov	r4,r17
 4004a20:	40035840 	call	4003584 <_free_r>
 4004a24:	003fe706 	br	40049c4 <__alt_data_end+0xfabfc9c4>
 4004a28:	0005883a 	mov	r2,zero
 4004a2c:	f800283a 	ret

04004a30 <fclose>:
 4004a30:	00810034 	movhi	r2,1024
 4004a34:	10975704 	addi	r2,r2,23900
 4004a38:	200b883a 	mov	r5,r4
 4004a3c:	11000017 	ldw	r4,0(r2)
 4004a40:	40049401 	jmpi	4004940 <_fclose_r>

04004a44 <_fstat_r>:
 4004a44:	defffd04 	addi	sp,sp,-12
 4004a48:	2805883a 	mov	r2,r5
 4004a4c:	dc000015 	stw	r16,0(sp)
 4004a50:	04010034 	movhi	r16,1024
 4004a54:	dc400115 	stw	r17,4(sp)
 4004a58:	841a5204 	addi	r16,r16,26952
 4004a5c:	2023883a 	mov	r17,r4
 4004a60:	300b883a 	mov	r5,r6
 4004a64:	1009883a 	mov	r4,r2
 4004a68:	dfc00215 	stw	ra,8(sp)
 4004a6c:	80000015 	stw	zero,0(r16)
 4004a70:	4004bc80 	call	4004bc8 <fstat>
 4004a74:	00ffffc4 	movi	r3,-1
 4004a78:	10c00526 	beq	r2,r3,4004a90 <_fstat_r+0x4c>
 4004a7c:	dfc00217 	ldw	ra,8(sp)
 4004a80:	dc400117 	ldw	r17,4(sp)
 4004a84:	dc000017 	ldw	r16,0(sp)
 4004a88:	dec00304 	addi	sp,sp,12
 4004a8c:	f800283a 	ret
 4004a90:	80c00017 	ldw	r3,0(r16)
 4004a94:	183ff926 	beq	r3,zero,4004a7c <__alt_data_end+0xfabfca7c>
 4004a98:	88c00015 	stw	r3,0(r17)
 4004a9c:	003ff706 	br	4004a7c <__alt_data_end+0xfabfca7c>

04004aa0 <_isatty_r>:
 4004aa0:	defffd04 	addi	sp,sp,-12
 4004aa4:	dc000015 	stw	r16,0(sp)
 4004aa8:	04010034 	movhi	r16,1024
 4004aac:	dc400115 	stw	r17,4(sp)
 4004ab0:	841a5204 	addi	r16,r16,26952
 4004ab4:	2023883a 	mov	r17,r4
 4004ab8:	2809883a 	mov	r4,r5
 4004abc:	dfc00215 	stw	ra,8(sp)
 4004ac0:	80000015 	stw	zero,0(r16)
 4004ac4:	4004c400 	call	4004c40 <isatty>
 4004ac8:	00ffffc4 	movi	r3,-1
 4004acc:	10c00526 	beq	r2,r3,4004ae4 <_isatty_r+0x44>
 4004ad0:	dfc00217 	ldw	ra,8(sp)
 4004ad4:	dc400117 	ldw	r17,4(sp)
 4004ad8:	dc000017 	ldw	r16,0(sp)
 4004adc:	dec00304 	addi	sp,sp,12
 4004ae0:	f800283a 	ret
 4004ae4:	80c00017 	ldw	r3,0(r16)
 4004ae8:	183ff926 	beq	r3,zero,4004ad0 <__alt_data_end+0xfabfcad0>
 4004aec:	88c00015 	stw	r3,0(r17)
 4004af0:	003ff706 	br	4004ad0 <__alt_data_end+0xfabfcad0>

04004af4 <_lseek_r>:
 4004af4:	defffd04 	addi	sp,sp,-12
 4004af8:	2805883a 	mov	r2,r5
 4004afc:	dc000015 	stw	r16,0(sp)
 4004b00:	04010034 	movhi	r16,1024
 4004b04:	dc400115 	stw	r17,4(sp)
 4004b08:	300b883a 	mov	r5,r6
 4004b0c:	841a5204 	addi	r16,r16,26952
 4004b10:	2023883a 	mov	r17,r4
 4004b14:	380d883a 	mov	r6,r7
 4004b18:	1009883a 	mov	r4,r2
 4004b1c:	dfc00215 	stw	ra,8(sp)
 4004b20:	80000015 	stw	zero,0(r16)
 4004b24:	4004cc40 	call	4004cc4 <lseek>
 4004b28:	00ffffc4 	movi	r3,-1
 4004b2c:	10c00526 	beq	r2,r3,4004b44 <_lseek_r+0x50>
 4004b30:	dfc00217 	ldw	ra,8(sp)
 4004b34:	dc400117 	ldw	r17,4(sp)
 4004b38:	dc000017 	ldw	r16,0(sp)
 4004b3c:	dec00304 	addi	sp,sp,12
 4004b40:	f800283a 	ret
 4004b44:	80c00017 	ldw	r3,0(r16)
 4004b48:	183ff926 	beq	r3,zero,4004b30 <__alt_data_end+0xfabfcb30>
 4004b4c:	88c00015 	stw	r3,0(r17)
 4004b50:	003ff706 	br	4004b30 <__alt_data_end+0xfabfcb30>

04004b54 <_read_r>:
 4004b54:	defffd04 	addi	sp,sp,-12
 4004b58:	2805883a 	mov	r2,r5
 4004b5c:	dc000015 	stw	r16,0(sp)
 4004b60:	04010034 	movhi	r16,1024
 4004b64:	dc400115 	stw	r17,4(sp)
 4004b68:	300b883a 	mov	r5,r6
 4004b6c:	841a5204 	addi	r16,r16,26952
 4004b70:	2023883a 	mov	r17,r4
 4004b74:	380d883a 	mov	r6,r7
 4004b78:	1009883a 	mov	r4,r2
 4004b7c:	dfc00215 	stw	ra,8(sp)
 4004b80:	80000015 	stw	zero,0(r16)
 4004b84:	4004d480 	call	4004d48 <read>
 4004b88:	00ffffc4 	movi	r3,-1
 4004b8c:	10c00526 	beq	r2,r3,4004ba4 <_read_r+0x50>
 4004b90:	dfc00217 	ldw	ra,8(sp)
 4004b94:	dc400117 	ldw	r17,4(sp)
 4004b98:	dc000017 	ldw	r16,0(sp)
 4004b9c:	dec00304 	addi	sp,sp,12
 4004ba0:	f800283a 	ret
 4004ba4:	80c00017 	ldw	r3,0(r16)
 4004ba8:	183ff926 	beq	r3,zero,4004b90 <__alt_data_end+0xfabfcb90>
 4004bac:	88c00015 	stw	r3,0(r17)
 4004bb0:	003ff706 	br	4004b90 <__alt_data_end+0xfabfcb90>

04004bb4 <_exit>:
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 4004bb4:	20000226 	beq	r4,zero,4004bc0 <_exit+0xc>
    ALT_SIM_FAIL();
 4004bb8:	002af070 	cmpltui	zero,zero,43969
 4004bbc:	003fff06 	br	4004bbc <__alt_data_end+0xfabfcbbc>
  } else {
    ALT_SIM_PASS();
 4004bc0:	002af0b0 	cmpltui	zero,zero,43970
 4004bc4:	003ffd06 	br	4004bbc <__alt_data_end+0xfabfcbbc>

04004bc8 <fstat>:
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4004bc8:	20000d16 	blt	r4,zero,4004c00 <fstat+0x38>
 4004bcc:	21000324 	muli	r4,r4,12
 4004bd0:	00810034 	movhi	r2,1024
 4004bd4:	1094d104 	addi	r2,r2,21316
 4004bd8:	2089883a 	add	r4,r4,r2
  
  if (fd)
 4004bdc:	20000826 	beq	r4,zero,4004c00 <fstat+0x38>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 4004be0:	20800017 	ldw	r2,0(r4)
 4004be4:	10800817 	ldw	r2,32(r2)
 4004be8:	10000126 	beq	r2,zero,4004bf0 <fstat+0x28>
    {
      return fd->dev->fstat(fd, st);
 4004bec:	1000683a 	jmp	r2
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 4004bf0:	00880004 	movi	r2,8192
 4004bf4:	28800115 	stw	r2,4(r5)
      return 0;
 4004bf8:	0005883a 	mov	r2,zero
 4004bfc:	f800283a 	ret
 4004c00:	d0a00c17 	ldw	r2,-32720(gp)
 4004c04:	10000926 	beq	r2,zero,4004c2c <fstat+0x64>
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 4004c08:	deffff04 	addi	sp,sp,-4
 4004c0c:	dfc00015 	stw	ra,0(sp)
 4004c10:	103ee83a 	callr	r2
      return 0;
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4004c14:	00c01444 	movi	r3,81
 4004c18:	10c00015 	stw	r3,0(r2)
    return -1;
 4004c1c:	00bfffc4 	movi	r2,-1
  }
}
 4004c20:	dfc00017 	ldw	ra,0(sp)
 4004c24:	dec00104 	addi	sp,sp,4
 4004c28:	f800283a 	ret
 4004c2c:	d0a30c04 	addi	r2,gp,-29648
      return 0;
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4004c30:	00c01444 	movi	r3,81
 4004c34:	10c00015 	stw	r3,0(r2)
    return -1;
 4004c38:	00bfffc4 	movi	r2,-1
  }
}
 4004c3c:	f800283a 	ret

04004c40 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 4004c40:	defff004 	addi	sp,sp,-64
 4004c44:	dfc00f15 	stw	ra,60(sp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4004c48:	20001316 	blt	r4,zero,4004c98 <isatty+0x58>
 4004c4c:	20800324 	muli	r2,r4,12
 4004c50:	00c10034 	movhi	r3,1024
 4004c54:	18d4d104 	addi	r3,r3,21316
 4004c58:	10c5883a 	add	r2,r2,r3
  
  if (fd)
 4004c5c:	10000e26 	beq	r2,zero,4004c98 <isatty+0x58>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 4004c60:	10800017 	ldw	r2,0(r2)
 4004c64:	10800817 	ldw	r2,32(r2)
 4004c68:	10000726 	beq	r2,zero,4004c88 <isatty+0x48>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 4004c6c:	d80b883a 	mov	r5,sp
 4004c70:	4004bc80 	call	4004bc8 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 4004c74:	d8800117 	ldw	r2,4(sp)
 4004c78:	10880020 	cmpeqi	r2,r2,8192
  else
  {
    ALT_ERRNO = EBADFD;
    return 0;
  }
}
 4004c7c:	dfc00f17 	ldw	ra,60(sp)
 4004c80:	dec01004 	addi	sp,sp,64
 4004c84:	f800283a 	ret
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
    {
      return 1;
 4004c88:	00800044 	movi	r2,1
  else
  {
    ALT_ERRNO = EBADFD;
    return 0;
  }
}
 4004c8c:	dfc00f17 	ldw	ra,60(sp)
 4004c90:	dec01004 	addi	sp,sp,64
 4004c94:	f800283a 	ret
 4004c98:	d0a00c17 	ldw	r2,-32720(gp)
 4004c9c:	10000726 	beq	r2,zero,4004cbc <isatty+0x7c>
 4004ca0:	103ee83a 	callr	r2
      return (stat.st_mode == _IFCHR) ? 1 : 0;
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4004ca4:	00c01444 	movi	r3,81
 4004ca8:	10c00015 	stw	r3,0(r2)
    return 0;
 4004cac:	0005883a 	mov	r2,zero
  }
}
 4004cb0:	dfc00f17 	ldw	ra,60(sp)
 4004cb4:	dec01004 	addi	sp,sp,64
 4004cb8:	f800283a 	ret
 4004cbc:	d0a30c04 	addi	r2,gp,-29648
 4004cc0:	003ff806 	br	4004ca4 <__alt_data_end+0xfabfcca4>

04004cc4 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 4004cc4:	defffe04 	addi	sp,sp,-8
 4004cc8:	dfc00115 	stw	ra,4(sp)
 4004ccc:	dc000015 	stw	r16,0(sp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4004cd0:	20000e16 	blt	r4,zero,4004d0c <lseek+0x48>
 4004cd4:	21000324 	muli	r4,r4,12
 4004cd8:	00810034 	movhi	r2,1024
 4004cdc:	1094d104 	addi	r2,r2,21316
 4004ce0:	2089883a 	add	r4,r4,r2
  
  if (fd) 
 4004ce4:	20000926 	beq	r4,zero,4004d0c <lseek+0x48>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 4004ce8:	20800017 	ldw	r2,0(r4)
 4004cec:	10800717 	ldw	r2,28(r2)
 4004cf0:	10000d26 	beq	r2,zero,4004d28 <lseek+0x64>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 4004cf4:	103ee83a 	callr	r2
  else  
  {
    rc = -EBADFD;
  }

  if (rc < 0)
 4004cf8:	10000f16 	blt	r2,zero,4004d38 <lseek+0x74>
    ALT_ERRNO = -rc;
    rc = -1;
  }

  return rc;
}
 4004cfc:	dfc00117 	ldw	ra,4(sp)
 4004d00:	dc000017 	ldw	r16,0(sp)
 4004d04:	dec00204 	addi	sp,sp,8
 4004d08:	f800283a 	ret
 4004d0c:	04001444 	movi	r16,81
 4004d10:	d0a00c17 	ldw	r2,-32720(gp)
 4004d14:	10000626 	beq	r2,zero,4004d30 <lseek+0x6c>
 4004d18:	103ee83a 	callr	r2
    rc = -EBADFD;
  }

  if (rc < 0)
  {
    ALT_ERRNO = -rc;
 4004d1c:	14000015 	stw	r16,0(r2)
    rc = -1;
 4004d20:	00bfffc4 	movi	r2,-1
  }

  return rc;
 4004d24:	003ff506 	br	4004cfc <__alt_data_end+0xfabfccfc>
 4004d28:	04002184 	movi	r16,134
 4004d2c:	003ff806 	br	4004d10 <__alt_data_end+0xfabfcd10>
 4004d30:	d0a30c04 	addi	r2,gp,-29648
 4004d34:	003ff906 	br	4004d1c <__alt_data_end+0xfabfcd1c>
 4004d38:	00a1c83a 	sub	r16,zero,r2
 4004d3c:	003ff406 	br	4004d10 <__alt_data_end+0xfabfcd10>

04004d40 <__malloc_lock>:
 4004d40:	f800283a 	ret

04004d44 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 4004d44:	f800283a 	ret

04004d48 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 4004d48:	defffe04 	addi	sp,sp,-8
 4004d4c:	dfc00115 	stw	ra,4(sp)
 4004d50:	dc000015 	stw	r16,0(sp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4004d54:	20002116 	blt	r4,zero,4004ddc <read+0x94>
 4004d58:	21000324 	muli	r4,r4,12
 4004d5c:	00810034 	movhi	r2,1024
 4004d60:	1094d104 	addi	r2,r2,21316
 4004d64:	2089883a 	add	r4,r4,r2
  
  if (fd)
 4004d68:	20001c26 	beq	r4,zero,4004ddc <read+0x94>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 4004d6c:	20800217 	ldw	r2,8(r4)
 4004d70:	00c00044 	movi	r3,1
 4004d74:	108000cc 	andi	r2,r2,3
 4004d78:	10c00a26 	beq	r2,r3,4004da4 <read+0x5c>
        (fd->dev->read))
 4004d7c:	20800017 	ldw	r2,0(r4)
 4004d80:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 4004d84:	10000726 	beq	r2,zero,4004da4 <read+0x5c>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 4004d88:	103ee83a 	callr	r2
 4004d8c:	1021883a 	mov	r16,r2
 4004d90:	10000b16 	blt	r2,zero,4004dc0 <read+0x78>
  else
  {
    ALT_ERRNO = EBADFD;
  }
  return -1;
}
 4004d94:	dfc00117 	ldw	ra,4(sp)
 4004d98:	dc000017 	ldw	r16,0(sp)
 4004d9c:	dec00204 	addi	sp,sp,8
 4004da0:	f800283a 	ret
 4004da4:	d0a00c17 	ldw	r2,-32720(gp)
 4004da8:	10001326 	beq	r2,zero,4004df8 <read+0xb0>
 4004dac:	103ee83a 	callr	r2
        }
        return rval;
      }
      else
      {
        ALT_ERRNO = EACCES;
 4004db0:	00c00344 	movi	r3,13
 4004db4:	10c00015 	stw	r3,0(r2)
    }
  else
  {
    ALT_ERRNO = EBADFD;
  }
  return -1;
 4004db8:	00bfffc4 	movi	r2,-1
 4004dbc:	003ff506 	br	4004d94 <__alt_data_end+0xfabfcd94>
 4004dc0:	d0a00c17 	ldw	r2,-32720(gp)
 4004dc4:	10000e26 	beq	r2,zero,4004e00 <read+0xb8>
 4004dc8:	103ee83a 	callr	r2
    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
        {
          ALT_ERRNO = -rval;
 4004dcc:	0421c83a 	sub	r16,zero,r16
 4004dd0:	14000015 	stw	r16,0(r2)
          return -1;
 4004dd4:	00bfffc4 	movi	r2,-1
 4004dd8:	003fee06 	br	4004d94 <__alt_data_end+0xfabfcd94>
 4004ddc:	d0a00c17 	ldw	r2,-32720(gp)
 4004de0:	10000926 	beq	r2,zero,4004e08 <read+0xc0>
 4004de4:	103ee83a 	callr	r2
        ALT_ERRNO = EACCES;
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 4004de8:	00c01444 	movi	r3,81
 4004dec:	10c00015 	stw	r3,0(r2)
  }
  return -1;
 4004df0:	00bfffc4 	movi	r2,-1
 4004df4:	003fe706 	br	4004d94 <__alt_data_end+0xfabfcd94>
 4004df8:	d0a30c04 	addi	r2,gp,-29648
 4004dfc:	003fec06 	br	4004db0 <__alt_data_end+0xfabfcdb0>
 4004e00:	d0a30c04 	addi	r2,gp,-29648
 4004e04:	003ff106 	br	4004dcc <__alt_data_end+0xfabfcdcc>
 4004e08:	d0a30c04 	addi	r2,gp,-29648
 4004e0c:	003ff606 	br	4004de8 <__alt_data_end+0xfabfcde8>

04004e10 <sbrk>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4004e10:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4004e14:	00bfff84 	movi	r2,-2
 4004e18:	2884703a 	and	r2,r5,r2
 4004e1c:	1001703a 	wrctl	status,r2
  char *prev_heap_end; 

  context = alt_irq_disable_all();

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 4004e20:	d0a01417 	ldw	r2,-32688(gp)
 4004e24:	00ffff04 	movi	r3,-4
 4004e28:	108000c4 	addi	r2,r2,3
 4004e2c:	10c4703a 	and	r2,r2,r3
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 4004e30:	00c20034 	movhi	r3,2048
  char *prev_heap_end; 

  context = alt_irq_disable_all();

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 4004e34:	d0a01415 	stw	r2,-32688(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 4004e38:	1109883a 	add	r4,r2,r4
 4004e3c:	18c00004 	addi	r3,r3,0
 4004e40:	19000336 	bltu	r3,r4,4004e50 <sbrk+0x40>
    return (caddr_t)-1;
  }
#endif

  prev_heap_end = heap_end; 
  heap_end += incr; 
 4004e44:	d1201415 	stw	r4,-32688(gp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4004e48:	2801703a 	wrctl	status,r5
#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
} 
 4004e4c:	f800283a 	ret
 4004e50:	2801703a 	wrctl	status,r5
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 4004e54:	00bfffc4 	movi	r2,-1
 4004e58:	f800283a 	ret

04004e5c <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 4004e5c:	defffe04 	addi	sp,sp,-8
 4004e60:	dfc00115 	stw	ra,4(sp)
 4004e64:	dc000015 	stw	r16,0(sp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4004e68:	20002216 	blt	r4,zero,4004ef4 <write+0x98>
 4004e6c:	21000324 	muli	r4,r4,12
 4004e70:	00810034 	movhi	r2,1024
 4004e74:	1094d104 	addi	r2,r2,21316
 4004e78:	2089883a 	add	r4,r4,r2
  
  if (fd)
 4004e7c:	20001d26 	beq	r4,zero,4004ef4 <write+0x98>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 4004e80:	20800217 	ldw	r2,8(r4)
 4004e84:	108000cc 	andi	r2,r2,3
 4004e88:	10000a26 	beq	r2,zero,4004eb4 <write+0x58>
 4004e8c:	20800017 	ldw	r2,0(r4)
 4004e90:	10800617 	ldw	r2,24(r2)
 4004e94:	10000726 	beq	r2,zero,4004eb4 <write+0x58>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 4004e98:	103ee83a 	callr	r2
 4004e9c:	1021883a 	mov	r16,r2
 4004ea0:	10000d16 	blt	r2,zero,4004ed8 <write+0x7c>
  else  
  {
    ALT_ERRNO = EBADFD;
  }
  return -1;
}
 4004ea4:	dfc00117 	ldw	ra,4(sp)
 4004ea8:	dc000017 	ldw	r16,0(sp)
 4004eac:	dec00204 	addi	sp,sp,8
 4004eb0:	f800283a 	ret
 4004eb4:	d0a00c17 	ldw	r2,-32720(gp)
 4004eb8:	10000526 	beq	r2,zero,4004ed0 <write+0x74>
 4004ebc:	103ee83a 	callr	r2
      }
      return rval;
    }
    else
    {
      ALT_ERRNO = EACCES;
 4004ec0:	00c00344 	movi	r3,13
 4004ec4:	10c00015 	stw	r3,0(r2)
  }
  else  
  {
    ALT_ERRNO = EBADFD;
  }
  return -1;
 4004ec8:	00bfffc4 	movi	r2,-1
 4004ecc:	003ff506 	br	4004ea4 <__alt_data_end+0xfabfcea4>
 4004ed0:	d0a30c04 	addi	r2,gp,-29648
 4004ed4:	003ffa06 	br	4004ec0 <__alt_data_end+0xfabfcec0>
 4004ed8:	d0a00c17 	ldw	r2,-32720(gp)
 4004edc:	10000c26 	beq	r2,zero,4004f10 <write+0xb4>
 4004ee0:	103ee83a 	callr	r2
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
      {
        ALT_ERRNO = -rval;
 4004ee4:	0421c83a 	sub	r16,zero,r16
 4004ee8:	14000015 	stw	r16,0(r2)
        return -1;
 4004eec:	00bfffc4 	movi	r2,-1
 4004ef0:	003fec06 	br	4004ea4 <__alt_data_end+0xfabfcea4>
 4004ef4:	d0a00c17 	ldw	r2,-32720(gp)
 4004ef8:	10000726 	beq	r2,zero,4004f18 <write+0xbc>
 4004efc:	103ee83a 	callr	r2
      ALT_ERRNO = EACCES;
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 4004f00:	00c01444 	movi	r3,81
 4004f04:	10c00015 	stw	r3,0(r2)
  }
  return -1;
 4004f08:	00bfffc4 	movi	r2,-1
 4004f0c:	003fe506 	br	4004ea4 <__alt_data_end+0xfabfcea4>
 4004f10:	d0a30c04 	addi	r2,gp,-29648
 4004f14:	003ff306 	br	4004ee4 <__alt_data_end+0xfabfcee4>
 4004f18:	d0a30c04 	addi	r2,gp,-29648
 4004f1c:	003ff806 	br	4004f00 <__alt_data_end+0xfabfcf00>
