#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Mar 14 19:48:12 2021
# Process ID: 10919
# Current directory: /media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.runs/synth_1
# Command line: vivado -log fourier_transform_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fourier_transform_v1_0.tcl
# Log file: /media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.runs/synth_1/fourier_transform_v1_0.vds
# Journal file: /media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fourier_transform_v1_0.tcl -notrace
Command: synth_design -top fourier_transform_v1_0 -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11089 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1600.738 ; gain = 0.000 ; free physical = 479 ; free virtual = 25668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fourier_transform_v1_0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/new/fourier_transform_v1_0.vhd:70]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'user_logic' declared at '/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:26' bound to instance 'user_logic_inst' of component 'user_logic' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/new/fourier_transform_v1_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'user_logic' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:107]
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ft_wrapper' declared at '/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/new/intfftk_wrapper.vhd:36' bound to instance 'ft_wrapper_0' of component 'ft_wrapper' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:413]
INFO: [Synth 8-638] synthesizing module 'ft_wrapper' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/new/intfftk_wrapper.vhd:57]
	Parameter SIZE bound to: 128 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'intfftk_float_to_fixed18_0' declared at '/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.runs/synth_1/.Xil/Vivado-10919-soc/realtime/intfftk_float_to_fixed18_0_stub.vhdl:5' bound to instance 'float_to_fixed18_inst' of component 'intfftk_float_to_fixed18_0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/new/intfftk_wrapper.vhd:254]
INFO: [Synth 8-638] synthesizing module 'intfftk_float_to_fixed18_0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.runs/synth_1/.Xil/Vivado-10919-soc/realtime/intfftk_float_to_fixed18_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'intfftk_fixed25_to_float_0' declared at '/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.runs/synth_1/.Xil/Vivado-10919-soc/realtime/intfftk_fixed25_to_float_0_stub.vhdl:5' bound to instance 'fixed25_to_float_inst_real' of component 'intfftk_fixed25_to_float_0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/new/intfftk_wrapper.vhd:268]
INFO: [Synth 8-638] synthesizing module 'intfftk_fixed25_to_float_0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.runs/synth_1/.Xil/Vivado-10919-soc/realtime/intfftk_fixed25_to_float_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'intfftk_fixed25_to_float_0' declared at '/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.runs/synth_1/.Xil/Vivado-10919-soc/realtime/intfftk_fixed25_to_float_0_stub.vhdl:5' bound to instance 'fixed25_to_float_inst_imag' of component 'intfftk_fixed25_to_float_0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/new/intfftk_wrapper.vhd:281]
INFO: [Synth 8-3491] module 'intfftk_fifo_in_0' declared at '/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.runs/synth_1/.Xil/Vivado-10919-soc/realtime/intfftk_fifo_in_0_stub.vhdl:5' bound to instance 'fifo_in_inst' of component 'intfftk_fifo_in_0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/new/intfftk_wrapper.vhd:294]
INFO: [Synth 8-638] synthesizing module 'intfftk_fifo_in_0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.runs/synth_1/.Xil/Vivado-10919-soc/realtime/intfftk_fifo_in_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'intfftk_fifo_out_0' declared at '/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.runs/synth_1/.Xil/Vivado-10919-soc/realtime/intfftk_fifo_out_0_stub.vhdl:5' bound to instance 'fifo_out_inst' of component 'intfftk_fifo_out_0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/new/intfftk_wrapper.vhd:309]
INFO: [Synth 8-638] synthesizing module 'intfftk_fifo_out_0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.runs/synth_1/.Xil/Vivado-10919-soc/realtime/intfftk_fifo_out_0_stub.vhdl:21]
	Parameter NFFT bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter TWDL_WIDTH bound to: 18 - type: integer 
	Parameter FORMAT bound to: 1 - type: integer 
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter XSERIES bound to: NEW - type: string 
	Parameter USE_MLT bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'int_fft_single_path' declared at '/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/main/int_fft_single_path.vhd:85' bound to instance 'fft_inst' of component 'int_fft_single_path' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/new/intfftk_wrapper.vhd:324]
INFO: [Synth 8-638] synthesizing module 'int_fft_single_path' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/main/int_fft_single_path.vhd:115]
	Parameter NFFT bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter TWDL_WIDTH bound to: 18 - type: integer 
	Parameter FORMAT bound to: 1 - type: integer 
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter XSERIES bound to: NEW - type: string 
	Parameter USE_MLT bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'inbuf_half_path' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/buffers/inbuf_half_path.vhd:98]
	Parameter ADDR bound to: 7 - type: integer 
	Parameter DATA bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inbuf_half_path' (1#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/buffers/inbuf_half_path.vhd:98]
INFO: [Synth 8-638] synthesizing module 'int_fftNk' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:105]
	Parameter NFFT bound to: 7 - type: integer 
	Parameter RAMB_TYPE bound to: CONT - type: string 
	Parameter FORMAT bound to: 1 - type: integer 
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter TWDL_WIDTH bound to: 18 - type: integer 
	Parameter XSER bound to: NEW - type: string 
	Parameter USE_MLT bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'int_dif2_fly' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_dif2_fly.vhd:84]
	Parameter STAGE bound to: 6 - type: integer 
	Parameter SCALE bound to: 0 - type: integer 
	Parameter DTW bound to: 18 - type: integer 
	Parameter TFW bound to: 18 - type: integer 
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-638] synthesizing module 'int_addsub_dsp48' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:108]
	Parameter DSPW bound to: 18 - type: integer 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: TWO24 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_X' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:744]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: TWO24 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_Y' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:812]
INFO: [Synth 8-256] done synthesizing module 'int_addsub_dsp48' (2#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:108]
INFO: [Synth 8-638] synthesizing module 'int_cmult_dsp48' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult_dsp48.vhd:112]
	Parameter DTW bound to: 19 - type: integer 
	Parameter TWD bound to: 18 - type: integer 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-638] synthesizing module 'int_cmult18x25_dsp48' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
	Parameter MAW bound to: 19 - type: integer 
	Parameter MBW bound to: 18 - type: integer 
	Parameter XALU bound to: SUB - type: string 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M1' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:270]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M2' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'int_cmult18x25_dsp48' (3#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
INFO: [Synth 8-638] synthesizing module 'int_cmult18x25_dsp48__parameterized0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
	Parameter MAW bound to: 19 - type: integer 
	Parameter MBW bound to: 18 - type: integer 
	Parameter XALU bound to: ADD - type: string 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M1' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:270]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M2' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'int_cmult18x25_dsp48__parameterized0' (3#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'int_cmult_dsp48' (4#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult_dsp48.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'int_dif2_fly' (5#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_dif2_fly.vhd:84]
INFO: [Synth 8-638] synthesizing module 'rom_twiddle_int' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:115]
	Parameter AWD bound to: 18 - type: integer 
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 6 - type: integer 
	Parameter USE_MLT bound to: 0 - type: bool 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-256] done synthesizing module 'rom_twiddle_int' (6#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:115]
INFO: [Synth 8-638] synthesizing module 'int_align_fft' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_align_fft.vhd:69]
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter DATW bound to: 18 - type: integer 
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'int_align_fft' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_align_fft.vhd:69]
INFO: [Synth 8-638] synthesizing module 'int_dif2_fly__parameterized0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_dif2_fly.vhd:84]
	Parameter STAGE bound to: 5 - type: integer 
	Parameter SCALE bound to: 0 - type: integer 
	Parameter DTW bound to: 19 - type: integer 
	Parameter TFW bound to: 18 - type: integer 
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-638] synthesizing module 'int_addsub_dsp48__parameterized0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:108]
	Parameter DSPW bound to: 19 - type: integer 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: TWO24 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_X' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:744]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: TWO24 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_Y' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:812]
INFO: [Synth 8-256] done synthesizing module 'int_addsub_dsp48__parameterized0' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:108]
INFO: [Synth 8-638] synthesizing module 'int_cmult_dsp48__parameterized0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult_dsp48.vhd:112]
	Parameter DTW bound to: 20 - type: integer 
	Parameter TWD bound to: 18 - type: integer 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-638] synthesizing module 'int_cmult18x25_dsp48__parameterized1' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
	Parameter MAW bound to: 20 - type: integer 
	Parameter MBW bound to: 18 - type: integer 
	Parameter XALU bound to: SUB - type: string 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M1' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:270]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M2' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'int_cmult18x25_dsp48__parameterized1' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
INFO: [Synth 8-638] synthesizing module 'int_cmult18x25_dsp48__parameterized2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
	Parameter MAW bound to: 20 - type: integer 
	Parameter MBW bound to: 18 - type: integer 
	Parameter XALU bound to: ADD - type: string 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M1' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:270]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M2' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'int_cmult18x25_dsp48__parameterized2' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'int_cmult_dsp48__parameterized0' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult_dsp48.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'int_dif2_fly__parameterized0' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_dif2_fly.vhd:84]
INFO: [Synth 8-638] synthesizing module 'rom_twiddle_int__parameterized0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:115]
	Parameter AWD bound to: 18 - type: integer 
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 5 - type: integer 
	Parameter USE_MLT bound to: 0 - type: bool 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-256] done synthesizing module 'rom_twiddle_int__parameterized0' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:115]
INFO: [Synth 8-638] synthesizing module 'int_align_fft__parameterized0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_align_fft.vhd:69]
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter DATW bound to: 19 - type: integer 
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'int_align_fft__parameterized0' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_align_fft.vhd:69]
INFO: [Synth 8-638] synthesizing module 'int_dif2_fly__parameterized1' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_dif2_fly.vhd:84]
	Parameter STAGE bound to: 4 - type: integer 
	Parameter SCALE bound to: 0 - type: integer 
	Parameter DTW bound to: 20 - type: integer 
	Parameter TFW bound to: 18 - type: integer 
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-638] synthesizing module 'int_addsub_dsp48__parameterized1' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:108]
	Parameter DSPW bound to: 20 - type: integer 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: TWO24 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_X' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:744]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: TWO24 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_Y' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:812]
INFO: [Synth 8-256] done synthesizing module 'int_addsub_dsp48__parameterized1' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:108]
INFO: [Synth 8-638] synthesizing module 'int_cmult_dsp48__parameterized1' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult_dsp48.vhd:112]
	Parameter DTW bound to: 21 - type: integer 
	Parameter TWD bound to: 18 - type: integer 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-638] synthesizing module 'int_cmult18x25_dsp48__parameterized3' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
	Parameter MAW bound to: 21 - type: integer 
	Parameter MBW bound to: 18 - type: integer 
	Parameter XALU bound to: SUB - type: string 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M1' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:270]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M2' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'int_cmult18x25_dsp48__parameterized3' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
INFO: [Synth 8-638] synthesizing module 'int_cmult18x25_dsp48__parameterized4' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
	Parameter MAW bound to: 21 - type: integer 
	Parameter MBW bound to: 18 - type: integer 
	Parameter XALU bound to: ADD - type: string 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M1' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:270]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M2' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'int_cmult18x25_dsp48__parameterized4' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'int_cmult_dsp48__parameterized1' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult_dsp48.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'int_dif2_fly__parameterized1' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_dif2_fly.vhd:84]
INFO: [Synth 8-638] synthesizing module 'rom_twiddle_int__parameterized1' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:115]
	Parameter AWD bound to: 18 - type: integer 
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 4 - type: integer 
	Parameter USE_MLT bound to: 0 - type: bool 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-256] done synthesizing module 'rom_twiddle_int__parameterized1' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:115]
INFO: [Synth 8-638] synthesizing module 'int_align_fft__parameterized1' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_align_fft.vhd:69]
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter DATW bound to: 20 - type: integer 
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'int_align_fft__parameterized1' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_align_fft.vhd:69]
INFO: [Synth 8-638] synthesizing module 'int_dif2_fly__parameterized2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_dif2_fly.vhd:84]
	Parameter STAGE bound to: 3 - type: integer 
	Parameter SCALE bound to: 0 - type: integer 
	Parameter DTW bound to: 21 - type: integer 
	Parameter TFW bound to: 18 - type: integer 
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-638] synthesizing module 'int_addsub_dsp48__parameterized2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:108]
	Parameter DSPW bound to: 21 - type: integer 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: TWO24 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_X' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:744]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: TWO24 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_Y' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:812]
INFO: [Synth 8-256] done synthesizing module 'int_addsub_dsp48__parameterized2' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:108]
INFO: [Synth 8-638] synthesizing module 'int_cmult_dsp48__parameterized2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult_dsp48.vhd:112]
	Parameter DTW bound to: 22 - type: integer 
	Parameter TWD bound to: 18 - type: integer 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-638] synthesizing module 'int_cmult18x25_dsp48__parameterized5' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
	Parameter MAW bound to: 22 - type: integer 
	Parameter MBW bound to: 18 - type: integer 
	Parameter XALU bound to: SUB - type: string 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M1' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:270]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M2' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'int_cmult18x25_dsp48__parameterized5' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
INFO: [Synth 8-638] synthesizing module 'int_cmult18x25_dsp48__parameterized6' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
	Parameter MAW bound to: 22 - type: integer 
	Parameter MBW bound to: 18 - type: integer 
	Parameter XALU bound to: ADD - type: string 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M1' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:270]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M2' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'int_cmult18x25_dsp48__parameterized6' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'int_cmult_dsp48__parameterized2' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult_dsp48.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'int_dif2_fly__parameterized2' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_dif2_fly.vhd:84]
INFO: [Synth 8-638] synthesizing module 'rom_twiddle_int__parameterized2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:115]
	Parameter AWD bound to: 18 - type: integer 
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter USE_MLT bound to: 0 - type: bool 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-256] done synthesizing module 'rom_twiddle_int__parameterized2' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:115]
INFO: [Synth 8-638] synthesizing module 'int_align_fft__parameterized2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_align_fft.vhd:69]
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter DATW bound to: 21 - type: integer 
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'int_align_fft__parameterized2' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_align_fft.vhd:69]
INFO: [Synth 8-638] synthesizing module 'int_dif2_fly__parameterized3' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_dif2_fly.vhd:84]
	Parameter STAGE bound to: 2 - type: integer 
	Parameter SCALE bound to: 0 - type: integer 
	Parameter DTW bound to: 22 - type: integer 
	Parameter TFW bound to: 18 - type: integer 
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-638] synthesizing module 'int_addsub_dsp48__parameterized3' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:108]
	Parameter DSPW bound to: 22 - type: integer 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: TWO24 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_X' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:744]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: TWO24 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_Y' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:812]
INFO: [Synth 8-256] done synthesizing module 'int_addsub_dsp48__parameterized3' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:108]
INFO: [Synth 8-638] synthesizing module 'int_cmult_dsp48__parameterized3' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult_dsp48.vhd:112]
	Parameter DTW bound to: 23 - type: integer 
	Parameter TWD bound to: 18 - type: integer 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-638] synthesizing module 'int_cmult18x25_dsp48__parameterized7' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
	Parameter MAW bound to: 23 - type: integer 
	Parameter MBW bound to: 18 - type: integer 
	Parameter XALU bound to: SUB - type: string 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M1' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:270]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M2' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'int_cmult18x25_dsp48__parameterized7' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
INFO: [Synth 8-638] synthesizing module 'int_cmult18x25_dsp48__parameterized8' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
	Parameter MAW bound to: 23 - type: integer 
	Parameter MBW bound to: 18 - type: integer 
	Parameter XALU bound to: ADD - type: string 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M1' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:270]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_M2' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'int_cmult18x25_dsp48__parameterized8' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult18x25_dsp48.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'int_cmult_dsp48__parameterized3' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/cmult/int_cmult_dsp48.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'int_dif2_fly__parameterized3' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_dif2_fly.vhd:84]
INFO: [Synth 8-638] synthesizing module 'rom_twiddle_int__parameterized3' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:115]
	Parameter AWD bound to: 18 - type: integer 
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
	Parameter USE_MLT bound to: 0 - type: bool 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-256] done synthesizing module 'rom_twiddle_int__parameterized3' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:115]
INFO: [Synth 8-638] synthesizing module 'int_align_fft__parameterized3' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_align_fft.vhd:69]
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter DATW bound to: 22 - type: integer 
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'int_align_fft__parameterized3' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_align_fft.vhd:69]
INFO: [Synth 8-638] synthesizing module 'int_dif2_fly__parameterized4' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_dif2_fly.vhd:84]
	Parameter STAGE bound to: 1 - type: integer 
	Parameter SCALE bound to: 0 - type: integer 
	Parameter DTW bound to: 23 - type: integer 
	Parameter TFW bound to: 18 - type: integer 
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-638] synthesizing module 'int_addsub_dsp48__parameterized4' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:108]
	Parameter DSPW bound to: 23 - type: integer 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: TWO24 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_X' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:744]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: TWO24 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_Y' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:812]
INFO: [Synth 8-256] done synthesizing module 'int_addsub_dsp48__parameterized4' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'int_dif2_fly__parameterized4' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_dif2_fly.vhd:84]
INFO: [Synth 8-638] synthesizing module 'rom_twiddle_int__parameterized4' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:115]
	Parameter AWD bound to: 18 - type: integer 
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
	Parameter USE_MLT bound to: 0 - type: bool 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-256] done synthesizing module 'rom_twiddle_int__parameterized4' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:115]
INFO: [Synth 8-638] synthesizing module 'int_align_fft__parameterized4' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_align_fft.vhd:69]
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter DATW bound to: 23 - type: integer 
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net TW_EN in module/entity int_align_fft__parameterized4 does not have driver. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_align_fft.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'int_align_fft__parameterized4' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_align_fft.vhd:69]
INFO: [Synth 8-638] synthesizing module 'int_dif2_fly__parameterized5' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_dif2_fly.vhd:84]
	Parameter STAGE bound to: 0 - type: integer 
	Parameter SCALE bound to: 0 - type: integer 
	Parameter DTW bound to: 24 - type: integer 
	Parameter TFW bound to: 18 - type: integer 
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter XSER bound to: NEW - type: string 
INFO: [Synth 8-638] synthesizing module 'int_addsub_dsp48__parameterized5' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:108]
	Parameter DSPW bound to: 24 - type: integer 
	Parameter XSER bound to: NEW - type: string 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_REX' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:163]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_IMX' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:231]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_REY' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:299]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-113] binding component instance 'xDSP_IMY' to cell 'DSP48E2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:367]
INFO: [Synth 8-256] done synthesizing module 'int_addsub_dsp48__parameterized5' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/math/int_addsub_dsp48.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'int_dif2_fly__parameterized5' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_dif2_fly.vhd:84]
INFO: [Synth 8-638] synthesizing module 'rom_twiddle_int__parameterized5' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:115]
	Parameter AWD bound to: 18 - type: integer 
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 0 - type: integer 
	Parameter USE_MLT bound to: 0 - type: bool 
	Parameter XSER bound to: NEW - type: string 
WARNING: [Synth 8-3848] Net div in module/entity rom_twiddle_int__parameterized5 does not have driver. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'rom_twiddle_int__parameterized5' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:115]
INFO: [Synth 8-638] synthesizing module 'int_align_fft__parameterized5' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_align_fft.vhd:69]
	Parameter RNDMODE bound to: 0 - type: integer 
	Parameter DATW bound to: 24 - type: integer 
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net TW_EN in module/entity int_align_fft__parameterized5 does not have driver. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_align_fft.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'int_align_fft__parameterized5' (7#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_align_fft.vhd:69]
INFO: [Synth 8-638] synthesizing module 'int_delay_line' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_delay_line.vhd:199]
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 0 - type: integer 
	Parameter NWIDTH bound to: 38 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'int_delay_line' (8#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_delay_line.vhd:199]
INFO: [Synth 8-638] synthesizing module 'int_delay_line__parameterized0' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_delay_line.vhd:199]
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
	Parameter NWIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'int_delay_line__parameterized0' (8#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_delay_line.vhd:199]
INFO: [Synth 8-638] synthesizing module 'int_delay_line__parameterized1' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_delay_line.vhd:199]
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
	Parameter NWIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'int_delay_line__parameterized1' (8#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_delay_line.vhd:199]
INFO: [Synth 8-638] synthesizing module 'int_delay_line__parameterized2' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_delay_line.vhd:199]
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter NWIDTH bound to: 44 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'int_delay_line__parameterized2' (8#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_delay_line.vhd:199]
INFO: [Synth 8-638] synthesizing module 'int_delay_line__parameterized3' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_delay_line.vhd:199]
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 4 - type: integer 
	Parameter NWIDTH bound to: 46 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'int_delay_line__parameterized3' (8#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_delay_line.vhd:199]
INFO: [Synth 8-638] synthesizing module 'int_delay_line__parameterized4' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_delay_line.vhd:199]
	Parameter NFFT bound to: 7 - type: integer 
	Parameter STAGE bound to: 5 - type: integer 
	Parameter NWIDTH bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'int_delay_line__parameterized4' (8#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/delay/int_delay_line.vhd:199]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[5].xa_re_reg[5]' and it is trimmed from '25' to '24' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:265]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[5].xa_im_reg[5]' and it is trimmed from '25' to '24' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:266]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[5].xb_re_reg[5]' and it is trimmed from '25' to '24' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:267]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[5].xb_im_reg[5]' and it is trimmed from '25' to '24' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:268]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[4].xa_re_reg[4]' and it is trimmed from '25' to '23' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:265]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[4].xa_im_reg[4]' and it is trimmed from '25' to '23' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:266]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[4].xb_re_reg[4]' and it is trimmed from '25' to '23' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:267]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[4].xb_im_reg[4]' and it is trimmed from '25' to '23' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:268]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[3].xa_re_reg[3]' and it is trimmed from '25' to '22' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:265]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[3].xa_im_reg[3]' and it is trimmed from '25' to '22' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:266]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[3].xb_re_reg[3]' and it is trimmed from '25' to '22' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:267]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[3].xb_im_reg[3]' and it is trimmed from '25' to '22' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:268]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[2].xa_re_reg[2]' and it is trimmed from '25' to '21' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:265]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[2].xa_im_reg[2]' and it is trimmed from '25' to '21' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:266]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[2].xb_re_reg[2]' and it is trimmed from '25' to '21' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:267]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[2].xb_im_reg[2]' and it is trimmed from '25' to '21' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:268]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[1].xa_re_reg[1]' and it is trimmed from '25' to '20' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:265]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[1].xa_im_reg[1]' and it is trimmed from '25' to '20' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:266]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[1].xb_re_reg[1]' and it is trimmed from '25' to '20' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:267]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[1].xb_im_reg[1]' and it is trimmed from '25' to '20' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:268]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[0].xa_re_reg[0]' and it is trimmed from '25' to '19' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:265]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[0].xa_im_reg[0]' and it is trimmed from '25' to '19' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:266]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[0].xb_re_reg[0]' and it is trimmed from '25' to '19' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:267]
WARNING: [Synth 8-3936] Found unconnected internal register 'xCALC[0].xb_im_reg[0]' and it is trimmed from '25' to '19' bits. [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'int_fftNk' (9#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/fft/int_fftNk.vhd:105]
INFO: [Synth 8-638] synthesizing module 'outbuf_half_path' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/buffers/outbuf_half_path.vhd:90]
	Parameter ADDR bound to: 7 - type: integer 
	Parameter DATA bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'outbuf_half_path' (10#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/buffers/outbuf_half_path.vhd:90]
INFO: [Synth 8-638] synthesizing module 'int_bitrev_order' [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/buffers/int_bitrev_order.vhd:80]
	Parameter PAIR bound to: 1 - type: bool 
	Parameter STAGES bound to: 7 - type: integer 
	Parameter NWIDTH bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'int_bitrev_order' (11#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/buffers/int_bitrev_order.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'int_fft_single_path' (12#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/main/int_fft_single_path.vhd:115]
INFO: [Synth 8-226] default block is never used [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/new/intfftk_wrapper.vhd:508]
INFO: [Synth 8-226] default block is never used [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/new/intfftk_wrapper.vhd:551]
INFO: [Synth 8-256] done synthesizing module 'ft_wrapper' (13#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/new/intfftk_wrapper.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg was removed.  [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:272]
INFO: [Synth 8-256] done synthesizing module 'user_logic' (14#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/new/fourier_transform_v1_0_user_logic.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'fourier_transform_v1_0' (15#1) [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/new/fourier_transform_v1_0.vhd:70]
WARNING: [Synth 8-3331] design int_align_fft__parameterized5 has unconnected port TW_EN
WARNING: [Synth 8-3331] design int_align_fft__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design rom_twiddle_int__parameterized5 has unconnected port RST
WARNING: [Synth 8-3331] design rom_twiddle_int__parameterized5 has unconnected port WW_EN
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[17]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[16]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[15]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[14]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[13]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[12]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[11]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[10]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[9]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[8]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[7]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[6]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[5]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[4]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[3]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[2]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[1]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_RE[0]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[17]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[16]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[15]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[14]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[13]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[12]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[11]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[10]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[9]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[8]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[7]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[6]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[5]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[4]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[3]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[2]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[1]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized5 has unconnected port WW_IM[0]
WARNING: [Synth 8-3331] design int_align_fft__parameterized4 has unconnected port TW_EN
WARNING: [Synth 8-3331] design int_align_fft__parameterized4 has unconnected port CLK
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[17]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[16]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[15]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[14]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[13]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[12]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[11]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[10]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[9]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[8]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[7]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[6]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[5]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[4]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[3]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[2]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[1]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_RE[0]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[17]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[16]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[15]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[14]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[13]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[12]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[11]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[10]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[9]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[8]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[7]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[6]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[5]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[4]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[3]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[2]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[1]
WARNING: [Synth 8-3331] design int_dif2_fly__parameterized4 has unconnected port WW_IM[0]
WARNING: [Synth 8-3331] design int_align_fft__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design int_align_fft__parameterized2 has unconnected port CLK
WARNING: [Synth 8-3331] design int_align_fft__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design int_align_fft__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design int_align_fft has unconnected port CLK
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[63]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[62]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[61]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[60]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[59]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[58]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[57]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[56]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[55]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[54]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[53]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[52]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[51]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[50]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[49]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[48]
WARNING: [Synth 8-3331] design ft_wrapper has unconnected port stin_data[47]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1600.738 ; gain = 0.000 ; free physical = 466 ; free virtual = 25667
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1600.738 ; gain = 0.000 ; free physical = 466 ; free virtual = 25670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1600.738 ; gain = 0.000 ; free physical = 466 ; free virtual = 25670
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/ip/intfftk_fifo_out_0/intfftk_fifo_out_0/fifo_out_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fifo_out_inst'
Finished Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/ip/intfftk_fifo_out_0/intfftk_fifo_out_0/fifo_out_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fifo_out_inst'
Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/ip/intfftk_fifo_in_0/intfftk_fifo_in_0/fifo_in_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fifo_in_inst'
Finished Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/ip/intfftk_fifo_in_0/intfftk_fifo_in_0/fifo_in_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fifo_in_inst'
Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/ip/intfftk_fixed25_to_float_0/intfftk_fixed25_to_float_0/fixed25_to_float_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fixed25_to_float_inst_real'
Finished Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/ip/intfftk_fixed25_to_float_0/intfftk_fixed25_to_float_0/fixed25_to_float_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fixed25_to_float_inst_real'
Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/ip/intfftk_fixed25_to_float_0/intfftk_fixed25_to_float_0/fixed25_to_float_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fixed25_to_float_inst_imag'
Finished Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/ip/intfftk_fixed25_to_float_0/intfftk_fixed25_to_float_0/fixed25_to_float_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/fixed25_to_float_inst_imag'
Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/ip/intfftk_float_to_fixed18_0/intfftk_float_to_fixed18_0/intfftk_float_to_fixed18_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/float_to_fixed18_inst'
Finished Parsing XDC File [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/ip/intfftk_float_to_fixed18_0/intfftk_float_to_fixed18_0/intfftk_float_to_fixed18_0_in_context.xdc] for cell 'user_logic_inst/ft_wrapper_0/float_to_fixed18_inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 36 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2389.387 ; gain = 0.000 ; free physical = 198 ; free virtual = 24898
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:16 . Memory (MB): peak = 2389.387 ; gain = 788.648 ; free physical = 301 ; free virtual = 25009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:16 . Memory (MB): peak = 2389.387 ; gain = 788.648 ; free physical = 301 ; free virtual = 25009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for user_logic_inst/ft_wrapper_0/fifo_out_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for user_logic_inst/ft_wrapper_0/fifo_in_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for user_logic_inst/ft_wrapper_0/fixed25_to_float_inst_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for user_logic_inst/ft_wrapper_0/fixed25_to_float_inst_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for user_logic_inst/ft_wrapper_0/float_to_fixed18_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:16 . Memory (MB): peak = 2389.387 ; gain = 788.648 ; free physical = 300 ; free virtual = 25009
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ram_rdad_reg_rep was removed.  [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/buffers/inbuf_half_path.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element xSTD.ram_reg was removed.  [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:178]
INFO: [Synth 8-802] inferred FSM for state register 'input_state_reg' in module 'ft_wrapper'
INFO: [Synth 8-802] inferred FSM for state register 'output_state_reg' in module 'ft_wrapper'
INFO: [Synth 8-5546] ROM "rd_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "input_state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "input_state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             output_idle |                               00 |                               00
            output_start |                               01 |                               01
                   store |                               10 |                               10
             output_data |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'output_state_reg' using encoding 'sequential' in module 'ft_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              input_init |                            00001 |                              000
              input_idle |                            00010 |                              001
                 convert |                            00100 |                              010
                    send |                            01000 |                              011
                   flush |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'input_state_reg' using encoding 'one-hot' in module 'ft_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:19 . Memory (MB): peak = 2389.387 ; gain = 788.648 ; free physical = 280 ; free virtual = 25000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 10    
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               50 Bit    Registers := 3     
	               48 Bit    Registers := 4     
	               46 Bit    Registers := 4     
	               44 Bit    Registers := 4     
	               42 Bit    Registers := 4     
	               40 Bit    Registers := 4     
	               38 Bit    Registers := 4     
	               36 Bit    Registers := 18    
	               25 Bit    Registers := 14    
	               24 Bit    Registers := 8     
	               23 Bit    Registers := 12    
	               22 Bit    Registers := 12    
	               21 Bit    Registers := 12    
	               20 Bit    Registers := 12    
	               19 Bit    Registers := 12    
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 76    
+---RAMs : 
	               3K Bit         RAMs := 3     
	               2K Bit         RAMs := 2     
	               1K Bit         RAMs := 2     
	              640 Bit         RAMs := 2     
	              336 Bit         RAMs := 2     
	              176 Bit         RAMs := 2     
	               92 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     46 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 7     
	   8 Input     36 Bit        Muxes := 1     
	   4 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 4     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 3     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 58    
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module inbuf_half_path 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	               2K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module int_dif2_fly 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 8     
	                6 Bit    Registers := 1     
Module rom_twiddle_int 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module int_dif2_fly__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 8     
	                6 Bit    Registers := 1     
Module rom_twiddle_int__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module int_dif2_fly__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 8     
	                6 Bit    Registers := 1     
Module rom_twiddle_int__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
Module int_dif2_fly__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 8     
	                6 Bit    Registers := 1     
Module rom_twiddle_int__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
Module int_dif2_fly__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 8     
	                6 Bit    Registers := 1     
Module rom_twiddle_int__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module int_dif2_fly__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rom_twiddle_int__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module int_dif2_fly__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rom_twiddle_int__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module int_delay_line 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               38 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module int_delay_line__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	              640 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module int_delay_line__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               42 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              336 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module int_delay_line__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              176 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module int_delay_line__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               46 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---RAMs : 
	               92 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module int_delay_line__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
Module int_fftNk 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 8     
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 4     
	               22 Bit    Registers := 4     
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     23 Bit        Muxes := 4     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module outbuf_half_path 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               50 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module int_bitrev_order 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module int_fft_single_path 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ft_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 9     
Module user_logic 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element xSTD.ram_reg was removed.  [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/twiddle/rom_twiddle_int.vhd:178]
WARNING: [Synth 8-6014] Unused sequential element user_logic_inst/ft_wrapper_0/fft_inst/xBR_IM/vld_reg was removed.  [/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.srcs/sources_1/imports/vhdl/buffers/int_bitrev_order.vhd:158]
INFO: [Synth 8-5546] ROM "user_logic_inst/ft_wrapper_0/output_state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_logic_inst/ft_wrapper_0/rd_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_logic_inst/ft_wrapper_0/state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_logic_inst/ft_wrapper_0/state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_logic_inst/ft_wrapper_0/input_state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[34]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[35]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[35]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[33]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[32]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[33]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[33]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[31]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[18]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[31]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[19]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[31]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[20]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[31]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[21]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[31]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[22]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[31]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[23]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[31]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[24]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[31]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[25]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[31]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[26]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[31]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[27]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[31]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[28]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[31]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[29]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[31]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[30]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[31] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[1].xTWIDDLE/xSTD.ram_reg[34]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[1].xTWIDDLE/xSTD.ram_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[1].xTWIDDLE/xSTD.ram_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[1].xTWIDDLE/xSTD.ram_reg[17] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[2].xTWIDDLE/xSTD.ram_reg[0]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[2].xTWIDDLE/xSTD.ram_reg[5]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[2].xTWIDDLE/xSTD.ram_reg[34]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[2].xTWIDDLE/xSTD.ram_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[2].xTWIDDLE/xSTD.ram_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[2].xTWIDDLE/xSTD.ram_reg[17] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[18]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[28]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[0]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[4]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[19]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[26]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[1]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[7]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[20]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[24]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[2]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[8]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[21]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[27]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[3]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[9]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[22]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[24]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[4]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[5]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[23]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[24]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[5]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[6]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[25]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[32]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[7]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[27]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[34]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[28]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[33]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[10]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[3].xTWIDDLE/xSTD.ram_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[3].xTWIDDLE/xSTD.ram_reg[13] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[34]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/xSTD.ram_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[3].xTWIDDLE/xSTD.ram_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[3].xTWIDDLE/xSTD.ram_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/xSTD.ram_reg[18] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[0]' (FDR) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/xSTD.ram_reg[19] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[1]' (FDR) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[20]' (FDS) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[35]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/xSTD.ram_reg[2] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[21]' (FDS) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[35]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[3]' (FDR) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[22]' (FDS) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[35]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[4]' (FDR) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[23]' (FDS) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[35]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[5]' (FDR) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[24]' (FDS) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[35]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[6]' (FDR) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[25]' (FDS) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[35]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[7]' (FDR) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/xSTD.ram_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/xSTD.ram_reg[8] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[27]' (FDS) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[35]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[9]' (FDR) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/xSTD.ram_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/xSTD.ram_reg[10] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[29]' (FDS) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[35]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[11]' (FDR) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/xSTD.ram_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/xSTD.ram_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/xSTD.ram_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/xSTD.ram_reg[13] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[32]' (FDS) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/xSTD.ram_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/xSTD.ram_reg[15] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[34]' (FDS) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/xSTD.ram_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/xSTD.ram_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/xSTD.ram_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\user_logic_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/axi_rresp_reg[0]' (FDRE) to 'user_logic_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/axi_bresp_reg[0]' (FDRE) to 'user_logic_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[1].xTWIDDLE/ww_rom_reg[16]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[1].xTWIDDLE/ww_rom_reg[17]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[1].xTWIDDLE/ww_rom_reg[34]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[1].xTWIDDLE/ww_rom_reg[35]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[2].xTWIDDLE/ww_rom_reg[16]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[2].xTWIDDLE/ww_rom_reg[17]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[2].xTWIDDLE/ww_rom_reg[34]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[2].xTWIDDLE/ww_rom_reg[35]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/ww_rom_reg[3]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/ww_rom_reg[9]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/ww_rom_reg[4]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/ww_rom_reg[5]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/ww_rom_reg[5]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/ww_rom_reg[6]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/ww_rom_reg[7]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/ww_rom_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/ww_rom_reg[10]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/ww_rom_reg[15]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/ww_rom_reg[16]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/ww_rom_reg[17]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/ww_rom_reg[34]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[3].xTWIDDLE/ww_rom_reg[35]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[0]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[1]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[3]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[4]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[4]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[5]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[5]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[6]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[6]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[7]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[7]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[9]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[8]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[10]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[9]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[11]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[10]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[12]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[11]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[12]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[13]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[13]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[15]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[16]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/ww_rom_reg[19] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[20]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[21]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[21]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[22]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[22]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[23]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[23]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[24]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[24]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[25]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[25]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/ww_rom_reg[26] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[27]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/ww_rom_reg[28] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[29]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/ww_rom_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/ww_rom_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_logic_inst/ft_wrapper_0/fft_inst/xFFT /\xCALC[4].xTWIDDLE/ww_rom_reg[33] )
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[34]' (FD) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[4].xTWIDDLE/ww_rom_reg[35]'
WARNING: [Synth 8-3332] Sequential element (user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_dia_reg[31]) is unused and will be removed from module fourier_transform_v1_0.
WARNING: [Synth 8-3332] Sequential element (xCALC[1].xTWIDDLE/xSTD.ram_reg[17]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[1].xTWIDDLE/xSTD.ram_reg[16]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[2].xTWIDDLE/xSTD.ram_reg[17]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[2].xTWIDDLE/xSTD.ram_reg[16]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[3].xTWIDDLE/xSTD.ram_reg[31]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[3].xTWIDDLE/xSTD.ram_reg[17]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[3].xTWIDDLE/xSTD.ram_reg[16]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[3].xTWIDDLE/xSTD.ram_reg[13]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/xSTD.ram_reg[33]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/xSTD.ram_reg[31]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/xSTD.ram_reg[30]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/xSTD.ram_reg[28]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/xSTD.ram_reg[26]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/xSTD.ram_reg[19]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/xSTD.ram_reg[18]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/xSTD.ram_reg[17]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/xSTD.ram_reg[16]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/xSTD.ram_reg[15]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/xSTD.ram_reg[13]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/xSTD.ram_reg[12]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/xSTD.ram_reg[10]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/xSTD.ram_reg[8]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/xSTD.ram_reg[2]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/ww_rom_reg[33]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/ww_rom_reg[31]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/ww_rom_reg[30]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/ww_rom_reg[28]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/ww_rom_reg[26]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[4].xTWIDDLE/ww_rom_reg[19]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[35]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[34]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[33]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[32]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[31]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[30]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[29]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[28]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[27]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[26]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[25]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[24]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[23]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[22]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[21]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[20]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[19]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[18]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[17]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[16]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[15]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[14]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[13]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[12]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[11]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[10]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[9]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[8]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[7]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[6]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[5]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[4]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[3]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[2]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[1]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xSTD.ram_reg[0]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xCNT.cnt_reg[0]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/xCNT.div_reg) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[35]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[34]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[33]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[32]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[31]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[30]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[29]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[28]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[27]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[26]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[25]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[24]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[23]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[22]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[21]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[20]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[19]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[18]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[17]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[16]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[15]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[14]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[13]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[12]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[11]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[10]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[9]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[8]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[7]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[6]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[5]) is unused and will be removed from module int_fftNk.
WARNING: [Synth 8-3332] Sequential element (xCALC[5].xTWIDDLE/ww_rom_reg[4]) is unused and will be removed from module int_fftNk.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:26 . Memory (MB): peak = 2389.387 ; gain = 788.648 ; free physical = 237 ; free virtual = 24978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+--------------+---------------+----------------+
|Module Name     | RTL Object   | Depth x Width | Implemented As | 
+----------------+--------------+---------------+----------------+
|rom_twiddle_int | xSTD.ram_reg | 32x36         | Block RAM      | 
|rom_twiddle_int | xSTD.ram_reg | 32x36         | Block RAM      | 
+----------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inbuf_half_path:  | mem0_reg          | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|inbuf_half_path:  | mem1_reg          | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|int_delay_line:   | xSTAGES.bram1_reg | 32 x 38(READ_FIRST)    | W |   | 32 x 38(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|int_delay_line:   | xSTAGES.bram0_reg | 32 x 38(READ_FIRST)    | W |   | 32 x 38(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|outbuf_half_path: | mem_reg           | 64 x 50(READ_FIRST)    | W |   | 64 x 50(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|int_bitrev_order: | bmem_reg          | 128 x 25(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|int_bitrev_order: | bmem_reg          | 128 x 25(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
+------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------+---------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                  | RTL Object                                        | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------------------------+---------------------------------------------------+-----------+----------------------+----------------+
|\user_logic_inst/ft_wrapper_0/fft_inst/xFFT  | xDELAYS[1].xCONT_IN.xDELAY_LINE/xSTAGES.bram1_reg | Implied   | 16 x 40              | RAM32M16 x 3   | 
|\user_logic_inst/ft_wrapper_0/fft_inst/xFFT  | xDELAYS[1].xCONT_IN.xDELAY_LINE/xSTAGES.bram0_reg | Implied   | 16 x 40              | RAM32M16 x 3   | 
|\user_logic_inst/ft_wrapper_0/fft_inst/xFFT  | xDELAYS[2].xCONT_IN.xDELAY_LINE/xSTAGES.bram1_reg | Implied   | 8 x 42               | RAM32M16 x 3   | 
|\user_logic_inst/ft_wrapper_0/fft_inst/xFFT  | xDELAYS[2].xCONT_IN.xDELAY_LINE/xSTAGES.bram0_reg | Implied   | 8 x 42               | RAM32M16 x 3   | 
|\user_logic_inst/ft_wrapper_0/fft_inst/xFFT  | xDELAYS[3].xCONT_IN.xDELAY_LINE/xSTAGES.bram1_reg | Implied   | 4 x 44               | RAM32M16 x 4   | 
|\user_logic_inst/ft_wrapper_0/fft_inst/xFFT  | xDELAYS[3].xCONT_IN.xDELAY_LINE/xSTAGES.bram0_reg | Implied   | 4 x 44               | RAM32M16 x 4   | 
|\user_logic_inst/ft_wrapper_0/fft_inst/xFFT  | xDELAYS[4].xCONT_IN.xDELAY_LINE/xSTAGES.bram1_reg | Implied   | 2 x 46               | RAM32M16 x 4   | 
|\user_logic_inst/ft_wrapper_0/fft_inst/xFFT  | xDELAYS[4].xCONT_IN.xDELAY_LINE/xSTAGES.bram0_reg | Implied   | 2 x 46               | RAM32M16 x 4   | 
+---------------------------------------------+---------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance user_logic_inst/ft_wrapper_0/fft_inst/xFFT/i_0/xCALC[0].xTWIDDLE/xSTD.ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_logic_inst/ft_wrapper_0/fft_inst/xFFT/i_0/xCALC[0].xTWIDDLE/xSTD.ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_logic_inst/ft_wrapper_0/fft_inst/xFFT/i_30/xDELAYS[0].xCONT_IN.xDELAY_LINE/xSTAGES.bram1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_logic_inst/ft_wrapper_0/fft_inst/xFFT/i_31/xDELAYS[0].xCONT_IN.xDELAY_LINE/xSTAGES.bram0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_logic_insti_2/user_logic_inst/ft_wrapper_0/fft_inst/xOUT_BUF/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:53 . Memory (MB): peak = 2852.645 ; gain = 1251.906 ; free physical = 102 ; free virtual = 24198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:53 . Memory (MB): peak = 2859.645 ; gain = 1258.906 ; free physical = 128 ; free virtual = 24191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inbuf_half_path:  | mem0_reg          | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|inbuf_half_path:  | mem1_reg          | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|int_delay_line:   | xSTAGES.bram1_reg | 32 x 38(READ_FIRST)    | W |   | 32 x 38(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|int_delay_line:   | xSTAGES.bram0_reg | 32 x 38(READ_FIRST)    | W |   | 32 x 38(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|outbuf_half_path: | mem_reg           | 64 x 50(READ_FIRST)    | W |   | 64 x 50(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|int_bitrev_order: | bmem_reg          | 128 x 25(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|int_bitrev_order: | bmem_reg          | 128 x 25(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
+------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+---------------------------------------------+---------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                  | RTL Object                                        | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------------------------+---------------------------------------------------+-----------+----------------------+----------------+
|\user_logic_inst/ft_wrapper_0/fft_inst/xFFT  | xDELAYS[1].xCONT_IN.xDELAY_LINE/xSTAGES.bram1_reg | Implied   | 16 x 40              | RAM32M16 x 3   | 
|\user_logic_inst/ft_wrapper_0/fft_inst/xFFT  | xDELAYS[1].xCONT_IN.xDELAY_LINE/xSTAGES.bram0_reg | Implied   | 16 x 40              | RAM32M16 x 3   | 
|\user_logic_inst/ft_wrapper_0/fft_inst/xFFT  | xDELAYS[2].xCONT_IN.xDELAY_LINE/xSTAGES.bram1_reg | Implied   | 8 x 42               | RAM32M16 x 3   | 
|\user_logic_inst/ft_wrapper_0/fft_inst/xFFT  | xDELAYS[2].xCONT_IN.xDELAY_LINE/xSTAGES.bram0_reg | Implied   | 8 x 42               | RAM32M16 x 3   | 
|\user_logic_inst/ft_wrapper_0/fft_inst/xFFT  | xDELAYS[3].xCONT_IN.xDELAY_LINE/xSTAGES.bram1_reg | Implied   | 4 x 44               | RAM32M16 x 4   | 
|\user_logic_inst/ft_wrapper_0/fft_inst/xFFT  | xDELAYS[3].xCONT_IN.xDELAY_LINE/xSTAGES.bram0_reg | Implied   | 4 x 44               | RAM32M16 x 4   | 
|\user_logic_inst/ft_wrapper_0/fft_inst/xFFT  | xDELAYS[4].xCONT_IN.xDELAY_LINE/xSTAGES.bram1_reg | Implied   | 2 x 46               | RAM32M16 x 4   | 
|\user_logic_inst/ft_wrapper_0/fft_inst/xFFT  | xDELAYS[4].xCONT_IN.xDELAY_LINE/xSTAGES.bram0_reg | Implied   | 2 x 46               | RAM32M16 x 4   | 
+---------------------------------------------+---------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_rdad_reg_rep[5]' (FDRE) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_rdad_reg[5]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_rdad_reg_rep[4]' (FDRE) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_rdad_reg[4]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_rdad_reg_rep[3]' (FDRE) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_rdad_reg[3]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_rdad_reg_rep[0]' (FDRE) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_rdad_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_rdad_reg_rep[1]' (FDRE) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_rdad_reg[1]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_rdad_reg_rep[2]' (FDRE) to 'user_logic_inst/ft_wrapper_0/fft_inst/xIN_BUF/ram_rdad_reg[2]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xDELAYS[0].xCONT_IN.xDELAY_LINE/xSTAGES.cnt_ptr_reg_rep[0]' (FDRE) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xDELAYS[0].xCONT_IN.xDELAY_LINE/xSTAGES.cnt_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xDELAYS[0].xCONT_IN.xDELAY_LINE/xSTAGES.cnt_ptr_reg_rep[1]' (FDRE) to 'user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xDELAYS[0].xCONT_IN.xDELAY_LINE/xSTAGES.cnt_ptr_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[0].xTWIDDLE/xSTD.ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[0].xTWIDDLE/xSTD.ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xDELAYS[0].xCONT_IN.xDELAY_LINE/xSTAGES.bram1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xDELAYS[0].xCONT_IN.xDELAY_LINE/xSTAGES.bram0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_logic_inst/ft_wrapper_0/fft_inst/xOUT_BUF/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:56 . Memory (MB): peak = 2883.980 ; gain = 1283.242 ; free physical = 120 ; free virtual = 24187
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:05 ; elapsed = 00:02:57 . Memory (MB): peak = 2883.980 ; gain = 1283.242 ; free physical = 117 ; free virtual = 24185
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:02:57 . Memory (MB): peak = 2883.980 ; gain = 1283.242 ; free physical = 117 ; free virtual = 24185
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:02:58 . Memory (MB): peak = 2883.980 ; gain = 1283.242 ; free physical = 117 ; free virtual = 24186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:02:58 . Memory (MB): peak = 2883.980 ; gain = 1283.242 ; free physical = 117 ; free virtual = 24186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:02:58 . Memory (MB): peak = 2883.980 ; gain = 1283.242 ; free physical = 117 ; free virtual = 24186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:02:58 . Memory (MB): peak = 2883.980 ; gain = 1283.242 ; free physical = 117 ; free virtual = 24186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[5].xBUTTERFLY/xST1.vl_zz_reg[1]                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xDELAYS[0].xCONT_IN.xDELAY_LINE/xSTAGES.di_az_reg[37] | 6      | 210   | NO           | NO                 | YES               | 210    | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xDELAYS[5].xCONT_IN.xDELAY_LINE/xZERO.di_bz_reg[23]   | 3      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[0].xx_vl_reg[0]                                 | 7      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/fft_inst/xFFT/DO_VAL_reg                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fourier_transform_v1_0 | user_logic_inst/ft_wrapper_0/fft_inst/xOUT_BUF/da_dtz1_reg[49]                                   | 3      | 50    | NO           | NO                 | YES               | 50     | 0       | 
+-----------------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |intfftk_float_to_fixed18_0 |         1|
|2     |intfftk_fixed25_to_float_0 |         2|
|3     |intfftk_fifo_in_0          |         1|
|4     |intfftk_fifo_out_0         |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |intfftk_fifo_in_0_bbox_4          |     1|
|2     |intfftk_fifo_out_0_bbox_5         |     1|
|3     |intfftk_fixed25_to_float_0_bbox_2 |     1|
|4     |intfftk_fixed25_to_float_0_bbox_3 |     1|
|5     |intfftk_float_to_fixed18_0_bbox_1 |     1|
|6     |BUFG                              |     1|
|7     |CARRY8                            |    12|
|8     |DSP_ALU                           |    12|
|9     |DSP_ALU_1                         |    20|
|10    |DSP_ALU_2                         |     4|
|11    |DSP_A_B_DATA                      |    26|
|12    |DSP_A_B_DATA_1                    |    10|
|13    |DSP_C_DATA                        |    36|
|14    |DSP_MULTIPLIER                    |    16|
|15    |DSP_MULTIPLIER_1                  |    20|
|16    |DSP_M_DATA                        |    16|
|17    |DSP_M_DATA_1                      |    20|
|18    |DSP_OUTPUT                        |    36|
|19    |DSP_PREADD                        |    36|
|20    |DSP_PREADD_DATA                   |    16|
|21    |DSP_PREADD_DATA_1                 |    20|
|22    |LUT1                              |    90|
|23    |LUT2                              |   158|
|24    |LUT3                              |   836|
|25    |LUT4                              |    97|
|26    |LUT5                              |   113|
|27    |LUT6                              |   160|
|28    |RAM32M16                          |    28|
|29    |RAMB18E2_1                        |     1|
|30    |RAMB18E2_3                        |     2|
|31    |RAMB18E2_4                        |     2|
|32    |RAMB36E2                          |     3|
|33    |SRL16E                            |   291|
|34    |FDCE                              |    47|
|35    |FDPE                              |     1|
|36    |FDRE                              |  2380|
|37    |FDSE                              |    16|
|38    |IBUF                              |    49|
|39    |OBUF                              |    73|
+------+----------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------+------------------------------------------------------------------------------------------+------+
|      |Instance                                      |Module                                                                                    |Cells |
+------+----------------------------------------------+------------------------------------------------------------------------------------------+------+
|1     |top                                           |                                                                                          |  4830|
|2     |  user_logic_inst                             |user_logic                                                                                |  4707|
|3     |    ft_wrapper_0                              |ft_wrapper                                                                                |  4526|
|4     |      fft_inst                                |int_fft_single_path                                                                       |  4160|
|5     |        xBR_IM                                |int_bitrev_order                                                                          |    19|
|6     |        xBR_RE                                |int_bitrev_order_0                                                                        |    44|
|7     |        xFFT                                  |int_fftNk                                                                                 |  3602|
|8     |          \xCALC[0].xBUTTERFLY                |int_dif2_fly                                                                              |    49|
|9     |            \xSTn.xCMPL                       |int_cmult_dsp48                                                                           |    32|
|10    |              \xGEN_TWD18.xGEN_SNGL.xMDSP_IM  |int_cmult18x25_dsp48__parameterized0                                                      |    16|
|11    |                \xDSP48E2.xDSP_M1             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M1_funnel__1  |     8|
|12    |                \xDSP48E2.xDSP_M2             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M2_funnel__1  |     8|
|13    |              \xGEN_TWD18.xGEN_SNGL.xMDSP_RE  |int_cmult18x25_dsp48                                                                      |    16|
|14    |                \xDSP48E2.xDSP_M1             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M1_funnel     |     8|
|15    |                \xDSP48E2.xDSP_M2             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M2_funnel     |     8|
|16    |            \xUNSCALED.xADD_RE                |int_addsub_dsp48                                                                          |    16|
|17    |              \xGEN_LOW.xDSP48E2.xDSP_X       |\xCALC[0].xBUTTERFLY/xUNSCALED.xADD_RE/xGEN_LOW.xDSP48E2.xDSP_X_funnel                    |     8|
|18    |              \xGEN_LOW.xDSP48E2.xDSP_Y       |\xCALC[0].xBUTTERFLY/xUNSCALED.xADD_RE/xGEN_LOW.xDSP48E2.xDSP_X_funnel__1                 |     8|
|19    |          \xCALC[0].xTWIDDLE                  |rom_twiddle_int                                                                           |   107|
|20    |          \xCALC[1].xBUTTERFLY                |int_dif2_fly__parameterized0                                                              |    49|
|21    |            \xSTn.xCMPL                       |int_cmult_dsp48__parameterized0                                                           |    32|
|22    |              \xGEN_TWD18.xGEN_SNGL.xMDSP_IM  |int_cmult18x25_dsp48__parameterized2                                                      |    16|
|23    |                \xDSP48E2.xDSP_M1             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M1_funnel__3  |     8|
|24    |                \xDSP48E2.xDSP_M2             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M2_funnel__3  |     8|
|25    |              \xGEN_TWD18.xGEN_SNGL.xMDSP_RE  |int_cmult18x25_dsp48__parameterized1                                                      |    16|
|26    |                \xDSP48E2.xDSP_M1             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M1_funnel__2  |     8|
|27    |                \xDSP48E2.xDSP_M2             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M2_funnel__2  |     8|
|28    |            \xUNSCALED.xADD_RE                |int_addsub_dsp48__parameterized0                                                          |    16|
|29    |              \xGEN_LOW.xDSP48E2.xDSP_X       |\xCALC[0].xBUTTERFLY/xUNSCALED.xADD_RE/xGEN_LOW.xDSP48E2.xDSP_X_funnel__2                 |     8|
|30    |              \xGEN_LOW.xDSP48E2.xDSP_Y       |\xCALC[0].xBUTTERFLY/xUNSCALED.xADD_RE/xGEN_LOW.xDSP48E2.xDSP_X_funnel__3                 |     8|
|31    |          \xCALC[1].xTWIDDLE                  |rom_twiddle_int__parameterized0                                                           |   163|
|32    |          \xCALC[2].xBUTTERFLY                |int_dif2_fly__parameterized1                                                              |    49|
|33    |            \xSTn.xCMPL                       |int_cmult_dsp48__parameterized1                                                           |    32|
|34    |              \xGEN_TWD18.xGEN_SNGL.xMDSP_IM  |int_cmult18x25_dsp48__parameterized4                                                      |    16|
|35    |                \xDSP48E2.xDSP_M1             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M1_funnel__5  |     8|
|36    |                \xDSP48E2.xDSP_M2             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M2_funnel__5  |     8|
|37    |              \xGEN_TWD18.xGEN_SNGL.xMDSP_RE  |int_cmult18x25_dsp48__parameterized3                                                      |    16|
|38    |                \xDSP48E2.xDSP_M1             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M1_funnel__4  |     8|
|39    |                \xDSP48E2.xDSP_M2             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M2_funnel__4  |     8|
|40    |            \xUNSCALED.xADD_RE                |int_addsub_dsp48__parameterized1                                                          |    16|
|41    |              \xGEN_LOW.xDSP48E2.xDSP_X       |\xCALC[0].xBUTTERFLY/xUNSCALED.xADD_RE/xGEN_LOW.xDSP48E2.xDSP_X_funnel__4                 |     8|
|42    |              \xGEN_LOW.xDSP48E2.xDSP_Y       |\xCALC[0].xBUTTERFLY/xUNSCALED.xADD_RE/xGEN_LOW.xDSP48E2.xDSP_X_funnel__5                 |     8|
|43    |          \xCALC[2].xTWIDDLE                  |rom_twiddle_int__parameterized1                                                           |   158|
|44    |          \xCALC[3].xBUTTERFLY                |int_dif2_fly__parameterized2                                                              |    49|
|45    |            \xSTn.xCMPL                       |int_cmult_dsp48__parameterized2                                                           |    32|
|46    |              \xGEN_TWD18.xGEN_SNGL.xMDSP_IM  |int_cmult18x25_dsp48__parameterized6                                                      |    16|
|47    |                \xDSP48E2.xDSP_M1             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M1_funnel__7  |     8|
|48    |                \xDSP48E2.xDSP_M2             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M2_funnel__7  |     8|
|49    |              \xGEN_TWD18.xGEN_SNGL.xMDSP_RE  |int_cmult18x25_dsp48__parameterized5                                                      |    16|
|50    |                \xDSP48E2.xDSP_M1             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M1_funnel__6  |     8|
|51    |                \xDSP48E2.xDSP_M2             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M2_funnel__6  |     8|
|52    |            \xUNSCALED.xADD_RE                |int_addsub_dsp48__parameterized2                                                          |    16|
|53    |              \xGEN_LOW.xDSP48E2.xDSP_X       |\xCALC[0].xBUTTERFLY/xUNSCALED.xADD_RE/xGEN_LOW.xDSP48E2.xDSP_X_funnel__6                 |     8|
|54    |              \xGEN_LOW.xDSP48E2.xDSP_Y       |\xCALC[0].xBUTTERFLY/xUNSCALED.xADD_RE/xGEN_LOW.xDSP48E2.xDSP_X_funnel__7                 |     8|
|55    |          \xCALC[3].xTWIDDLE                  |rom_twiddle_int__parameterized2                                                           |   104|
|56    |          \xCALC[4].xBUTTERFLY                |int_dif2_fly__parameterized3                                                              |    50|
|57    |            \xSTn.xCMPL                       |int_cmult_dsp48__parameterized3                                                           |    33|
|58    |              \xGEN_TWD18.xGEN_SNGL.xMDSP_IM  |int_cmult18x25_dsp48__parameterized8                                                      |    17|
|59    |                \xDSP48E2.xDSP_M1             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M1_funnel__9  |     8|
|60    |                \xDSP48E2.xDSP_M2             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M2_funnel__9  |     8|
|61    |              \xGEN_TWD18.xGEN_SNGL.xMDSP_RE  |int_cmult18x25_dsp48__parameterized7                                                      |    16|
|62    |                \xDSP48E2.xDSP_M1             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M1_funnel__8  |     8|
|63    |                \xDSP48E2.xDSP_M2             |\xCALC[0].xBUTTERFLY/xSTn.xCMPL/xGEN_TWD18.xGEN_SNGL.xMDSP_RE/xDSP48E2.xDSP_M2_funnel__8  |     8|
|64    |            \xUNSCALED.xADD_RE                |int_addsub_dsp48__parameterized3                                                          |    16|
|65    |              \xGEN_LOW.xDSP48E2.xDSP_X       |\xCALC[0].xBUTTERFLY/xUNSCALED.xADD_RE/xGEN_LOW.xDSP48E2.xDSP_X_funnel__8                 |     8|
|66    |              \xGEN_LOW.xDSP48E2.xDSP_Y       |\xCALC[0].xBUTTERFLY/xUNSCALED.xADD_RE/xGEN_LOW.xDSP48E2.xDSP_X_funnel__9                 |     8|
|67    |          \xCALC[4].xTWIDDLE                  |rom_twiddle_int__parameterized3                                                           |    23|
|68    |          \xCALC[5].xBUTTERFLY                |int_dif2_fly__parameterized4                                                              |   145|
|69    |            \xUNSCALED.xADD_RE                |int_addsub_dsp48__parameterized4                                                          |    44|
|70    |              \xGEN_LOW.xDSP48E2.xDSP_X       |\xCALC[0].xBUTTERFLY/xUNSCALED.xADD_RE/xGEN_LOW.xDSP48E2.xDSP_X_funnel__10                |     8|
|71    |              \xGEN_LOW.xDSP48E2.xDSP_Y       |\xCALC[0].xBUTTERFLY/xUNSCALED.xADD_RE/xGEN_LOW.xDSP48E2.xDSP_X_funnel__11                |     8|
|72    |          \xCALC[6].xBUTTERFLY                |int_dif2_fly__parameterized5                                                              |    32|
|73    |            \xUNSCALED.xADD_RE                |int_addsub_dsp48__parameterized5                                                          |    32|
|74    |              \xGEN_HIGH.xDSP48E2.xDSP_REX    |\xCALC[6].xBUTTERFLY/xUNSCALED.xADD_RE/xGEN_HIGH.xDSP48E2.xDSP_REX_funnel                 |     8|
|75    |              \xGEN_HIGH.xDSP48E2.xDSP_IMX    |\xCALC[6].xBUTTERFLY/xUNSCALED.xADD_RE/xGEN_HIGH.xDSP48E2.xDSP_REX_funnel__1              |     8|
|76    |              \xGEN_HIGH.xDSP48E2.xDSP_REY    |\xCALC[6].xBUTTERFLY/xUNSCALED.xADD_RE/xGEN_HIGH.xDSP48E2.xDSP_REX_funnel__2              |     8|
|77    |              \xGEN_HIGH.xDSP48E2.xDSP_IMY    |\xCALC[6].xBUTTERFLY/xUNSCALED.xADD_RE/xGEN_HIGH.xDSP48E2.xDSP_REX_funnel__3              |     8|
|78    |          \xDELAYS[0].xCONT_IN.xDELAY_LINE    |int_delay_line                                                                            |   261|
|79    |          \xDELAYS[1].xCONT_IN.xDELAY_LINE    |int_delay_line__parameterized0                                                            |   344|
|80    |          \xDELAYS[2].xCONT_IN.xDELAY_LINE    |int_delay_line__parameterized1                                                            |   347|
|81    |          \xDELAYS[3].xCONT_IN.xDELAY_LINE    |int_delay_line__parameterized2                                                            |   353|
|82    |          \xDELAYS[4].xCONT_IN.xDELAY_LINE    |int_delay_line__parameterized3                                                            |   355|
|83    |          \xDELAYS[5].xCONT_IN.xDELAY_LINE    |int_delay_line__parameterized4                                                            |   290|
|84    |        xIN_BUF                               |inbuf_half_path                                                                           |   106|
|85    |        xOUT_BUF                              |outbuf_half_path                                                                          |   215|
+------+----------------------------------------------+------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:58 . Memory (MB): peak = 2883.980 ; gain = 1283.242 ; free physical = 117 ; free virtual = 24186
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 259 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:02:14 . Memory (MB): peak = 2883.980 ; gain = 494.594 ; free physical = 158 ; free virtual = 24229
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:59 . Memory (MB): peak = 2883.988 ; gain = 1283.242 ; free physical = 154 ; free virtual = 24238
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell user_logic_inst/ft_wrapper_0/fft_inst/xBR_IM/bmem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell user_logic_inst/ft_wrapper_0/fft_inst/xBR_RE/bmem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell user_logic_inst/ft_wrapper_0/fft_inst/xFFT/xCALC[0].xTWIDDLE/xSTD.ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 114 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 49 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
343 Infos, 233 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:03:06 . Memory (MB): peak = 2905.980 ; gain = 1351.402 ; free physical = 174 ; free virtual = 24224
INFO: [Common 17-1381] The checkpoint '/media/soc/Volume/master-thesis/ft_cores/intfftk/intfftk.runs/synth_1/fourier_transform_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fourier_transform_v1_0_utilization_synth.rpt -pb fourier_transform_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2929.992 ; gain = 0.000 ; free physical = 123 ; free virtual = 24223
INFO: [Common 17-206] Exiting Vivado at Sun Mar 14 19:52:44 2021...
