// Seed: 4249951516
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    input  tri   id_2,
    output tri   id_3,
    input  tri0  id_4,
    output uwire id_5,
    input  wor   id_6,
    output wor   id_7,
    input  tri1  id_8
);
  wire id_10;
  module_0(
      id_10, id_10
  );
  always @(id_4) begin
    id_5 = 1;
  end
  assign id_3 = 1 ? 1 : id_6;
endmodule
