/ {
	reserved-memory {

		cmem_block_mem_0: cmem_block_mem@829000000 {
			reg = <0x00000008 0x22000000 0x00000000 0x1E000000>;
			no-map;
			status = "okay";
		};

		cmem_block_mem_1: cmem_block_mem@00c080000 {
			reg = <0x00000000 0x0c080000 0x00000000 0x000c0000>;
			no-map;
			status = "okay";
		};
	};

	cmem {
		compatible = "ti,cmem";
		#address-cells = <1>;
		#size-cells = <0>;

		#pool-size-cells = <2>;

		status = "okay";

		cmem_block_0: cmem_block@0 {
			reg = <0>;
			memory-region = <&cmem_block_mem_0>;
			cmem-buf-pools = <1 0x00000000 0x1E000000>;
		};

		cmem_block_1: cmem_block@1 {
			reg = <1>;
			sram = <&sram_cmem>;
		};
	};
};

&dsp_common_mpm_area {
	reg = <0x00000008 0x20000000 0x00000000 0x02000000>;
};
&mpm_mem {
	reg = <0xa0000000 0x02000000>;
};

&msm_ram {
	sram_cmem: sram-cmem@80000 {
		reg = <0x80000 0xc0000>;
	};
};
