
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/vendor/pulp_riscv_dbg/src/dm_pkg.sv Coverage: 96%</h3>
<pre style="margin:0; padding:0 ">/* Copyright 2018 ETH Zurich and University of Bologna.</pre>
<pre style="margin:0; padding:0 "> * Copyright and related rights are licensed under the Solderpad Hardware</pre>
<pre style="margin:0; padding:0 "> * License, Version 0.51 (the “License”); you may not use this file except in</pre>
<pre style="margin:0; padding:0 "> * compliance with the License.  You may obtain a copy of the License at</pre>
<pre style="margin:0; padding:0 "> * http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</pre>
<pre style="margin:0; padding:0 "> * or agreed to in writing, software, hardware and materials distributed under</pre>
<pre style="margin:0; padding:0 "> * this License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR</pre>
<pre style="margin:0; padding:0 "> * CONDITIONS OF ANY KIND, either express or implied. See the License for the</pre>
<pre style="margin:0; padding:0 "> * specific language governing permissions and limitations under the License.</pre>
<pre style="margin:0; padding:0 "> *</pre>
<pre style="margin:0; padding:0 "> * File:   dm_pkg.sv</pre>
<pre style="margin:0; padding:0 "> * Author: Florian Zaruba <zarubaf@iis.ee.ethz.ch></pre>
<pre style="margin:0; padding:0 "> * Date:   30.6.2018</pre>
<pre style="margin:0; padding:0 "> *</pre>
<pre style="margin:0; padding:0 "> * Description: Debug-module package, contains common system definitions.</pre>
<pre style="margin:0; padding:0 "> *</pre>
<pre style="margin:0; padding:0 "> */</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">package dm;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam logic [3:0] DbgVersion013 = 4'h2;</pre>
<pre style="margin:0; padding:0 ">  // size of program buffer in junks of 32-bit words</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam logic [4:0] ProgBufSize   = 5'h8;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // amount of data count registers implemented</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam logic [3:0] DataCount     = 4'h2;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // address to which a hart should jump when it was requested to halt</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam logic [63:0] HaltAddress = 64'h800;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam logic [63:0] ResumeAddress = HaltAddress + 4;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam logic [63:0] ExceptionAddress = HaltAddress + 8;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // address where data0-15 is shadowed or if shadowed in a CSR</pre>
<pre style="margin:0; padding:0 ">  // address of the first CSR used for shadowing the data</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam logic [11:0] DataAddr = 12'h380; // we are aligned with Rocket here</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // debug registers</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef enum logic [7:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    Data0        = 8'h04,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    Data1        = 8'h05,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    Data2        = 8'h06,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    Data3        = 8'h07,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    Data4        = 8'h08,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    Data5        = 8'h09,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    Data6        = 8'h0A,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    Data7        = 8'h0B,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    Data8        = 8'h0C,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    Data9        = 8'h0D,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    Data10       = 8'h0E,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    Data11       = 8'h0F,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    DMControl    = 8'h10,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    DMStatus     = 8'h11, // r/o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    Hartinfo     = 8'h12,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    HaltSum1     = 8'h13,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    HAWindowSel  = 8'h14,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    HAWindow     = 8'h15,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    AbstractCS   = 8'h16,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    Command      = 8'h17,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    AbstractAuto = 8'h18,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    DevTreeAddr0 = 8'h19,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    DevTreeAddr1 = 8'h1A,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    DevTreeAddr2 = 8'h1B,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    DevTreeAddr3 = 8'h1C,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    NextDM       = 8'h1D,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ProgBuf0     = 8'h20,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ProgBuf15    = 8'h2F,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    AuthData     = 8'h30,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    HaltSum2     = 8'h34,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    HaltSum3     = 8'h35,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    SBAddress3   = 8'h37,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    SBCS         = 8'h38,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    SBAddress0   = 8'h39,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    SBAddress1   = 8'h3A,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    SBAddress2   = 8'h3B,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    SBData0      = 8'h3C,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    SBData1      = 8'h3D,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    SBData2      = 8'h3E,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    SBData3      = 8'h3F,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    HaltSum0     = 8'h40</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  } dm_csr_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // debug causes</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam logic [2:0] CauseBreakpoint = 3'h1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam logic [2:0] CauseTrigger    = 3'h2;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam logic [2:0] CauseRequest    = 3'h3;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam logic [2:0] CauseSingleStep = 3'h4;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:23] zero1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         impebreak;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [21:20] zero0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         allhavereset;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         anyhavereset;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         allresumeack;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         anyresumeack;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         allnonexistent;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         anynonexistent;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         allunavail;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         anyunavail;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         allrunning;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         anyrunning;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         allhalted;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         anyhalted;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         authenticated;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         authbusy;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         hasresethaltreq;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         devtreevalid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [3:0]   version;</pre>
<pre id="id108" style="background-color: #FFB6C1; margin:0; padding:0 ">  } dmstatus_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         haltreq;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         resumereq;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         hartreset;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         ackhavereset;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         zero1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         hasel;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [25:16] hartsello;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [15:6]  hartselhi;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [5:4]   zero0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         setresethaltreq;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         clrresethaltreq;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         ndmreset;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         dmactive;</pre>
<pre id="id124" style="background-color: #FFB6C1; margin:0; padding:0 ">  } dmcontrol_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:24] zero1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [23:20] nscratch;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [19:17] zero0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         dataaccess;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [15:12] datasize;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [11:0]  dataaddr;</pre>
<pre id="id133" style="background-color: #FFB6C1; margin:0; padding:0 ">  } hartinfo_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef enum logic [2:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CmdErrNone, CmdErrBusy, CmdErrNotSupported,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CmdErrorException, CmdErrorHaltResume,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CmdErrorBus, CmdErrorOther = 7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  } cmderr_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:29] zero3;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [28:24] progbufsize;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [23:13] zero2;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         busy;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         zero1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    cmderr_e      cmderr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [7:4]   zero0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [3:0]   datacount;</pre>
<pre id="id150" style="background-color: #FFB6C1; margin:0; padding:0 ">  } abstractcs_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef enum logic [7:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    AccessRegister = 8'h0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    QuickAccess    = 8'h1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    AccessMemory   = 8'h2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  } cmd_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    cmd_e        cmdtype;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [23:0] control;</pre>
<pre id="id161" style="background-color: #FFB6C1; margin:0; padding:0 ">  } command_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:16] autoexecprogbuf;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [15:12] zero0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [11:0]  autoexecdata;</pre>
<pre id="id167" style="background-color: #FFB6C1; margin:0; padding:0 ">  } abstractauto_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         zero1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [22:20] aarsize;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         aarpostincrement;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         postexec;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         transfer;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         write;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [15:0]  regno;</pre>
<pre id="id177" style="background-color: #FFB6C1; margin:0; padding:0 ">  } ac_ar_cmd_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // DTM</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef enum logic [1:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    DTM_NOP   = 2'h0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    DTM_READ  = 2'h1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    DTM_WRITE = 2'h2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  } dtm_op_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:29] sbversion;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [28:23] zero0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         sbbusyerror;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         sbbusy;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         sbreadonaddr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [19:17] sbaccess;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         sbautoincrement;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         sbreadondata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [14:12] sberror;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [11:5]  sbasize;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         sbaccess128;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         sbaccess64;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         sbaccess32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         sbaccess16;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic         sbaccess8;</pre>
<pre id="id202" style="background-color: #FFB6C1; margin:0; padding:0 ">  } sbcs_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam logic[1:0] DTM_SUCCESS = 2'h0;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [6:0]  addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    dtm_op_e     op;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] data;</pre>
<pre id="id210" style="background-color: #FFB6C1; margin:0; padding:0 ">  } dmi_req_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed  {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] data;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [1:0]  resp;</pre>
<pre id="id215" style="background-color: #FFB6C1; margin:0; padding:0 ">  } dmi_resp_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // privilege levels</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef enum logic[1:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    PRIV_LVL_M = 2'b11,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    PRIV_LVL_S = 2'b01,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    PRIV_LVL_U = 2'b00</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  } priv_lvl_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // debugregs in core</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:28]     xdebugver;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [27:16]     zero2;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic             ebreakm;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic             zero1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic             ebreaks;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic             ebreaku;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic             stepie;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic             stopcount;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic             stoptime;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [8:6]       cause;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic             zero0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic             mprven;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic             nmip;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic             step;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    priv_lvl_t        prv;</pre>
<pre id="id241" style="background-color: #FFB6C1; margin:0; padding:0 ">  } dcsr_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // CSRs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef enum logic [11:0] {</pre>
<pre style="margin:0; padding:0 ">    // Floating-Point CSRs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_FFLAGS         = 12'h001,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_FRM            = 12'h002,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_FCSR           = 12'h003,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_FTRAN          = 12'h800,</pre>
<pre style="margin:0; padding:0 ">    // Supervisor Mode CSRs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_SSTATUS        = 12'h100,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_SIE            = 12'h104,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_STVEC          = 12'h105,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_SCOUNTEREN     = 12'h106,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_SSCRATCH       = 12'h140,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_SEPC           = 12'h141,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_SCAUSE         = 12'h142,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_STVAL          = 12'h143,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_SIP            = 12'h144,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_SATP           = 12'h180,</pre>
<pre style="margin:0; padding:0 ">    // Machine Mode CSRs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MSTATUS        = 12'h300,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MISA           = 12'h301,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MEDELEG        = 12'h302,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MIDELEG        = 12'h303,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MIE            = 12'h304,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MTVEC          = 12'h305,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MCOUNTEREN     = 12'h306,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MSCRATCH       = 12'h340,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MEPC           = 12'h341,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MCAUSE         = 12'h342,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MTVAL          = 12'h343,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MIP            = 12'h344,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_PMPCFG0        = 12'h3A0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_PMPADDR0       = 12'h3B0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MVENDORID      = 12'hF11,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MARCHID        = 12'hF12,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MIMPID         = 12'hF13,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MHARTID        = 12'hF14,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MCYCLE         = 12'hB00,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_MINSTRET       = 12'hB02,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_DCACHE         = 12'h701,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_ICACHE         = 12'h700,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_TSELECT        = 12'h7A0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_TDATA1         = 12'h7A1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_TDATA2         = 12'h7A2,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_TDATA3         = 12'h7A3,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_TINFO          = 12'h7A4,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // Debug CSR</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_DCSR           = 12'h7b0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_DPC            = 12'h7b1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_DSCRATCH0      = 12'h7b2, // optional</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_DSCRATCH1      = 12'h7b3, // optional</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // Counters and Timers</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_CYCLE          = 12'hC00,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_TIME           = 12'hC01,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    CSR_INSTRET        = 12'hC02</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  } csr_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Instruction Generation Helpers</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] jal (logic [4:0]  rd,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                       logic [20:0] imm);</pre>
<pre style="margin:0; padding:0 ">    // OpCode Jal</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return {imm[20], imm[10:1], imm[11], imm[19:12], rd, 7'h6f};</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] jalr (logic [4:0]  rd,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                        logic [4:0]  rs1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                        logic [11:0] offset);</pre>
<pre style="margin:0; padding:0 ">    // OpCode Jal</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return {offset[11:0], rs1, 3'b0, rd, 7'h67};</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] andi (logic [4:0]  rd,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                        logic [4:0]  rs1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                        logic [11:0] imm);</pre>
<pre style="margin:0; padding:0 ">    // OpCode andi</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return {imm[11:0], rs1, 3'h7, rd, 7'h13};</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] slli (logic [4:0] rd,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                        logic [4:0] rs1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                        logic [5:0] shamt);</pre>
<pre style="margin:0; padding:0 ">    // OpCode slli</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return {6'b0, shamt[5:0], rs1, 3'h1, rd, 7'h13};</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] srli (logic [4:0] rd,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                        logic [4:0] rs1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                        logic [5:0] shamt);</pre>
<pre style="margin:0; padding:0 ">    // OpCode srli</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return {6'b0, shamt[5:0], rs1, 3'h5, rd, 7'h13};</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] load (logic [2:0]  size,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                        logic [4:0]  dest,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                        logic [4:0]  base,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                        logic [11:0] offset);</pre>
<pre style="margin:0; padding:0 ">    // OpCode Load</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return {offset[11:0], base, size, dest, 7'h03};</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] auipc (logic [4:0]  rd,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                         logic [20:0] imm);</pre>
<pre style="margin:0; padding:0 ">    // OpCode Auipc</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return {imm[20], imm[10:1], imm[11], imm[19:12], rd, 7'h17};</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] store (logic [2:0]  size,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                         logic [4:0]  src,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                         logic [4:0]  base,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                         logic [11:0] offset);</pre>
<pre style="margin:0; padding:0 ">    // OpCode Store</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return {offset[11:5], src, base, size, offset[4:0], 7'h23};</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] float_load (logic [2:0]  size,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                              logic [4:0]  dest,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                              logic [4:0]  base,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                              logic [11:0] offset);</pre>
<pre style="margin:0; padding:0 ">    // OpCode Load</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return {offset[11:0], base, size, dest, 7'b00_001_11};</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] float_store (logic [2:0]  size,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                               logic [4:0]  src,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                               logic [4:0]  base,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                               logic [11:0] offset);</pre>
<pre style="margin:0; padding:0 ">    // OpCode Store</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return {offset[11:5], src, base, size, offset[4:0], 7'b01_001_11};</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] csrw (csr_reg_t   csr,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                        logic [4:0] rs1);</pre>
<pre style="margin:0; padding:0 ">    // CSRRW, rd, OpCode System</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return {csr, rs1, 3'h1, 5'h0, 7'h73};</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] csrr (csr_reg_t   csr,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                        logic [4:0] dest);</pre>
<pre style="margin:0; padding:0 ">    // rs1, CSRRS, rd, OpCode System</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return {csr, 5'h0, 3'h2, dest, 7'h73};</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] branch(logic [4:0]  src2,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                         logic [4:0]  src1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                         logic [2:0]  funct3,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                         logic [11:0] offset);</pre>
<pre style="margin:0; padding:0 ">    // OpCode Branch</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return {offset[11], offset[9:4], src2, src1, funct3,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        offset[3:0], offset[10], 7'b11_000_11};</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] ebreak ();</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return 32'h00100073;</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] wfi ();</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return 32'h10500073;</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] nop ();</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return 32'h00000013;</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  function automatic logic [31:0] illegal ();</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    return 32'h00000000;</pre>
<pre style="margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre id="id414" style="background-color: #FFB6C1; margin:0; padding:0 ">endpackage : dm</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
