Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Apr 16 06:02:27 2025
| Host         : DESKTOP-88C58FM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGA_To_HDMI_timing_summary_routed.rpt -pb VGA_To_HDMI_timing_summary_routed.pb -rpx VGA_To_HDMI_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_To_HDMI
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                188         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
LUTAR-1    Warning           LUT drives async reset alert               1           
TIMING-16  Warning           Large setup violation                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (188)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (537)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (188)
--------------------------
 There are 62 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: A1/pwm_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: A1/sample_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: M1/BG/clk_60fps_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: M1/WARIO/clk_60fps_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: M1/clk_60fps_reg/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: V1/VS_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: button_clock/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (537)
--------------------------------------------------
 There are 537 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.007      -10.588                     13                  879        0.115        0.000                      0                  879        3.000        0.000                       0                   759  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
C1/inst/clk_in1       {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
C1/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.007      -10.588                     13                  879        0.115        0.000                      0                  879       19.020        0.000                       0                   745  
  clk_out2_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  C1/inst/clk_in1
  To Clock:  C1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { C1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           13  Failing Endpoints,  Worst Slack       -1.007ns,  Total Violation      -10.588ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.007ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.900ns  (logic 19.045ns (46.564%)  route 21.855ns (53.436%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=1 LUT1=1 LUT2=3 LUT3=2 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.734     1.736    V1/clk_out1
    SLICE_X37Y107        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.522     2.715    M1/WARIO/Q[1]
    SLICE_X37Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     3.419 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.808     4.227    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X38Y111        LUT1 (Prop_lut1_I0_O)        0.302     4.529 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     4.529    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.062 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.281 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.473     5.754    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X37Y113        LUT3 (Prop_lut3_I2_O)        0.295     6.049 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.475     6.525    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.649 r  M1/WARIO/i__carry__1_i_3/O
                         net (fo=4, routed)           0.834     7.482    M1/WARIO/i__carry__1_i_3_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  M1/WARIO/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.606    M1/WARIO/i__carry__1_i_7_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.156 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.156    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.270    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.492 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.971    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.270 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.947    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124    10.071 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.388    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.512 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.512    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.062 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.062    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.396 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    12.088    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.391 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.391    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.941 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.941    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.163 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    14.002    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.301 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.301    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.848    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.537    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.193 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.193    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.307 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.307    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.421 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.421    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.439    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.742 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.214    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.599 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.599    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.870 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.569    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.942 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.861    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.702 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.731    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.884 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    28.058    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.385 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.385    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.058    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.297 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.289    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    31.063 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.831    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    32.137 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    32.137    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.717 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.582    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.416 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.416    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.644 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.071    35.715    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X30Y132        LUT3 (Prop_lut3_I1_O)        0.313    36.028 r  M1/WARIO/BRAM00/g1_b9__0_i_2/O
                         net (fo=126, routed)         1.390    37.418    M1/WARIO/BRAM00/g1_b9__0_i_2_n_0
    SLICE_X36Y138        LUT6 (Prop_lut6_I3_O)        0.124    37.542 r  M1/WARIO/BRAM00/g10_b5__3/O
                         net (fo=1, routed)           0.797    38.339    M1/WARIO/BRAM00/g10_b5__3_n_0
    SLICE_X36Y137        LUT6 (Prop_lut6_I1_O)        0.124    38.463 r  M1/WARIO/BRAM00/data_out[5]_i_146/O
                         net (fo=1, routed)           0.943    39.407    M1/WARIO/BRAM00/data_out[5]_i_146_n_0
    SLICE_X31Y131        LUT6 (Prop_lut6_I1_O)        0.124    39.531 r  M1/WARIO/BRAM00/data_out[5]_i_74/O
                         net (fo=1, routed)           0.000    39.531    M1/WARIO/BRAM00/data_out[5]_i_74_n_0
    SLICE_X31Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    39.743 r  M1/WARIO/BRAM00/data_out_reg[5]_i_30/O
                         net (fo=1, routed)           0.692    40.435    M1/WARIO/BRAM00/data_out_reg[5]_i_30_n_0
    SLICE_X29Y129        LUT6 (Prop_lut6_I1_O)        0.299    40.734 r  M1/WARIO/BRAM00/data_out[5]_i_10/O
                         net (fo=1, routed)           0.455    41.189    M1/WARIO/BRAM00/data_out[5]_i_10_n_0
    SLICE_X24Y129        LUT5 (Prop_lut5_I4_O)        0.124    41.313 r  M1/WARIO/BRAM00/data_out[5]_i_3/O
                         net (fo=1, routed)           1.200    42.513    M1/WARIO/BRAM00/data_out[5]_i_3_n_0
    SLICE_X7Y133         LUT5 (Prop_lut5_I2_O)        0.124    42.637 r  M1/WARIO/BRAM00/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    42.637    M1/WARIO/BRAM00/data_out[5]_i_1_n_0
    SLICE_X7Y133         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.675    41.678    M1/WARIO/BRAM00/clk_out1
    SLICE_X7Y133         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[5]/C
                         clock pessimism              0.015    41.693    
                         clock uncertainty           -0.095    41.599    
    SLICE_X7Y133         FDRE (Setup_fdre_C_D)        0.031    41.630    M1/WARIO/BRAM00/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         41.630    
                         arrival time                         -42.637    
  -------------------------------------------------------------------
                         slack                                 -1.007    

Slack (VIOLATED) :        -0.985ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.950ns  (logic 19.785ns (48.315%)  route 21.165ns (51.685%))
  Logic Levels:           49  (CARRY4=24 DSP48E1=1 LUT1=1 LUT2=3 LUT3=2 LUT5=4 LUT6=10 MUXF7=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 41.668 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.734     1.736    V1/clk_out1
    SLICE_X37Y107        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.522     2.715    M1/WARIO/Q[1]
    SLICE_X37Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     3.419 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.808     4.227    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X38Y111        LUT1 (Prop_lut1_I0_O)        0.302     4.529 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     4.529    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.062 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.281 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.473     5.754    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X37Y113        LUT3 (Prop_lut3_I2_O)        0.295     6.049 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.475     6.525    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.649 r  M1/WARIO/i__carry__1_i_3/O
                         net (fo=4, routed)           0.834     7.482    M1/WARIO/i__carry__1_i_3_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  M1/WARIO/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.606    M1/WARIO/i__carry__1_i_7_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.156 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.156    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.270    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.492 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.971    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.270 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.947    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124    10.071 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.388    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.512 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.512    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.062 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.062    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.396 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    12.088    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.391 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.391    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.941 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.941    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.163 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    14.002    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.301 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.301    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.848    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.537    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.193 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.193    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.307 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.307    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.421 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.421    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.439    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.742 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.214    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.599 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.599    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.870 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.569    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.942 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.861    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.702 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.731    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.884 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    28.058    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.385 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.385    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.058    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.297 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.289    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    31.063 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.831    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    32.137 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    32.137    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.717 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.582    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.416 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.416    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.644 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         0.990    35.634    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X24Y131        LUT3 (Prop_lut3_I1_O)        0.313    35.947 r  M1/WARIO/BRAM00/g4_b8_i_1/O
                         net (fo=118, routed)         1.451    37.398    M1/WARIO/BRAM00/g4_b8_i_1_n_0
    SLICE_X26Y141        LUT6 (Prop_lut6_I2_O)        0.124    37.522 r  M1/WARIO/BRAM00/g15_b0/O
                         net (fo=1, routed)           0.000    37.522    M1/WARIO/BRAM00/g15_b0_n_0
    SLICE_X26Y141        MUXF7 (Prop_muxf7_I1_O)      0.217    37.739 r  M1/WARIO/BRAM00/data_out_reg[0]_i_218/O
                         net (fo=1, routed)           1.358    39.097    M1/WARIO/BRAM00/data_out_reg[0]_i_218_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I0_O)        0.299    39.396 r  M1/WARIO/BRAM00/data_out[0]_i_122/O
                         net (fo=1, routed)           0.000    39.396    M1/WARIO/BRAM00/data_out[0]_i_122_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    39.613 r  M1/WARIO/BRAM00/data_out_reg[0]_i_48/O
                         net (fo=1, routed)           1.031    40.644    M1/WARIO/BRAM00/data_out_reg[0]_i_48_n_0
    SLICE_X6Y127         LUT5 (Prop_lut5_I4_O)        0.299    40.943 r  M1/WARIO/BRAM00/data_out[0]_i_18/O
                         net (fo=1, routed)           0.000    40.943    M1/WARIO/BRAM00/data_out[0]_i_18_n_0
    SLICE_X6Y127         MUXF7 (Prop_muxf7_I0_O)      0.209    41.152 r  M1/WARIO/BRAM00/data_out_reg[0]_i_7/O
                         net (fo=1, routed)           1.028    42.180    M1/WARIO/BRAM00/data_out_reg[0]_i_7_n_0
    SLICE_X6Y124         LUT6 (Prop_lut6_I5_O)        0.297    42.477 r  M1/WARIO/BRAM00/data_out[0]_i_2/O
                         net (fo=1, routed)           0.000    42.477    M1/WARIO/BRAM00/data_out[0]_i_2_n_0
    SLICE_X6Y124         MUXF7 (Prop_muxf7_I0_O)      0.209    42.686 r  M1/WARIO/BRAM00/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    42.686    M1/WARIO/BRAM00/data_out_reg[0]_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.665    41.668    M1/WARIO/BRAM00/clk_out1
    SLICE_X6Y124         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[0]/C
                         clock pessimism              0.015    41.683    
                         clock uncertainty           -0.095    41.589    
    SLICE_X6Y124         FDRE (Setup_fdre_C_D)        0.113    41.702    M1/WARIO/BRAM00/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.702    
                         arrival time                         -42.686    
  -------------------------------------------------------------------
                         slack                                 -0.985    

Slack (VIOLATED) :        -0.966ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.852ns  (logic 19.050ns (46.632%)  route 21.802ns (53.368%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=1 LUT1=1 LUT2=3 LUT3=2 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 41.671 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.734     1.736    V1/clk_out1
    SLICE_X37Y107        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.522     2.715    M1/WARIO/Q[1]
    SLICE_X37Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     3.419 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.808     4.227    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X38Y111        LUT1 (Prop_lut1_I0_O)        0.302     4.529 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     4.529    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.062 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.281 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.473     5.754    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X37Y113        LUT3 (Prop_lut3_I2_O)        0.295     6.049 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.475     6.525    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.649 r  M1/WARIO/i__carry__1_i_3/O
                         net (fo=4, routed)           0.834     7.482    M1/WARIO/i__carry__1_i_3_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  M1/WARIO/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.606    M1/WARIO/i__carry__1_i_7_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.156 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.156    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.270    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.492 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.971    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.270 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.947    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124    10.071 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.388    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.512 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.512    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.062 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.062    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.396 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    12.088    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.391 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.391    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.941 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.941    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.163 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    14.002    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.301 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.301    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.848    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.537    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.193 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.193    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.307 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.307    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.421 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.421    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.439    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.742 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.214    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.599 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.599    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.870 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.569    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.942 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.861    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.702 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.731    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.884 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    28.058    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.385 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.385    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.058    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.297 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.289    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    31.063 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.831    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    32.137 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    32.137    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.717 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.582    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.416 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.416    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.644 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         0.902    35.546    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X29Y133        LUT3 (Prop_lut3_I1_O)        0.313    35.859 r  M1/WARIO/BRAM00/g16_b2__2_i_3/O
                         net (fo=91, routed)          1.333    37.193    M1/WARIO/BRAM00/g16_b2__2_i_3_n_0
    SLICE_X37Y136        LUT6 (Prop_lut6_I4_O)        0.124    37.317 r  M1/WARIO/BRAM00/g30_b3__2/O
                         net (fo=1, routed)           0.784    38.100    M1/WARIO/BRAM00/g30_b3__2_n_0
    SLICE_X35Y136        LUT6 (Prop_lut6_I1_O)        0.124    38.224 r  M1/WARIO/BRAM00/data_out[3]_i_200/O
                         net (fo=1, routed)           1.561    39.785    M1/WARIO/BRAM00/data_out[3]_i_200_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    39.909 r  M1/WARIO/BRAM00/data_out[3]_i_87/O
                         net (fo=1, routed)           0.000    39.909    M1/WARIO/BRAM00/data_out[3]_i_87_n_0
    SLICE_X9Y127         MUXF7 (Prop_muxf7_I1_O)      0.217    40.126 r  M1/WARIO/BRAM00/data_out_reg[3]_i_29/O
                         net (fo=1, routed)           0.658    40.785    M1/WARIO/BRAM00/data_out_reg[3]_i_29_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I1_O)        0.299    41.084 r  M1/WARIO/BRAM00/data_out[3]_i_9/O
                         net (fo=1, routed)           0.436    41.519    M1/WARIO/BRAM00/data_out[3]_i_9_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I4_O)        0.124    41.643 r  M1/WARIO/BRAM00/data_out[3]_i_3/O
                         net (fo=1, routed)           0.821    42.464    M1/WARIO/BRAM00/data_out[3]_i_3_n_0
    SLICE_X7Y122         LUT5 (Prop_lut5_I2_O)        0.124    42.588 r  M1/WARIO/BRAM00/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    42.588    M1/WARIO/BRAM00/data_out[3]_i_1_n_0
    SLICE_X7Y122         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.668    41.671    M1/WARIO/BRAM00/clk_out1
    SLICE_X7Y122         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[3]/C
                         clock pessimism              0.015    41.686    
                         clock uncertainty           -0.095    41.592    
    SLICE_X7Y122         FDRE (Setup_fdre_C_D)        0.031    41.623    M1/WARIO/BRAM00/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.623    
                         arrival time                         -42.588    
  -------------------------------------------------------------------
                         slack                                 -0.966    

Slack (VIOLATED) :        -0.933ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.797ns  (logic 19.026ns (46.636%)  route 21.771ns (53.364%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=1 LUT1=1 LUT2=3 LUT3=2 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.734     1.736    V1/clk_out1
    SLICE_X37Y107        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.522     2.715    M1/WARIO/Q[1]
    SLICE_X37Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     3.419 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.808     4.227    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X38Y111        LUT1 (Prop_lut1_I0_O)        0.302     4.529 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     4.529    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.062 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.281 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.473     5.754    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X37Y113        LUT3 (Prop_lut3_I2_O)        0.295     6.049 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.475     6.525    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.649 r  M1/WARIO/i__carry__1_i_3/O
                         net (fo=4, routed)           0.834     7.482    M1/WARIO/i__carry__1_i_3_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  M1/WARIO/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.606    M1/WARIO/i__carry__1_i_7_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.156 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.156    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.270    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.492 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.971    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.270 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.947    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124    10.071 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.388    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.512 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.512    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.062 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.062    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.396 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    12.088    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.391 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.391    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.941 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.941    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.163 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    14.002    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.301 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.301    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.848    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.537    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.193 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.193    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.307 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.307    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.421 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.421    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.439    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.742 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.214    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.599 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.599    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.870 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.569    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.942 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.861    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.702 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.731    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.884 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    28.058    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.385 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.385    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.058    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.297 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.289    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    31.063 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.831    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    32.137 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    32.137    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.717 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.582    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.416 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.416    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.644 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.251    35.895    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X19Y140        LUT3 (Prop_lut3_I1_O)        0.313    36.208 f  M1/WARIO/BRAM00/data_out[6]_i_248/O
                         net (fo=102, routed)         1.525    37.733    M1/WARIO/BRAM00/data_out[6]_i_248_n_0
    SLICE_X15Y144        LUT6 (Prop_lut6_I2_O)        0.124    37.857 r  M1/WARIO/BRAM00/data_out[1]_i_216/O
                         net (fo=4, routed)           1.319    39.176    M1/WARIO/BRAM00/data_out[1]_i_216_n_0
    SLICE_X4Y137         LUT6 (Prop_lut6_I5_O)        0.124    39.300 r  M1/WARIO/BRAM00/data_out[7]_i_175/O
                         net (fo=1, routed)           0.658    39.958    M1/WARIO/BRAM00/data_out[7]_i_175_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I5_O)        0.124    40.082 r  M1/WARIO/BRAM00/data_out[7]_i_79/O
                         net (fo=1, routed)           1.029    41.111    M1/WARIO/BRAM00/data_out[7]_i_79_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I3_O)        0.124    41.235 r  M1/WARIO/BRAM00/data_out[7]_i_29/O
                         net (fo=1, routed)           0.000    41.235    M1/WARIO/BRAM00/data_out[7]_i_29_n_0
    SLICE_X8Y130         MUXF7 (Prop_muxf7_I0_O)      0.209    41.444 r  M1/WARIO/BRAM00/data_out_reg[7]_i_11/O
                         net (fo=1, routed)           0.000    41.444    M1/WARIO/BRAM00/data_out_reg[7]_i_11_n_0
    SLICE_X8Y130         MUXF8 (Prop_muxf8_I1_O)      0.088    41.532 r  M1/WARIO/BRAM00/data_out_reg[7]_i_4/O
                         net (fo=1, routed)           0.683    42.215    M1/WARIO/BRAM00/data_out_reg[7]_i_4_n_0
    SLICE_X8Y123         LUT5 (Prop_lut5_I4_O)        0.319    42.534 r  M1/WARIO/BRAM00/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    42.534    M1/WARIO/BRAM00/data_out[7]_i_1_n_0
    SLICE_X8Y123         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.600    41.603    M1/WARIO/BRAM00/clk_out1
    SLICE_X8Y123         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[7]/C
                         clock pessimism              0.015    41.618    
                         clock uncertainty           -0.095    41.524    
    SLICE_X8Y123         FDRE (Setup_fdre_C_D)        0.077    41.601    M1/WARIO/BRAM00/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         41.601    
                         arrival time                         -42.534    
  -------------------------------------------------------------------
                         slack                                 -0.933    

Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.755ns  (logic 18.921ns (46.426%)  route 21.834ns (53.574%))
  Logic Levels:           47  (CARRY4=24 DSP48E1=1 LUT1=1 LUT2=3 LUT3=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.734     1.736    V1/clk_out1
    SLICE_X37Y107        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.522     2.715    M1/WARIO/Q[1]
    SLICE_X37Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     3.419 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.808     4.227    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X38Y111        LUT1 (Prop_lut1_I0_O)        0.302     4.529 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     4.529    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.062 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.281 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.473     5.754    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X37Y113        LUT3 (Prop_lut3_I2_O)        0.295     6.049 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.475     6.525    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.649 r  M1/WARIO/i__carry__1_i_3/O
                         net (fo=4, routed)           0.834     7.482    M1/WARIO/i__carry__1_i_3_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  M1/WARIO/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.606    M1/WARIO/i__carry__1_i_7_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.156 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.156    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.270    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.492 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.971    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.270 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.947    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124    10.071 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.388    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.512 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.512    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.062 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.062    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.396 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    12.088    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.391 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.391    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.941 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.941    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.163 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    14.002    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.301 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.301    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.848    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.537    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.193 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.193    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.307 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.307    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.421 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.421    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.439    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.742 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.214    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.599 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.599    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.870 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.569    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.942 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.861    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.702 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.731    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.884 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    28.058    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.385 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.385    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.058    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.297 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.289    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    31.063 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.831    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    32.137 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    32.137    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.717 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.582    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.416 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.416    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.644 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.144    35.788    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X21Y126        LUT3 (Prop_lut3_I1_O)        0.313    36.101 f  M1/WARIO/BRAM00/data_out[11]_i_192/O
                         net (fo=108, routed)         1.446    37.547    M1/WARIO/BRAM00/data_out[11]_i_192_n_0
    SLICE_X14Y116        LUT5 (Prop_lut5_I4_O)        0.124    37.671 r  M1/WARIO/BRAM00/data_out[6]_i_117/O
                         net (fo=8, routed)           1.504    39.175    M1/WARIO/BRAM00/data_out[6]_i_117_n_0
    SLICE_X3Y119         LUT6 (Prop_lut6_I2_O)        0.124    39.299 r  M1/WARIO/BRAM00/data_out[6]_i_53/O
                         net (fo=1, routed)           0.769    40.068    M1/WARIO/BRAM00/data_out[6]_i_53_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I3_O)        0.124    40.192 r  M1/WARIO/BRAM00/data_out[6]_i_19/O
                         net (fo=1, routed)           0.000    40.192    M1/WARIO/BRAM00/data_out[6]_i_19_n_0
    SLICE_X4Y119         MUXF7 (Prop_muxf7_I0_O)      0.212    40.404 r  M1/WARIO/BRAM00/data_out_reg[6]_i_8/O
                         net (fo=1, routed)           0.589    40.993    M1/WARIO/BRAM00/data_out_reg[6]_i_8_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I5_O)        0.299    41.292 r  M1/WARIO/BRAM00/data_out[6]_i_2/O
                         net (fo=1, routed)           1.075    42.368    M1/WARIO/BRAM00/data_out[6]_i_2_n_0
    SLICE_X13Y132        LUT5 (Prop_lut5_I0_O)        0.124    42.492 r  M1/WARIO/BRAM00/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    42.492    M1/WARIO/BRAM00/data_out[6]_i_1_n_0
    SLICE_X13Y132        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.607    41.610    M1/WARIO/BRAM00/clk_out1
    SLICE_X13Y132        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[6]/C
                         clock pessimism              0.015    41.625    
                         clock uncertainty           -0.095    41.531    
    SLICE_X13Y132        FDRE (Setup_fdre_C_D)        0.031    41.562    M1/WARIO/BRAM00/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         41.562    
                         arrival time                         -42.492    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.776ns  (logic 19.138ns (46.934%)  route 21.638ns (53.066%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=1 LUT1=1 LUT2=3 LUT3=2 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 41.607 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.734     1.736    V1/clk_out1
    SLICE_X37Y107        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.522     2.715    M1/WARIO/Q[1]
    SLICE_X37Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     3.419 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.808     4.227    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X38Y111        LUT1 (Prop_lut1_I0_O)        0.302     4.529 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     4.529    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.062 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.281 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.473     5.754    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X37Y113        LUT3 (Prop_lut3_I2_O)        0.295     6.049 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.475     6.525    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.649 r  M1/WARIO/i__carry__1_i_3/O
                         net (fo=4, routed)           0.834     7.482    M1/WARIO/i__carry__1_i_3_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  M1/WARIO/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.606    M1/WARIO/i__carry__1_i_7_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.156 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.156    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.270    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.492 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.971    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.270 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.947    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124    10.071 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.388    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.512 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.512    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.062 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.062    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.396 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    12.088    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.391 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.391    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.941 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.941    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.163 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    14.002    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.301 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.301    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.848    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.537    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.193 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.193    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.307 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.307    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.421 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.421    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.439    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.742 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.214    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.599 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.599    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.870 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.569    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.942 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.861    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.702 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.731    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.884 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    28.058    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.385 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.385    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.058    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.297 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.289    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    31.063 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.831    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    32.137 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    32.137    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.717 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.582    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.416 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.416    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.644 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.200    35.844    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X29Y131        LUT3 (Prop_lut3_I1_O)        0.313    36.157 r  M1/WARIO/BRAM00/g32_b7__0_i_3/O
                         net (fo=117, routed)         1.486    37.643    M1/WARIO/BRAM00/g32_b7__0_i_3_n_0
    SLICE_X37Y137        LUT6 (Prop_lut6_I4_O)        0.124    37.767 r  M1/WARIO/BRAM00/g32_b11__1/O
                         net (fo=2, routed)           1.001    38.767    M1/WARIO/BRAM00/g32_b11__1_n_0
    SLICE_X39Y137        LUT6 (Prop_lut6_I5_O)        0.124    38.891 r  M1/WARIO/BRAM00/data_out[11]_i_154__4/O
                         net (fo=1, routed)           0.941    39.832    M1/WARIO/BRAM00/data_out[11]_i_154__4_n_0
    SLICE_X20Y137        LUT5 (Prop_lut5_I3_O)        0.124    39.956 r  M1/WARIO/BRAM00/data_out[11]_i_60__6/O
                         net (fo=2, routed)           0.851    40.808    M1/WARIO/BRAM00/data_out[11]_i_60__6_n_0
    SLICE_X16Y143        LUT5 (Prop_lut5_I0_O)        0.124    40.932 r  M1/WARIO/BRAM00/data_out[11]_i_21__7/O
                         net (fo=1, routed)           0.000    40.932    M1/WARIO/BRAM00/data_out[11]_i_21__7_n_0
    SLICE_X16Y143        MUXF7 (Prop_muxf7_I1_O)      0.217    41.149 r  M1/WARIO/BRAM00/data_out_reg[11]_i_6/O
                         net (fo=1, routed)           0.853    42.002    M1/WARIO/BRAM00/data_out_reg[11]_i_6_n_0
    SLICE_X16Y131        LUT6 (Prop_lut6_I3_O)        0.299    42.301 r  M1/WARIO/BRAM00/data_out[11]_i_2/O
                         net (fo=1, routed)           0.000    42.301    M1/WARIO/BRAM00/data_out[11]_i_2_n_0
    SLICE_X16Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    42.513 r  M1/WARIO/BRAM00/data_out_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    42.513    M1/WARIO/BRAM00/data_out_reg[11]_i_1_n_0
    SLICE_X16Y131        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.604    41.607    M1/WARIO/BRAM00/clk_out1
    SLICE_X16Y131        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[11]/C
                         clock pessimism              0.015    41.622    
                         clock uncertainty           -0.095    41.528    
    SLICE_X16Y131        FDRE (Setup_fdre_C_D)        0.064    41.592    M1/WARIO/BRAM00/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         41.592    
                         arrival time                         -42.513    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.896ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.814ns  (logic 19.543ns (47.883%)  route 21.271ns (52.117%))
  Logic Levels:           49  (CARRY4=24 DSP48E1=1 LUT1=1 LUT2=3 LUT3=2 LUT5=4 LUT6=10 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 41.670 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.734     1.736    V1/clk_out1
    SLICE_X37Y107        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.522     2.715    M1/WARIO/Q[1]
    SLICE_X37Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     3.419 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.808     4.227    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X38Y111        LUT1 (Prop_lut1_I0_O)        0.302     4.529 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     4.529    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.062 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.281 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.473     5.754    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X37Y113        LUT3 (Prop_lut3_I2_O)        0.295     6.049 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.475     6.525    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.649 r  M1/WARIO/i__carry__1_i_3/O
                         net (fo=4, routed)           0.834     7.482    M1/WARIO/i__carry__1_i_3_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  M1/WARIO/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.606    M1/WARIO/i__carry__1_i_7_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.156 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.156    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.270    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.492 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.971    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.270 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.947    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124    10.071 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.388    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.512 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.512    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.062 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.062    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.396 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    12.088    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.391 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.391    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.941 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.941    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.163 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    14.002    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.301 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.301    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.848    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.537    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.193 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.193    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.307 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.307    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.421 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.421    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.439    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.742 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.214    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.599 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.599    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.870 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.569    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.942 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.861    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.702 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.731    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.884 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    28.058    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.385 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.385    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.058    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.297 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.289    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    31.063 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.831    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    32.137 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    32.137    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.717 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.582    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.416 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.416    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.644 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         0.738    35.382    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X19Y132        LUT3 (Prop_lut3_I1_O)        0.313    35.695 r  M1/WARIO/BRAM00/data_out[1]_i_242/O
                         net (fo=170, routed)         1.508    37.204    M1/WARIO/BRAM00/sel[4]
    SLICE_X21Y142        LUT5 (Prop_lut5_I1_O)        0.124    37.328 r  M1/WARIO/BRAM00/data_out[1]_i_185/O
                         net (fo=4, routed)           1.036    38.363    M1/WARIO/BRAM00/data_out[1]_i_185_n_0
    SLICE_X18Y143        LUT6 (Prop_lut6_I3_O)        0.124    38.487 r  M1/WARIO/BRAM00/data_out[8]_i_244/O
                         net (fo=1, routed)           0.000    38.487    M1/WARIO/BRAM00/data_out[8]_i_244_n_0
    SLICE_X18Y143        MUXF7 (Prop_muxf7_I0_O)      0.238    38.725 r  M1/WARIO/BRAM00/data_out_reg[8]_i_121/O
                         net (fo=1, routed)           0.000    38.725    M1/WARIO/BRAM00/data_out_reg[8]_i_121_n_0
    SLICE_X18Y143        MUXF8 (Prop_muxf8_I0_O)      0.104    38.829 r  M1/WARIO/BRAM00/data_out_reg[8]_i_46/O
                         net (fo=1, routed)           1.374    40.203    M1/WARIO/BRAM00/data_out_reg[8]_i_46_n_0
    SLICE_X15Y131        LUT6 (Prop_lut6_I0_O)        0.316    40.519 r  M1/WARIO/BRAM00/data_out[8]_i_17/O
                         net (fo=1, routed)           0.000    40.519    M1/WARIO/BRAM00/data_out[8]_i_17_n_0
    SLICE_X15Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    40.731 r  M1/WARIO/BRAM00/data_out_reg[8]_i_6/O
                         net (fo=1, routed)           1.309    42.040    M1/WARIO/BRAM00/data_out_reg[8]_i_6_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.299    42.339 r  M1/WARIO/BRAM00/data_out[8]_i_2/O
                         net (fo=1, routed)           0.000    42.339    M1/WARIO/BRAM00/data_out[8]_i_2_n_0
    SLICE_X7Y126         MUXF7 (Prop_muxf7_I0_O)      0.212    42.551 r  M1/WARIO/BRAM00/data_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    42.551    M1/WARIO/BRAM00/data_out_reg[8]_i_1_n_0
    SLICE_X7Y126         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.667    41.670    M1/WARIO/BRAM00/clk_out1
    SLICE_X7Y126         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[8]/C
                         clock pessimism              0.015    41.685    
                         clock uncertainty           -0.095    41.591    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.064    41.655    M1/WARIO/BRAM00/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         41.655    
                         arrival time                         -42.551    
  -------------------------------------------------------------------
                         slack                                 -0.896    

Slack (VIOLATED) :        -0.879ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.727ns  (logic 19.164ns (47.055%)  route 21.563ns (52.945%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=1 LUT1=1 LUT2=3 LUT3=2 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.734     1.736    V1/clk_out1
    SLICE_X37Y107        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.522     2.715    M1/WARIO/Q[1]
    SLICE_X37Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     3.419 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.808     4.227    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X38Y111        LUT1 (Prop_lut1_I0_O)        0.302     4.529 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     4.529    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.062 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.281 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.473     5.754    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X37Y113        LUT3 (Prop_lut3_I2_O)        0.295     6.049 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.475     6.525    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.649 r  M1/WARIO/i__carry__1_i_3/O
                         net (fo=4, routed)           0.834     7.482    M1/WARIO/i__carry__1_i_3_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  M1/WARIO/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.606    M1/WARIO/i__carry__1_i_7_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.156 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.156    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.270    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.492 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.971    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.270 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.947    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124    10.071 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.388    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.512 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.512    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.062 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.062    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.396 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    12.088    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.391 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.391    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.941 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.941    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.163 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    14.002    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.301 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.301    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.848    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.537    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.193 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.193    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.307 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.307    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.421 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.421    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.439    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.742 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.214    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.599 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.599    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.870 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.569    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.942 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.861    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.702 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.731    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.884 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    28.058    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.385 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.385    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.058    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.297 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.289    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    31.063 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.831    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    32.137 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    32.137    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.717 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.582    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.416 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.416    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.644 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.200    35.844    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X29Y131        LUT3 (Prop_lut3_I1_O)        0.313    36.157 r  M1/WARIO/BRAM00/g32_b7__0_i_3/O
                         net (fo=117, routed)         1.486    37.643    M1/WARIO/BRAM00/g32_b7__0_i_3_n_0
    SLICE_X37Y137        LUT6 (Prop_lut6_I4_O)        0.124    37.767 r  M1/WARIO/BRAM00/g32_b11__1/O
                         net (fo=2, routed)           1.001    38.767    M1/WARIO/BRAM00/g32_b11__1_n_0
    SLICE_X39Y137        LUT6 (Prop_lut6_I5_O)        0.124    38.891 r  M1/WARIO/BRAM00/data_out[11]_i_154__4/O
                         net (fo=1, routed)           0.941    39.832    M1/WARIO/BRAM00/data_out[11]_i_154__4_n_0
    SLICE_X20Y137        LUT5 (Prop_lut5_I3_O)        0.124    39.956 r  M1/WARIO/BRAM00/data_out[11]_i_60__6/O
                         net (fo=2, routed)           1.044    41.001    M1/WARIO/BRAM00/data_out[11]_i_60__6_n_0
    SLICE_X17Y126        LUT5 (Prop_lut5_I0_O)        0.124    41.125 r  M1/WARIO/BRAM00/data_out[9]_i_17__0/O
                         net (fo=1, routed)           0.000    41.125    M1/WARIO/BRAM00/data_out[9]_i_17__0_n_0
    SLICE_X17Y126        MUXF7 (Prop_muxf7_I1_O)      0.217    41.342 r  M1/WARIO/BRAM00/data_out_reg[9]_i_6/O
                         net (fo=1, routed)           0.585    41.927    M1/WARIO/BRAM00/data_out_reg[9]_i_6_n_0
    SLICE_X18Y125        LUT6 (Prop_lut6_I3_O)        0.299    42.226 r  M1/WARIO/BRAM00/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000    42.226    M1/WARIO/BRAM00/data_out[9]_i_2_n_0
    SLICE_X18Y125        MUXF7 (Prop_muxf7_I0_O)      0.238    42.464 r  M1/WARIO/BRAM00/data_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    42.464    M1/WARIO/BRAM00/data_out_reg[9]_i_1_n_0
    SLICE_X18Y125        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.597    41.600    M1/WARIO/BRAM00/clk_out1
    SLICE_X18Y125        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[9]/C
                         clock pessimism              0.015    41.615    
                         clock uncertainty           -0.095    41.521    
    SLICE_X18Y125        FDRE (Setup_fdre_C_D)        0.064    41.585    M1/WARIO/BRAM00/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         41.585    
                         arrival time                         -42.464    
  -------------------------------------------------------------------
                         slack                                 -0.879    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.599ns  (logic 18.658ns (45.956%)  route 21.941ns (54.044%))
  Logic Levels:           47  (CARRY4=24 DSP48E1=1 LUT1=1 LUT2=3 LUT3=2 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 41.606 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.734     1.736    V1/clk_out1
    SLICE_X37Y107        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.522     2.715    M1/WARIO/Q[1]
    SLICE_X37Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     3.419 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.808     4.227    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X38Y111        LUT1 (Prop_lut1_I0_O)        0.302     4.529 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     4.529    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.062 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.281 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.473     5.754    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X37Y113        LUT3 (Prop_lut3_I2_O)        0.295     6.049 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.475     6.525    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.649 r  M1/WARIO/i__carry__1_i_3/O
                         net (fo=4, routed)           0.834     7.482    M1/WARIO/i__carry__1_i_3_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  M1/WARIO/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.606    M1/WARIO/i__carry__1_i_7_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.156 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.156    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.270    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.492 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.971    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.270 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.947    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124    10.071 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.388    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.512 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.512    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.062 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.062    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.396 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    12.088    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.391 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.391    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.941 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.941    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.163 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    14.002    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.301 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.301    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.848    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.537    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.193 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.193    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.307 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.307    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.421 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.421    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.439    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.742 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.214    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.599 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.599    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.870 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.569    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.942 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.861    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.702 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.731    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.884 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    28.058    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.385 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.385    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.058    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.297 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.289    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    31.063 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.831    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    32.137 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    32.137    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.717 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.582    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.416 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.416    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.644 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         0.927    35.571    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X24Y133        LUT3 (Prop_lut3_I1_O)        0.313    35.884 r  M1/WARIO/BRAM00/g4_b10__1_i_2/O
                         net (fo=120, routed)         1.703    37.587    M1/WARIO/BRAM00/g4_b10__1_i_2_n_0
    SLICE_X40Y137        LUT6 (Prop_lut6_I3_O)        0.124    37.711 r  M1/WARIO/BRAM00/g33_b11__1/O
                         net (fo=2, routed)           1.140    38.851    M1/WARIO/BRAM00/g33_b11__1_n_0
    SLICE_X29Y136        LUT6 (Prop_lut6_I3_O)        0.124    38.975 r  M1/WARIO/BRAM00/data_out[1]_i_70/O
                         net (fo=1, routed)           0.556    39.531    M1/WARIO/BRAM00/data_out[1]_i_70_n_0
    SLICE_X25Y136        LUT6 (Prop_lut6_I0_O)        0.124    39.655 r  M1/WARIO/BRAM00/data_out[1]_i_25/O
                         net (fo=1, routed)           0.736    40.392    M1/WARIO/BRAM00/data_out[1]_i_25_n_0
    SLICE_X20Y137        LUT5 (Prop_lut5_I0_O)        0.124    40.516 r  M1/WARIO/BRAM00/data_out[1]_i_9/O
                         net (fo=1, routed)           0.977    41.492    M1/WARIO/BRAM00/data_out[1]_i_9_n_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I0_O)        0.124    41.616 r  M1/WARIO/BRAM00/data_out[1]_i_4/O
                         net (fo=1, routed)           0.595    42.212    M1/WARIO/BRAM00/data_out[1]_i_4_n_0
    SLICE_X12Y128        LUT5 (Prop_lut5_I4_O)        0.124    42.336 r  M1/WARIO/BRAM00/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    42.336    M1/WARIO/BRAM00/data_out[1]_i_1_n_0
    SLICE_X12Y128        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.603    41.606    M1/WARIO/BRAM00/clk_out1
    SLICE_X12Y128        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[1]/C
                         clock pessimism              0.015    41.621    
                         clock uncertainty           -0.095    41.527    
    SLICE_X12Y128        FDRE (Setup_fdre_C_D)        0.079    41.606    M1/WARIO/BRAM00/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.606    
                         arrival time                         -42.336    
  -------------------------------------------------------------------
                         slack                                 -0.730    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.630ns  (logic 19.133ns (47.091%)  route 21.497ns (52.909%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=1 LUT1=1 LUT2=3 LUT3=2 LUT5=3 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 41.670 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.734     1.736    V1/clk_out1
    SLICE_X37Y107        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.522     2.715    M1/WARIO/Q[1]
    SLICE_X37Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     3.419 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.808     4.227    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X38Y111        LUT1 (Prop_lut1_I0_O)        0.302     4.529 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     4.529    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.062 r  M1/WARIO/i__carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     5.062    M1/WARIO/i__carry_i_8__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.281 r  M1/WARIO/i__carry__0_i_9__0/O[0]
                         net (fo=6, routed)           0.473     5.754    M1/WARIO/i__carry__0_i_9__0_n_7
    SLICE_X37Y113        LUT3 (Prop_lut3_I2_O)        0.295     6.049 r  M1/WARIO/i__carry__0_i_10/O
                         net (fo=13, routed)          0.475     6.525    M1/WARIO/i__carry__0_i_10_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.649 r  M1/WARIO/i__carry__1_i_3/O
                         net (fo=4, routed)           0.834     7.482    M1/WARIO/i__carry__1_i_3_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  M1/WARIO/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.606    M1/WARIO/i__carry__1_i_7_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.156 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.156    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.270    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.492 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.971    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.270 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.947    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124    10.071 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.388    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.512 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.512    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.062 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.062    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.396 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    12.088    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.391 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.391    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.941 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.941    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.163 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    14.002    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.301 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.301    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.848    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.537    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.193 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.193    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.307 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.307    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.421 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.421    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.439    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.742 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.214    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.599 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.599    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.870 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.569    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.942 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.861    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.702 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.731    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.884 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    28.058    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.385 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.385    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    29.058    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.297 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.289    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    31.063 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.831    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    32.137 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    32.137    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.717 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.582    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.416 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.416    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.644 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         0.902    35.546    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X29Y133        LUT3 (Prop_lut3_I1_O)        0.313    35.859 r  M1/WARIO/BRAM00/g16_b2__2_i_3/O
                         net (fo=91, routed)          1.415    37.275    M1/WARIO/BRAM00/g16_b2__2_i_3_n_0
    SLICE_X42Y135        LUT6 (Prop_lut6_I4_O)        0.124    37.399 r  M1/WARIO/BRAM00/g22_b11__3/O
                         net (fo=2, routed)           0.921    38.319    M1/WARIO/BRAM00/g22_b11__3_n_0
    SLICE_X35Y132        LUT6 (Prop_lut6_I1_O)        0.124    38.443 r  M1/WARIO/BRAM00/data_out[2]_i_108/O
                         net (fo=1, routed)           1.480    39.923    M1/WARIO/BRAM00/data_out[2]_i_108_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    40.047 r  M1/WARIO/BRAM00/data_out[2]_i_39/O
                         net (fo=1, routed)           0.000    40.047    M1/WARIO/BRAM00/data_out[2]_i_39_n_0
    SLICE_X8Y127         MUXF7 (Prop_muxf7_I1_O)      0.214    40.261 r  M1/WARIO/BRAM00/data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.495    40.755    M1/WARIO/BRAM00/data_out_reg[2]_i_13_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I1_O)        0.297    41.052 r  M1/WARIO/BRAM00/data_out[2]_i_5/O
                         net (fo=1, routed)           0.978    42.030    M1/WARIO/BRAM00/data_out[2]_i_5_n_0
    SLICE_X7Y123         LUT6 (Prop_lut6_I1_O)        0.124    42.154 r  M1/WARIO/BRAM00/data_out[2]_i_2/O
                         net (fo=1, routed)           0.000    42.154    M1/WARIO/BRAM00/data_out[2]_i_2_n_0
    SLICE_X7Y123         MUXF7 (Prop_muxf7_I0_O)      0.212    42.366 r  M1/WARIO/BRAM00/data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    42.366    M1/WARIO/BRAM00/data_out_reg[2]_i_1_n_0
    SLICE_X7Y123         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460    41.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.667    41.670    M1/WARIO/BRAM00/clk_out1
    SLICE_X7Y123         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[2]/C
                         clock pessimism              0.015    41.685    
                         clock uncertainty           -0.095    41.591    
    SLICE_X7Y123         FDRE (Setup_fdre_C_D)        0.064    41.655    M1/WARIO/BRAM00/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.655    
                         arrival time                         -42.366    
  -------------------------------------------------------------------
                         slack                                 -0.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 M1/CHAIN/drawing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/in_range_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.008%)  route 0.291ns (60.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.562     0.564    M1/CHAIN/clk_out1
    SLICE_X29Y50         FDCE                                         r  M1/CHAIN/drawing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  M1/CHAIN/drawing_reg/Q
                         net (fo=18, routed)          0.291     0.996    M1/CHAIN/drawing
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.045     1.041 r  M1/CHAIN/in_range_i_1/O
                         net (fo=1, routed)           0.000     1.041    M1/in_range0
    SLICE_X29Y45         FDCE                                         r  M1/in_range_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.833     0.835    M1/clk_out1
    SLICE_X29Y45         FDCE                                         r  M1/in_range_reg/C
                         clock pessimism              0.000     0.835    
    SLICE_X29Y45         FDCE (Hold_fdce_C_D)         0.091     0.926    M1/in_range_reg
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 M1/CHAIN/ball_y_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/by_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.112%)  route 0.302ns (61.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.561     0.563    M1/CHAIN/clk_out1
    SLICE_X37Y53         FDRE                                         r  M1/CHAIN/ball_y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  M1/CHAIN/ball_y_reg[12]/Q
                         net (fo=5, routed)           0.302     1.006    M1/CHAIN/ball_y_reg_n_0_[12]
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.051 r  M1/CHAIN/by[12]_i_1/O
                         net (fo=1, routed)           0.000     1.051    M1/CHAIN/by[12]_i_1_n_0
    SLICE_X33Y48         FDCE                                         r  M1/CHAIN/by_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.833     0.835    M1/CHAIN/clk_out1
    SLICE_X33Y48         FDCE                                         r  M1/CHAIN/by_reg[12]/C
                         clock pessimism              0.000     0.835    
    SLICE_X33Y48         FDCE (Hold_fdce_C_D)         0.091     0.926    M1/CHAIN/by_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 M1/CHAIN/ball_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/by_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.397%)  route 0.311ns (62.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.562     0.564    M1/CHAIN/clk_out1
    SLICE_X37Y51         FDRE                                         r  M1/CHAIN/ball_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  M1/CHAIN/ball_y_reg[7]/Q
                         net (fo=7, routed)           0.311     1.016    M1/CHAIN/ball_y_reg[10]_0[7]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.061 r  M1/CHAIN/by[7]_i_1/O
                         net (fo=1, routed)           0.000     1.061    M1/CHAIN/by[7]_i_1_n_0
    SLICE_X33Y47         FDCE                                         r  M1/CHAIN/by_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.833     0.835    M1/CHAIN/clk_out1
    SLICE_X33Y47         FDCE                                         r  M1/CHAIN/by_reg[7]/C
                         clock pessimism              0.000     0.835    
    SLICE_X33Y47         FDCE (Hold_fdce_C_D)         0.092     0.927    M1/CHAIN/by_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 M1/CHAIN/ball_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/by_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.185ns (32.471%)  route 0.385ns (67.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.562     0.564    M1/CHAIN/clk_out1
    SLICE_X37Y50         FDRE                                         r  M1/CHAIN/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  M1/CHAIN/ball_y_reg[2]/Q
                         net (fo=8, routed)           0.385     1.089    M1/CHAIN/ball_y_reg[10]_0[2]
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.044     1.133 r  M1/CHAIN/by[2]_i_1/O
                         net (fo=1, routed)           0.000     1.133    M1/CHAIN/by[2]_i_1_n_0
    SLICE_X34Y45         FDPE                                         r  M1/CHAIN/by_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.831     0.833    M1/CHAIN/clk_out1
    SLICE_X34Y45         FDPE                                         r  M1/CHAIN/by_reg[2]/C
                         clock pessimism              0.000     0.833    
    SLICE_X34Y45         FDPE (Hold_fdpe_C_D)         0.131     0.964    M1/CHAIN/by_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 M1/CHAIN/ball_y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/by_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.187ns (34.093%)  route 0.362ns (65.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.562     0.564    M1/CHAIN/clk_out1
    SLICE_X37Y52         FDRE                                         r  M1/CHAIN/ball_y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  M1/CHAIN/ball_y_reg[11]/Q
                         net (fo=8, routed)           0.362     1.066    M1/CHAIN/ball_y_reg_n_0_[11]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.046     1.112 r  M1/CHAIN/by[11]_i_1/O
                         net (fo=1, routed)           0.000     1.112    M1/CHAIN/by[11]_i_1_n_0
    SLICE_X33Y47         FDCE                                         r  M1/CHAIN/by_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.833     0.835    M1/CHAIN/clk_out1
    SLICE_X33Y47         FDCE                                         r  M1/CHAIN/by_reg[11]/C
                         clock pessimism              0.000     0.835    
    SLICE_X33Y47         FDCE (Hold_fdce_C_D)         0.107     0.942    M1/CHAIN/by_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 M1/CHAIN/ball_y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/by_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.184ns (33.204%)  route 0.370ns (66.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.562     0.564    M1/CHAIN/clk_out1
    SLICE_X37Y52         FDRE                                         r  M1/CHAIN/ball_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  M1/CHAIN/ball_y_reg[8]/Q
                         net (fo=7, routed)           0.370     1.075    M1/CHAIN/ball_y_reg[10]_0[8]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.043     1.118 r  M1/CHAIN/by[8]_i_1/O
                         net (fo=1, routed)           0.000     1.118    M1/CHAIN/by[8]_i_1_n_0
    SLICE_X33Y47         FDPE                                         r  M1/CHAIN/by_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.833     0.835    M1/CHAIN/clk_out1
    SLICE_X33Y47         FDPE                                         r  M1/CHAIN/by_reg[8]/C
                         clock pessimism              0.000     0.835    
    SLICE_X33Y47         FDPE (Hold_fdpe_C_D)         0.107     0.942    M1/CHAIN/by_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 H1/inst/encr/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H1/inst/encr/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.583     0.585    H1/inst/encr/pix_clk
    SLICE_X3Y26          FDRE                                         r  H1/inst/encr/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  H1/inst/encr/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.095     0.821    H1/inst/encr/q_m_reg_reg_n_0_[7]
    SLICE_X1Y25          LUT4 (Prop_lut4_I2_O)        0.045     0.866 r  H1/inst/encr/dout[7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.866    H1/inst/encr/dout[7]_i_1__1_n_0
    SLICE_X1Y25          FDCE                                         r  H1/inst/encr/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.850     0.852    H1/inst/encr/pix_clk
    SLICE_X1Y25          FDCE                                         r  H1/inst/encr/dout_reg[7]/C
                         clock pessimism             -0.255     0.597    
    SLICE_X1Y25          FDCE (Hold_fdce_C_D)         0.092     0.689    H1/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 M1/CHAIN/ball_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/by_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.762%)  route 0.382ns (67.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.562     0.564    M1/CHAIN/clk_out1
    SLICE_X37Y50         FDRE                                         r  M1/CHAIN/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  M1/CHAIN/ball_y_reg[1]/Q
                         net (fo=5, routed)           0.382     1.086    M1/CHAIN/ball_y_reg[10]_0[1]
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.131 r  M1/CHAIN/by[1]_i_1/O
                         net (fo=1, routed)           0.000     1.131    M1/CHAIN/by[1]_i_1_n_0
    SLICE_X34Y45         FDCE                                         r  M1/CHAIN/by_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.831     0.833    M1/CHAIN/clk_out1
    SLICE_X34Y45         FDCE                                         r  M1/CHAIN/by_reg[1]/C
                         clock pessimism              0.000     0.833    
    SLICE_X34Y45         FDCE (Hold_fdce_C_D)         0.121     0.954    M1/CHAIN/by_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 H1/inst/encr/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H1/inst/encr/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.583     0.585    H1/inst/encr/pix_clk
    SLICE_X1Y26          FDRE                                         r  H1/inst/encr/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  H1/inst/encr/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.097     0.822    H1/inst/encr/q_m_reg_reg_n_0_[1]
    SLICE_X0Y26          LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  H1/inst/encr/dout[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.867    H1/inst/encr/dout[1]_i_1__1_n_0
    SLICE_X0Y26          FDCE                                         r  H1/inst/encr/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.851     0.853    H1/inst/encr/pix_clk
    SLICE_X0Y26          FDCE                                         r  H1/inst/encr/dout_reg[1]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.091     0.689    H1/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 M1/CHAIN/ball_y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/by_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.192ns (34.370%)  route 0.367ns (65.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.562     0.564    M1/CHAIN/clk_out1
    SLICE_X37Y52         FDRE                                         r  M1/CHAIN/ball_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  M1/CHAIN/ball_y_reg[9]/Q
                         net (fo=7, routed)           0.367     1.071    M1/CHAIN/ball_y_reg[10]_0[9]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.051     1.122 r  M1/CHAIN/by[9]_i_1/O
                         net (fo=1, routed)           0.000     1.122    M1/CHAIN/by[9]_i_1_n_0
    SLICE_X33Y47         FDCE                                         r  M1/CHAIN/by_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.833     0.835    M1/CHAIN/clk_out1
    SLICE_X33Y47         FDCE                                         r  M1/CHAIN/by_reg[9]/C
                         clock pessimism              0.000     0.835    
    SLICE_X33Y47         FDCE (Hold_fdce_C_D)         0.107     0.942    M1/CHAIN/by_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { C1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y9      G1/CHAR_LOOP[0].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y9      G1/CHAR_LOOP[0].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y11     G1/CHAR_LOOP[10].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y11     G1/CHAR_LOOP[10].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y4      G1/CHAR_LOOP[11].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y4      G1/CHAR_LOOP[11].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y0      G1/CHAR_LOOP[12].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y0      G1/CHAR_LOOP[12].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y10     G1/CHAR_LOOP[13].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y10     G1/CHAR_LOOP[13].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y26      H1/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y26      H1/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y24      H1/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y24      H1/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y45     H1/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y45     H1/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y45     H1/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y45     H1/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y45     H1/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y45     H1/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y26      H1/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y26      H1/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y24      H1/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y24      H1/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y45     H1/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y45     H1/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y45     H1/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y45     H1/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y45     H1/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y45     H1/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { C1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    C1/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y16     H1/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y15     H1/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     H1/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     H1/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     H1/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     H1/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y26     H1/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y25     H1/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { C1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    C1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  C1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           528 Endpoints
Min Delay           528 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            audio_right
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.214ns  (logic 4.675ns (38.275%)  route 7.539ns (61.725%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE                         0.000     0.000 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/Q
                         net (fo=2, routed)           1.172     1.690    A1/douta[0]
    SLICE_X0Y138         LUT4 (Prop_lut4_I2_O)        0.124     1.814 r  A1/audio_left0_carry_i_8/O
                         net (fo=1, routed)           0.000     1.814    A1/audio_left0_carry_i_8_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.346 r  A1/audio_left0_carry/CO[3]
                         net (fo=2, routed)           6.368     8.713    audio_right_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.501    12.214 r  audio_right_OBUF_inst/O
                         net (fo=0)                   0.000    12.214    audio_right
    N14                                                               r  audio_right (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            audio_left
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.934ns  (logic 4.675ns (39.178%)  route 7.258ns (60.822%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE                         0.000     0.000 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  A1/audio_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/Q
                         net (fo=2, routed)           1.172     1.690    A1/douta[0]
    SLICE_X0Y138         LUT4 (Prop_lut4_I2_O)        0.124     1.814 r  A1/audio_left0_carry_i_8/O
                         net (fo=1, routed)           0.000     1.814    A1/audio_left0_carry_i_8_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.346 r  A1/audio_left0_carry/CO[3]
                         net (fo=2, routed)           6.087     8.432    audio_right_OBUF
    N13                  OBUF (Prop_obuf_I_O)         3.501    11.934 r  audio_left_OBUF_inst/O
                         net (fo=0)                   0.000    11.934    audio_left
    N13                                                               r  audio_left (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            A1/sample_counter_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.366ns  (logic 1.456ns (14.051%)  route 8.909ns (85.949%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=300, routed)         8.909    10.366    A1/reset_IBUF
    SLICE_X3Y148         FDCE                                         f  A1/sample_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            A1/sample_counter_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.366ns  (logic 1.456ns (14.051%)  route 8.909ns (85.949%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=300, routed)         8.909    10.366    A1/reset_IBUF
    SLICE_X3Y148         FDCE                                         f  A1/sample_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            A1/sample_counter_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.366ns  (logic 1.456ns (14.051%)  route 8.909ns (85.949%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=300, routed)         8.909    10.366    A1/reset_IBUF
    SLICE_X3Y148         FDCE                                         f  A1/sample_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            A1/sample_counter_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.366ns  (logic 1.456ns (14.051%)  route 8.909ns (85.949%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=300, routed)         8.909    10.366    A1/reset_IBUF
    SLICE_X3Y148         FDCE                                         f  A1/sample_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            A1/sample_counter_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.230ns  (logic 1.456ns (14.237%)  route 8.774ns (85.763%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=300, routed)         8.774    10.230    A1/reset_IBUF
    SLICE_X1Y147         FDCE                                         f  A1/sample_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            A1/sample_counter_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.227ns  (logic 1.456ns (14.241%)  route 8.771ns (85.759%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=300, routed)         8.771    10.227    A1/reset_IBUF
    SLICE_X3Y147         FDCE                                         f  A1/sample_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            A1/sample_counter_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.227ns  (logic 1.456ns (14.241%)  route 8.771ns (85.759%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=300, routed)         8.771    10.227    A1/reset_IBUF
    SLICE_X3Y147         FDCE                                         f  A1/sample_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            A1/sample_counter_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.227ns  (logic 1.456ns (14.241%)  route 8.771ns (85.759%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=300, routed)         8.771    10.227    A1/reset_IBUF
    SLICE_X3Y147         FDCE                                         f  A1/sample_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/CHAIN/last_hit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/CHAIN/swing_val_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE                         0.000     0.000 r  M1/CHAIN/last_hit_counter_reg[0]/C
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  M1/CHAIN/last_hit_counter_reg[0]/Q
                         net (fo=7, routed)           0.098     0.239    M1/CHAIN/last_hit_counter[0]
    SLICE_X45Y68         LUT3 (Prop_lut3_I0_O)        0.045     0.284 r  M1/CHAIN/swing_val[4]_i_1/O
                         net (fo=1, routed)           0.000     0.284    M1/CHAIN/swing_val[4]
    SLICE_X45Y68         FDCE                                         r  M1/CHAIN/swing_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/CHAIN/last_hit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/CHAIN/swing_val_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE                         0.000     0.000 r  M1/CHAIN/last_hit_counter_reg[0]/C
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/CHAIN/last_hit_counter_reg[0]/Q
                         net (fo=7, routed)           0.098     0.239    M1/CHAIN/last_hit_counter[0]
    SLICE_X45Y68         LUT3 (Prop_lut3_I2_O)        0.048     0.287 r  M1/CHAIN/swing_val[9]_i_1/O
                         net (fo=1, routed)           0.000     0.287    M1/CHAIN/swing_val[9]
    SLICE_X45Y68         FDCE                                         r  M1/CHAIN/swing_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/pwm_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/pwm_div_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE                         0.000     0.000 r  A1/pwm_div_counter_reg[1]/C
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  A1/pwm_div_counter_reg[1]/Q
                         net (fo=3, routed)           0.075     0.203    A1/pwm_div_counter[1]
    SLICE_X0Y146         LUT2 (Prop_lut2_I0_O)        0.099     0.302 r  A1/pwm_div_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.302    A1/pwm_div_counter[0]_i_1_n_0
    SLICE_X0Y146         FDCE                                         r  A1/pwm_div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/sample_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/sample_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.927%)  route 0.130ns (41.073%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDCE                         0.000     0.000 r  A1/sample_counter_reg[12]/C
    SLICE_X3Y148         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  A1/sample_counter_reg[12]/Q
                         net (fo=14, routed)          0.130     0.271    A1/sample_counter[12]
    SLICE_X1Y147         LUT6 (Prop_lut6_I4_O)        0.045     0.316 r  A1/sample_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.316    A1/sample_counter_0[5]
    SLICE_X1Y147         FDCE                                         r  A1/sample_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/super_move_delay_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/super_move_delay_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDCE                         0.000     0.000 r  M1/super_move_delay_reg[0]/C
    SLICE_X47Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/super_move_delay_reg[0]/Q
                         net (fo=6, routed)           0.137     0.278    M1/super_move_delay_reg_n_0_[0]
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.323 r  M1/super_move_delay[2]_i_1/O
                         net (fo=1, routed)           0.000     0.323    M1/super_move_delay[2]
    SLICE_X46Y65         FDCE                                         r  M1/super_move_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/CHAIN/flashing_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M1/CHAIN/flashing_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE                         0.000     0.000 r  M1/CHAIN/flashing_counter_reg[1]/C
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  M1/CHAIN/flashing_counter_reg[1]/Q
                         net (fo=6, routed)           0.088     0.236    M1/CHAIN/flashing_counter[1]
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.098     0.334 r  M1/CHAIN/flashing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    M1/CHAIN/flashing_counter[2]_i_1_n_0
    SLICE_X30Y64         FDRE                                         r  M1/CHAIN/flashing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/WARIO/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/frame_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.226ns (66.546%)  route 0.114ns (33.454%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE                         0.000     0.000 r  M1/WARIO/frame_counter_reg[4]/C
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  M1/WARIO/frame_counter_reg[4]/Q
                         net (fo=5, routed)           0.114     0.242    M1/WARIO/frame_counter_reg_n_0_[4]
    SLICE_X39Y66         LUT5 (Prop_lut5_I1_O)        0.098     0.340 r  M1/WARIO/frame_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.340    M1/WARIO/frame_counter[0]_i_1__0_n_0
    SLICE_X39Y66         FDCE                                         r  M1/WARIO/frame_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/WARIO/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/frame_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.229ns (66.839%)  route 0.114ns (33.161%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE                         0.000     0.000 r  M1/WARIO/frame_counter_reg[4]/C
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  M1/WARIO/frame_counter_reg[4]/Q
                         net (fo=5, routed)           0.114     0.242    M1/WARIO/frame_counter_reg_n_0_[4]
    SLICE_X39Y66         LUT5 (Prop_lut5_I3_O)        0.101     0.343 r  M1/WARIO/frame_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.343    M1/WARIO/frame_counter[1]_i_1__0_n_0
    SLICE_X39Y66         FDCE                                         r  M1/WARIO/frame_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_clock/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            button_clock/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDCE                         0.000     0.000 r  button_clock/count_reg[0]/C
    SLICE_X41Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  button_clock/count_reg[0]/Q
                         net (fo=3, routed)           0.079     0.220    button_clock/count_reg[0]
    SLICE_X41Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  button_clock/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    button_clock/count_reg[0]_i_1_n_6
    SLICE_X41Y64         FDCE                                         r  button_clock/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/WARIO/frame_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/frame_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.010%)  route 0.158ns (45.990%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE                         0.000     0.000 r  M1/WARIO/frame_counter_reg[0]/C
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/WARIO/frame_counter_reg[0]/Q
                         net (fo=6, routed)           0.158     0.299    M1/WARIO/frame_counter_reg_n_0_[0]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.045     0.344 r  M1/WARIO/frame_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.344    M1/WARIO/frame_counter[3]_i_1__0_n_0
    SLICE_X39Y66         FDCE                                         r  M1/WARIO/frame_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/hit_counter_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.874ns  (logic 1.216ns (20.700%)  route 4.658ns (79.300%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.547     1.549    M1/clk_out1
    SLICE_X47Y66         FDCE                                         r  M1/hit_counter_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419     1.968 r  M1/hit_counter_signal_reg[2]/Q
                         net (fo=8, routed)           1.008     2.976    M1/CHAIN/hit_counter[2]
    SLICE_X46Y67         LUT6 (Prop_lut6_I3_O)        0.297     3.273 r  M1/CHAIN/last_hit_counter[2]_i_2/O
                         net (fo=3, routed)           1.278     4.551    M1/CHAIN/last_hit_counter[2]_i_2_n_0
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.152     4.703 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          0.997     5.700    M1/CHAIN/swing_counter
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348     6.048 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.375     7.423    M1/CHAIN/swing_counter0
    SLICE_X40Y72         FDCE                                         r  M1/CHAIN/swing_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/hit_counter_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.874ns  (logic 1.216ns (20.700%)  route 4.658ns (79.300%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.547     1.549    M1/clk_out1
    SLICE_X47Y66         FDCE                                         r  M1/hit_counter_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419     1.968 r  M1/hit_counter_signal_reg[2]/Q
                         net (fo=8, routed)           1.008     2.976    M1/CHAIN/hit_counter[2]
    SLICE_X46Y67         LUT6 (Prop_lut6_I3_O)        0.297     3.273 r  M1/CHAIN/last_hit_counter[2]_i_2/O
                         net (fo=3, routed)           1.278     4.551    M1/CHAIN/last_hit_counter[2]_i_2_n_0
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.152     4.703 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          0.997     5.700    M1/CHAIN/swing_counter
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348     6.048 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.375     7.423    M1/CHAIN/swing_counter0
    SLICE_X40Y72         FDCE                                         r  M1/CHAIN/swing_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/hit_counter_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.835ns  (logic 1.216ns (20.839%)  route 4.619ns (79.161%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.547     1.549    M1/clk_out1
    SLICE_X47Y66         FDCE                                         r  M1/hit_counter_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419     1.968 r  M1/hit_counter_signal_reg[2]/Q
                         net (fo=8, routed)           1.008     2.976    M1/CHAIN/hit_counter[2]
    SLICE_X46Y67         LUT6 (Prop_lut6_I3_O)        0.297     3.273 r  M1/CHAIN/last_hit_counter[2]_i_2/O
                         net (fo=3, routed)           1.278     4.551    M1/CHAIN/last_hit_counter[2]_i_2_n_0
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.152     4.703 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          0.997     5.700    M1/CHAIN/swing_counter
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348     6.048 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.336     7.384    M1/CHAIN/swing_counter0
    SLICE_X45Y72         FDCE                                         r  M1/CHAIN/swing_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/hit_counter_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.835ns  (logic 1.216ns (20.839%)  route 4.619ns (79.161%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.547     1.549    M1/clk_out1
    SLICE_X47Y66         FDCE                                         r  M1/hit_counter_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419     1.968 r  M1/hit_counter_signal_reg[2]/Q
                         net (fo=8, routed)           1.008     2.976    M1/CHAIN/hit_counter[2]
    SLICE_X46Y67         LUT6 (Prop_lut6_I3_O)        0.297     3.273 r  M1/CHAIN/last_hit_counter[2]_i_2/O
                         net (fo=3, routed)           1.278     4.551    M1/CHAIN/last_hit_counter[2]_i_2_n_0
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.152     4.703 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          0.997     5.700    M1/CHAIN/swing_counter
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348     6.048 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.336     7.384    M1/CHAIN/swing_counter0
    SLICE_X45Y72         FDCE                                         r  M1/CHAIN/swing_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/hit_counter_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.835ns  (logic 1.216ns (20.839%)  route 4.619ns (79.161%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.547     1.549    M1/clk_out1
    SLICE_X47Y66         FDCE                                         r  M1/hit_counter_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419     1.968 r  M1/hit_counter_signal_reg[2]/Q
                         net (fo=8, routed)           1.008     2.976    M1/CHAIN/hit_counter[2]
    SLICE_X46Y67         LUT6 (Prop_lut6_I3_O)        0.297     3.273 r  M1/CHAIN/last_hit_counter[2]_i_2/O
                         net (fo=3, routed)           1.278     4.551    M1/CHAIN/last_hit_counter[2]_i_2_n_0
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.152     4.703 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          0.997     5.700    M1/CHAIN/swing_counter
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348     6.048 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.336     7.384    M1/CHAIN/swing_counter0
    SLICE_X45Y72         FDCE                                         r  M1/CHAIN/swing_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/hit_counter_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.835ns  (logic 1.216ns (20.839%)  route 4.619ns (79.161%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.547     1.549    M1/clk_out1
    SLICE_X47Y66         FDCE                                         r  M1/hit_counter_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419     1.968 r  M1/hit_counter_signal_reg[2]/Q
                         net (fo=8, routed)           1.008     2.976    M1/CHAIN/hit_counter[2]
    SLICE_X46Y67         LUT6 (Prop_lut6_I3_O)        0.297     3.273 r  M1/CHAIN/last_hit_counter[2]_i_2/O
                         net (fo=3, routed)           1.278     4.551    M1/CHAIN/last_hit_counter[2]_i_2_n_0
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.152     4.703 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          0.997     5.700    M1/CHAIN/swing_counter
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348     6.048 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.336     7.384    M1/CHAIN/swing_counter0
    SLICE_X45Y72         FDCE                                         r  M1/CHAIN/swing_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/hit_counter_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 1.216ns (21.363%)  route 4.476ns (78.637%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.547     1.549    M1/clk_out1
    SLICE_X47Y66         FDCE                                         r  M1/hit_counter_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419     1.968 r  M1/hit_counter_signal_reg[2]/Q
                         net (fo=8, routed)           1.008     2.976    M1/CHAIN/hit_counter[2]
    SLICE_X46Y67         LUT6 (Prop_lut6_I3_O)        0.297     3.273 r  M1/CHAIN/last_hit_counter[2]_i_2/O
                         net (fo=3, routed)           1.278     4.551    M1/CHAIN/last_hit_counter[2]_i_2_n_0
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.152     4.703 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          0.997     5.700    M1/CHAIN/swing_counter
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348     6.048 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.192     7.241    M1/CHAIN/swing_counter0
    SLICE_X41Y72         FDCE                                         r  M1/CHAIN/swing_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/hit_counter_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 1.216ns (21.363%)  route 4.476ns (78.637%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.547     1.549    M1/clk_out1
    SLICE_X47Y66         FDCE                                         r  M1/hit_counter_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419     1.968 r  M1/hit_counter_signal_reg[2]/Q
                         net (fo=8, routed)           1.008     2.976    M1/CHAIN/hit_counter[2]
    SLICE_X46Y67         LUT6 (Prop_lut6_I3_O)        0.297     3.273 r  M1/CHAIN/last_hit_counter[2]_i_2/O
                         net (fo=3, routed)           1.278     4.551    M1/CHAIN/last_hit_counter[2]_i_2_n_0
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.152     4.703 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          0.997     5.700    M1/CHAIN/swing_counter
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348     6.048 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.192     7.241    M1/CHAIN/swing_counter0
    SLICE_X41Y72         FDCE                                         r  M1/CHAIN/swing_counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/hit_counter_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 1.216ns (21.363%)  route 4.476ns (78.637%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.547     1.549    M1/clk_out1
    SLICE_X47Y66         FDCE                                         r  M1/hit_counter_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419     1.968 r  M1/hit_counter_signal_reg[2]/Q
                         net (fo=8, routed)           1.008     2.976    M1/CHAIN/hit_counter[2]
    SLICE_X46Y67         LUT6 (Prop_lut6_I3_O)        0.297     3.273 r  M1/CHAIN/last_hit_counter[2]_i_2/O
                         net (fo=3, routed)           1.278     4.551    M1/CHAIN/last_hit_counter[2]_i_2_n_0
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.152     4.703 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          0.997     5.700    M1/CHAIN/swing_counter
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348     6.048 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.192     7.241    M1/CHAIN/swing_counter0
    SLICE_X41Y72         FDCE                                         r  M1/CHAIN/swing_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/hit_counter_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 1.216ns (21.363%)  route 4.476ns (78.637%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.547     1.549    M1/clk_out1
    SLICE_X47Y66         FDCE                                         r  M1/hit_counter_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419     1.968 r  M1/hit_counter_signal_reg[2]/Q
                         net (fo=8, routed)           1.008     2.976    M1/CHAIN/hit_counter[2]
    SLICE_X46Y67         LUT6 (Prop_lut6_I3_O)        0.297     3.273 r  M1/CHAIN/last_hit_counter[2]_i_2/O
                         net (fo=3, routed)           1.278     4.551    M1/CHAIN/last_hit_counter[2]_i_2_n_0
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.152     4.703 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          0.997     5.700    M1/CHAIN/swing_counter
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348     6.048 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.192     7.241    M1/CHAIN/swing_counter0
    SLICE_X41Y72         FDCE                                         r  M1/CHAIN/swing_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/hit_counter_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/last_hit_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.894%)  route 0.147ns (51.106%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.557     0.559    M1/clk_out1
    SLICE_X47Y66         FDCE                                         r  M1/hit_counter_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  M1/hit_counter_signal_reg[1]/Q
                         net (fo=9, routed)           0.147     0.847    M1/CHAIN/hit_counter[1]
    SLICE_X46Y67         FDCE                                         r  M1/CHAIN/last_hit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/hit_counter_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/last_hit_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.128ns (36.538%)  route 0.222ns (63.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.557     0.559    M1/clk_out1
    SLICE_X47Y66         FDCE                                         r  M1/hit_counter_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.128     0.687 r  M1/hit_counter_signal_reg[2]/Q
                         net (fo=8, routed)           0.222     0.909    M1/CHAIN/hit_counter[2]
    SLICE_X46Y67         FDCE                                         r  M1/CHAIN/last_hit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/super_move_delay_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.209ns (53.848%)  route 0.179ns (46.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.558     0.560    M1/clk_out1
    SLICE_X46Y64         FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          0.179     0.903    M1/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X47Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.948 r  M1/super_move_delay[0]_i_1/O
                         net (fo=1, routed)           0.000     0.948    M1/super_move_delay[0]
    SLICE_X47Y65         FDCE                                         r  M1/super_move_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/hit_counter_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/last_hit_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.141ns (32.167%)  route 0.297ns (67.833%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.555     0.557    M1/clk_out1
    SLICE_X47Y68         FDCE                                         r  M1/hit_counter_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  M1/hit_counter_signal_reg[0]/Q
                         net (fo=10, routed)          0.297     0.995    M1/CHAIN/hit_counter[0]
    SLICE_X44Y68         FDCE                                         r  M1/CHAIN/last_hit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/super_move_delay_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.209ns (46.132%)  route 0.244ns (53.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.558     0.560    M1/clk_out1
    SLICE_X46Y64         FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          0.244     0.968    M1/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.013 r  M1/super_move_delay_flag_i_1/O
                         net (fo=1, routed)           0.000     1.013    M1/super_move_delay_flag
    SLICE_X46Y65         FDCE                                         r  M1/super_move_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/super_move_delay_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.209ns (45.929%)  route 0.246ns (54.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.558     0.560    M1/clk_out1
    SLICE_X46Y64         FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          0.246     0.970    M1/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X46Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.015 r  M1/super_move_delay[4]_i_1/O
                         net (fo=1, routed)           0.000     1.015    M1/super_move_delay[4]
    SLICE_X46Y65         FDCE                                         r  M1/super_move_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/hit_counter_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/current_sprite_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.186ns (39.319%)  route 0.287ns (60.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.555     0.557    M1/clk_out1
    SLICE_X47Y68         FDCE                                         r  M1/hit_counter_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.698 f  M1/hit_counter_signal_reg[0]/Q
                         net (fo=10, routed)          0.287     0.985    M1/WARIO/hit_counter[0]
    SLICE_X38Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.030 r  M1/WARIO/current_sprite[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.030    M1/WARIO/current_sprite[2]
    SLICE_X38Y68         FDCE                                         r  M1/WARIO/current_sprite_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/super_move_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.231ns (48.900%)  route 0.241ns (51.100%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.557     0.559    M1/clk_out1
    SLICE_X39Y65         FDCE                                         r  M1/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  M1/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.110     0.810    M1/CHAIN/current_sprite_reg[1]_0[3]
    SLICE_X38Y65         LUT3 (Prop_lut3_I1_O)        0.045     0.855 r  M1/CHAIN/by[15]_i_3/O
                         net (fo=17, routed)          0.131     0.986    M1/WARIO/current_state_reg[1]
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.045     1.031 r  M1/WARIO/super_move_flag_i_1/O
                         net (fo=1, routed)           0.000     1.031    M1/WARIO/super_move_flag_i_1_n_0
    SLICE_X38Y65         FDCE                                         r  M1/WARIO/super_move_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/hit_counter_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/current_sprite_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.186ns (39.153%)  route 0.289ns (60.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.555     0.557    M1/clk_out1
    SLICE_X47Y68         FDCE                                         r  M1/hit_counter_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.141     0.698 f  M1/hit_counter_signal_reg[0]/Q
                         net (fo=10, routed)          0.289     0.987    M1/WARIO/hit_counter[0]
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.032 r  M1/WARIO/current_sprite[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.032    M1/WARIO/current_sprite[1]
    SLICE_X38Y68         FDCE                                         r  M1/WARIO/current_sprite_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/sprite_y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.209ns (41.270%)  route 0.297ns (58.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.558     0.560    M1/clk_out1
    SLICE_X46Y64         FDCE                                         r  M1/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  M1/FSM_onehot_current_state_reg[6]/Q
                         net (fo=14, routed)          0.297     1.021    M1/WARIO/sprite_y_reg[8]_1[5]
    SLICE_X39Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.066 r  M1/WARIO/sprite_y[7]_i_1/O
                         net (fo=1, routed)           0.000     1.066    M1/WARIO/sprite_y[7]_i_1_n_0
    SLICE_X39Y64         FDCE                                         r  M1/WARIO/sprite_y_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 H1/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.667    H1/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  H1/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.139 r  H1/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.140    H1/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     3.978 r  H1/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     3.978    HDMI_tx_n[1]
    R17                                                               r  HDMI_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.667    H1/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  H1/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.139 r  H1/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.140    H1/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     3.977 r  H1/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     3.977    HDMI_tx_p[1]
    R16                                                               r  HDMI_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.295ns  (logic 2.294ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.673     1.675    H1/inst/serial_b/pix_clkx5
    OLOGIC_X0Y16         OSERDESE2                                    r  H1/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.147 r  H1/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.148    H1/inst/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_OB)    1.822     3.970 r  H1/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     3.970    HDMI_tx_n[0]
    T15                                                               r  HDMI_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.294ns  (logic 2.293ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.673     1.675    H1/inst/serial_b/pix_clkx5
    OLOGIC_X0Y16         OSERDESE2                                    r  H1/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.147 r  H1/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.148    H1/inst/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_O)     1.821     3.969 r  H1/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     3.969    HDMI_tx_p[0]
    R15                                                               r  HDMI_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.665    H1/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  H1/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  H1/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    H1/inst/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     3.964 r  H1/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     3.964    HDMI_clk_n
    T14                                                               r  HDMI_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.665    H1/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  H1/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  H1/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    H1/inst/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     3.963 r  H1/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     3.963    HDMI_clk_p
    R14                                                               r  HDMI_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 2.296ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.665    H1/inst/serial_r/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  H1/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  H1/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    H1/inst/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_OB)    1.824     3.962 r  H1/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     3.962    HDMI_tx_n[2]
    P16                                                               r  HDMI_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.296ns  (logic 2.295ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     1.577    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.665    H1/inst/serial_r/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  H1/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  H1/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    H1/inst/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_O)     1.823     3.961 r  H1/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     3.961    HDMI_tx_p[2]
    N15                                                               r  HDMI_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 H1/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.950ns  (logic 0.949ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.582    H1/inst/serial_r/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  H1/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  H1/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    H1/inst/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_O)     0.772     1.532 r  H1/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.532    HDMI_tx_p[2]
    N15                                                               r  HDMI_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.950ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.582    H1/inst/serial_r/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  H1/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  H1/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    H1/inst/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_OB)    0.773     1.533 r  H1/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.533    HDMI_tx_n[2]
    P16                                                               r  HDMI_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.582    H1/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  H1/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  H1/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    H1/inst/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     1.534 r  H1/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.534    HDMI_clk_p
    R14                                                               r  HDMI_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.582    H1/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  H1/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  H1/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    H1/inst/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     1.535 r  H1/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.535    HDMI_clk_n
    T14                                                               r  HDMI_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.947ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           0.585     0.587    H1/inst/serial_b/pix_clkx5
    OLOGIC_X0Y16         OSERDESE2                                    r  H1/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.764 r  H1/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.765    H1/inst/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_O)     0.770     1.535 r  H1/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.535    HDMI_tx_p[0]
    R15                                                               r  HDMI_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.949ns  (logic 0.948ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           0.585     0.587    H1/inst/serial_b/pix_clkx5
    OLOGIC_X0Y16         OSERDESE2                                    r  H1/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.764 r  H1/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.765    H1/inst/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_OB)    0.771     1.536 r  H1/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.536    HDMI_tx_n[0]
    T15                                                               r  HDMI_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.583    H1/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  H1/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.760 r  H1/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.761    H1/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     1.547 r  H1/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.547    HDMI_tx_p[1]
    R16                                                               r  HDMI_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.583    H1/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  H1/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.760 r  H1/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.761    H1/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     1.548 r  H1/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.548    HDMI_tx_n[1]
    R17                                                               r  HDMI_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.577     6.577    C1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.245 f  C1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.906    C1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.002 f  C1/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.577    C1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  C1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     0.551    C1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.510 r  C1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.024    C1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  C1/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.551    C1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  C1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           505 Endpoints
Min Delay           505 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.507ns  (logic 19.214ns (45.202%)  route 23.293ns (54.798%))
  Logic Levels:           49  (CARRY4=23 DSP48E1=1 FDCE=1 LUT1=1 LUT2=4 LUT3=1 LUT5=4 LUT6=10 MUXF7=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.697     3.153    V1/_inferred__0/i__carry
    SLICE_X37Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.277 r  V1/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.277    M1/WARIO/i___35_carry_i_3_0[1]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.525 f  M1/WARIO/b2_inferred__0/i__carry__0/O[2]
                         net (fo=7, routed)           0.767     4.292    M1/WARIO/b2_inferred__0/i__carry__0_n_5
    SLICE_X38Y112        LUT1 (Prop_lut1_I0_O)        0.302     4.594 r  M1/WARIO/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.000     4.594    M1/WARIO/i__carry__0_i_17__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.237 r  M1/WARIO/i__carry__0_i_9__0/O[3]
                         net (fo=12, routed)          0.914     6.151    M1/WARIO/i__carry__0_i_18__0_0[1]
    SLICE_X37Y114        LUT6 (Prop_lut6_I2_O)        0.307     6.458 r  M1/WARIO/i__carry__1_i_4/O
                         net (fo=4, routed)           0.863     7.321    M1/WARIO/i__carry__1_i_4_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  M1/WARIO/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.445    M1/WARIO/i__carry__1_i_8_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.977    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.091    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.313 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.792    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.091 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.767    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.208    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.332 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.332    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.882 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.882    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.216 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    11.908    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.211 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.211    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.761 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.983 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    13.822    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.121 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.121    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.668    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.792 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.357    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.013 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.013    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.127 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.127    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.241 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.241    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.575 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.259    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.562 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.035    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.420 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.420    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.691 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.390    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.763 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.681    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.522 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.551    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.704 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    27.878    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.205 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.205    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.755 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.755    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.869 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.878    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.117 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.109    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    30.883 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.651    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    31.957 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    31.957    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.537 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.402    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.236 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.236    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.464 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         0.990    35.455    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X24Y131        LUT3 (Prop_lut3_I1_O)        0.313    35.768 r  M1/WARIO/BRAM00/g4_b8_i_1/O
                         net (fo=118, routed)         1.451    37.219    M1/WARIO/BRAM00/g4_b8_i_1_n_0
    SLICE_X26Y141        LUT6 (Prop_lut6_I2_O)        0.124    37.343 r  M1/WARIO/BRAM00/g15_b0/O
                         net (fo=1, routed)           0.000    37.343    M1/WARIO/BRAM00/g15_b0_n_0
    SLICE_X26Y141        MUXF7 (Prop_muxf7_I1_O)      0.217    37.560 r  M1/WARIO/BRAM00/data_out_reg[0]_i_218/O
                         net (fo=1, routed)           1.358    38.918    M1/WARIO/BRAM00/data_out_reg[0]_i_218_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I0_O)        0.299    39.217 r  M1/WARIO/BRAM00/data_out[0]_i_122/O
                         net (fo=1, routed)           0.000    39.217    M1/WARIO/BRAM00/data_out[0]_i_122_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    39.434 r  M1/WARIO/BRAM00/data_out_reg[0]_i_48/O
                         net (fo=1, routed)           1.031    40.464    M1/WARIO/BRAM00/data_out_reg[0]_i_48_n_0
    SLICE_X6Y127         LUT5 (Prop_lut5_I4_O)        0.299    40.763 r  M1/WARIO/BRAM00/data_out[0]_i_18/O
                         net (fo=1, routed)           0.000    40.763    M1/WARIO/BRAM00/data_out[0]_i_18_n_0
    SLICE_X6Y127         MUXF7 (Prop_muxf7_I0_O)      0.209    40.972 r  M1/WARIO/BRAM00/data_out_reg[0]_i_7/O
                         net (fo=1, routed)           1.028    42.001    M1/WARIO/BRAM00/data_out_reg[0]_i_7_n_0
    SLICE_X6Y124         LUT6 (Prop_lut6_I5_O)        0.297    42.298 r  M1/WARIO/BRAM00/data_out[0]_i_2/O
                         net (fo=1, routed)           0.000    42.298    M1/WARIO/BRAM00/data_out[0]_i_2_n_0
    SLICE_X6Y124         MUXF7 (Prop_muxf7_I0_O)      0.209    42.507 r  M1/WARIO/BRAM00/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    42.507    M1/WARIO/BRAM00/data_out_reg[0]_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.665     1.668    M1/WARIO/BRAM00/clk_out1
    SLICE_X6Y124         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[0]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.457ns  (logic 18.474ns (43.512%)  route 23.983ns (56.488%))
  Logic Levels:           48  (CARRY4=23 DSP48E1=1 FDCE=1 LUT1=1 LUT2=4 LUT3=1 LUT5=5 LUT6=11 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.697     3.153    V1/_inferred__0/i__carry
    SLICE_X37Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.277 r  V1/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.277    M1/WARIO/i___35_carry_i_3_0[1]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.525 f  M1/WARIO/b2_inferred__0/i__carry__0/O[2]
                         net (fo=7, routed)           0.767     4.292    M1/WARIO/b2_inferred__0/i__carry__0_n_5
    SLICE_X38Y112        LUT1 (Prop_lut1_I0_O)        0.302     4.594 r  M1/WARIO/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.000     4.594    M1/WARIO/i__carry__0_i_17__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.237 r  M1/WARIO/i__carry__0_i_9__0/O[3]
                         net (fo=12, routed)          0.914     6.151    M1/WARIO/i__carry__0_i_18__0_0[1]
    SLICE_X37Y114        LUT6 (Prop_lut6_I2_O)        0.307     6.458 r  M1/WARIO/i__carry__1_i_4/O
                         net (fo=4, routed)           0.863     7.321    M1/WARIO/i__carry__1_i_4_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  M1/WARIO/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.445    M1/WARIO/i__carry__1_i_8_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.977    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.091    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.313 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.792    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.091 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.767    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.208    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.332 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.332    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.882 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.882    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.216 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    11.908    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.211 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.211    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.761 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.983 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    13.822    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.121 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.121    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.668    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.792 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.357    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.013 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.013    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.127 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.127    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.241 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.241    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.575 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.259    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.562 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.035    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.420 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.420    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.691 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.390    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.763 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.681    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.522 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.551    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.704 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    27.878    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.205 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.205    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.755 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.755    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.869 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.878    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.117 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.109    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    30.883 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.651    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    31.957 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    31.957    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.537 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.402    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.236 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.236    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.464 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.071    35.536    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X30Y132        LUT3 (Prop_lut3_I1_O)        0.313    35.849 r  M1/WARIO/BRAM00/g1_b9__0_i_2/O
                         net (fo=126, routed)         1.390    37.239    M1/WARIO/BRAM00/g1_b9__0_i_2_n_0
    SLICE_X36Y138        LUT6 (Prop_lut6_I3_O)        0.124    37.363 r  M1/WARIO/BRAM00/g10_b5__3/O
                         net (fo=1, routed)           0.797    38.160    M1/WARIO/BRAM00/g10_b5__3_n_0
    SLICE_X36Y137        LUT6 (Prop_lut6_I1_O)        0.124    38.284 r  M1/WARIO/BRAM00/data_out[5]_i_146/O
                         net (fo=1, routed)           0.943    39.227    M1/WARIO/BRAM00/data_out[5]_i_146_n_0
    SLICE_X31Y131        LUT6 (Prop_lut6_I1_O)        0.124    39.351 r  M1/WARIO/BRAM00/data_out[5]_i_74/O
                         net (fo=1, routed)           0.000    39.351    M1/WARIO/BRAM00/data_out[5]_i_74_n_0
    SLICE_X31Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    39.563 r  M1/WARIO/BRAM00/data_out_reg[5]_i_30/O
                         net (fo=1, routed)           0.692    40.255    M1/WARIO/BRAM00/data_out_reg[5]_i_30_n_0
    SLICE_X29Y129        LUT6 (Prop_lut6_I1_O)        0.299    40.554 r  M1/WARIO/BRAM00/data_out[5]_i_10/O
                         net (fo=1, routed)           0.455    41.009    M1/WARIO/BRAM00/data_out[5]_i_10_n_0
    SLICE_X24Y129        LUT5 (Prop_lut5_I4_O)        0.124    41.133 r  M1/WARIO/BRAM00/data_out[5]_i_3/O
                         net (fo=1, routed)           1.200    42.333    M1/WARIO/BRAM00/data_out[5]_i_3_n_0
    SLICE_X7Y133         LUT5 (Prop_lut5_I2_O)        0.124    42.457 r  M1/WARIO/BRAM00/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    42.457    M1/WARIO/BRAM00/data_out[5]_i_1_n_0
    SLICE_X7Y133         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.675     1.678    M1/WARIO/BRAM00/clk_out1
    SLICE_X7Y133         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[5]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.409ns  (logic 18.479ns (43.574%)  route 23.930ns (56.426%))
  Logic Levels:           48  (CARRY4=23 DSP48E1=1 FDCE=1 LUT1=1 LUT2=4 LUT3=1 LUT5=5 LUT6=11 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.697     3.153    V1/_inferred__0/i__carry
    SLICE_X37Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.277 r  V1/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.277    M1/WARIO/i___35_carry_i_3_0[1]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.525 f  M1/WARIO/b2_inferred__0/i__carry__0/O[2]
                         net (fo=7, routed)           0.767     4.292    M1/WARIO/b2_inferred__0/i__carry__0_n_5
    SLICE_X38Y112        LUT1 (Prop_lut1_I0_O)        0.302     4.594 r  M1/WARIO/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.000     4.594    M1/WARIO/i__carry__0_i_17__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.237 r  M1/WARIO/i__carry__0_i_9__0/O[3]
                         net (fo=12, routed)          0.914     6.151    M1/WARIO/i__carry__0_i_18__0_0[1]
    SLICE_X37Y114        LUT6 (Prop_lut6_I2_O)        0.307     6.458 r  M1/WARIO/i__carry__1_i_4/O
                         net (fo=4, routed)           0.863     7.321    M1/WARIO/i__carry__1_i_4_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  M1/WARIO/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.445    M1/WARIO/i__carry__1_i_8_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.977    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.091    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.313 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.792    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.091 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.767    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.208    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.332 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.332    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.882 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.882    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.216 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    11.908    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.211 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.211    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.761 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.983 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    13.822    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.121 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.121    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.668    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.792 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.357    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.013 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.013    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.127 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.127    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.241 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.241    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.575 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.259    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.562 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.035    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.420 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.420    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.691 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.390    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.763 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.681    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.522 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.551    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.704 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    27.878    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.205 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.205    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.755 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.755    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.869 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.878    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.117 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.109    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    30.883 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.651    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    31.957 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    31.957    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.537 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.402    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.236 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.236    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.464 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         0.902    35.367    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X29Y133        LUT3 (Prop_lut3_I1_O)        0.313    35.680 r  M1/WARIO/BRAM00/g16_b2__2_i_3/O
                         net (fo=91, routed)          1.333    37.013    M1/WARIO/BRAM00/g16_b2__2_i_3_n_0
    SLICE_X37Y136        LUT6 (Prop_lut6_I4_O)        0.124    37.137 r  M1/WARIO/BRAM00/g30_b3__2/O
                         net (fo=1, routed)           0.784    37.921    M1/WARIO/BRAM00/g30_b3__2_n_0
    SLICE_X35Y136        LUT6 (Prop_lut6_I1_O)        0.124    38.045 r  M1/WARIO/BRAM00/data_out[3]_i_200/O
                         net (fo=1, routed)           1.561    39.605    M1/WARIO/BRAM00/data_out[3]_i_200_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    39.729 r  M1/WARIO/BRAM00/data_out[3]_i_87/O
                         net (fo=1, routed)           0.000    39.729    M1/WARIO/BRAM00/data_out[3]_i_87_n_0
    SLICE_X9Y127         MUXF7 (Prop_muxf7_I1_O)      0.217    39.946 r  M1/WARIO/BRAM00/data_out_reg[3]_i_29/O
                         net (fo=1, routed)           0.658    40.605    M1/WARIO/BRAM00/data_out_reg[3]_i_29_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I1_O)        0.299    40.904 r  M1/WARIO/BRAM00/data_out[3]_i_9/O
                         net (fo=1, routed)           0.436    41.340    M1/WARIO/BRAM00/data_out[3]_i_9_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I4_O)        0.124    41.464 r  M1/WARIO/BRAM00/data_out[3]_i_3/O
                         net (fo=1, routed)           0.821    42.285    M1/WARIO/BRAM00/data_out[3]_i_3_n_0
    SLICE_X7Y122         LUT5 (Prop_lut5_I2_O)        0.124    42.409 r  M1/WARIO/BRAM00/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    42.409    M1/WARIO/BRAM00/data_out[3]_i_1_n_0
    SLICE_X7Y122         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.668     1.671    M1/WARIO/BRAM00/clk_out1
    SLICE_X7Y122         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[3]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.371ns  (logic 18.972ns (44.776%)  route 23.399ns (55.224%))
  Logic Levels:           49  (CARRY4=23 DSP48E1=1 FDCE=1 LUT1=1 LUT2=4 LUT3=1 LUT5=4 LUT6=10 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.697     3.153    V1/_inferred__0/i__carry
    SLICE_X37Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.277 r  V1/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.277    M1/WARIO/i___35_carry_i_3_0[1]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.525 f  M1/WARIO/b2_inferred__0/i__carry__0/O[2]
                         net (fo=7, routed)           0.767     4.292    M1/WARIO/b2_inferred__0/i__carry__0_n_5
    SLICE_X38Y112        LUT1 (Prop_lut1_I0_O)        0.302     4.594 r  M1/WARIO/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.000     4.594    M1/WARIO/i__carry__0_i_17__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.237 r  M1/WARIO/i__carry__0_i_9__0/O[3]
                         net (fo=12, routed)          0.914     6.151    M1/WARIO/i__carry__0_i_18__0_0[1]
    SLICE_X37Y114        LUT6 (Prop_lut6_I2_O)        0.307     6.458 r  M1/WARIO/i__carry__1_i_4/O
                         net (fo=4, routed)           0.863     7.321    M1/WARIO/i__carry__1_i_4_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  M1/WARIO/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.445    M1/WARIO/i__carry__1_i_8_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.977    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.091    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.313 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.792    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.091 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.767    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.208    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.332 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.332    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.882 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.882    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.216 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    11.908    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.211 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.211    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.761 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.983 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    13.822    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.121 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.121    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.668    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.792 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.357    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.013 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.013    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.127 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.127    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.241 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.241    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.575 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.259    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.562 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.035    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.420 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.420    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.691 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.390    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.763 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.681    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.522 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.551    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.704 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    27.878    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.205 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.205    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.755 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.755    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.869 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.878    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.117 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.109    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    30.883 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.651    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    31.957 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    31.957    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.537 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.402    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.236 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.236    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.464 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         0.738    35.203    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X19Y132        LUT3 (Prop_lut3_I1_O)        0.313    35.516 r  M1/WARIO/BRAM00/data_out[1]_i_242/O
                         net (fo=170, routed)         1.508    37.024    M1/WARIO/BRAM00/sel[4]
    SLICE_X21Y142        LUT5 (Prop_lut5_I1_O)        0.124    37.148 r  M1/WARIO/BRAM00/data_out[1]_i_185/O
                         net (fo=4, routed)           1.036    38.184    M1/WARIO/BRAM00/data_out[1]_i_185_n_0
    SLICE_X18Y143        LUT6 (Prop_lut6_I3_O)        0.124    38.308 r  M1/WARIO/BRAM00/data_out[8]_i_244/O
                         net (fo=1, routed)           0.000    38.308    M1/WARIO/BRAM00/data_out[8]_i_244_n_0
    SLICE_X18Y143        MUXF7 (Prop_muxf7_I0_O)      0.238    38.546 r  M1/WARIO/BRAM00/data_out_reg[8]_i_121/O
                         net (fo=1, routed)           0.000    38.546    M1/WARIO/BRAM00/data_out_reg[8]_i_121_n_0
    SLICE_X18Y143        MUXF8 (Prop_muxf8_I0_O)      0.104    38.650 r  M1/WARIO/BRAM00/data_out_reg[8]_i_46/O
                         net (fo=1, routed)           1.374    40.023    M1/WARIO/BRAM00/data_out_reg[8]_i_46_n_0
    SLICE_X15Y131        LUT6 (Prop_lut6_I0_O)        0.316    40.339 r  M1/WARIO/BRAM00/data_out[8]_i_17/O
                         net (fo=1, routed)           0.000    40.339    M1/WARIO/BRAM00/data_out[8]_i_17_n_0
    SLICE_X15Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    40.551 r  M1/WARIO/BRAM00/data_out_reg[8]_i_6/O
                         net (fo=1, routed)           1.309    41.860    M1/WARIO/BRAM00/data_out_reg[8]_i_6_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.299    42.159 r  M1/WARIO/BRAM00/data_out[8]_i_2/O
                         net (fo=1, routed)           0.000    42.159    M1/WARIO/BRAM00/data_out[8]_i_2_n_0
    SLICE_X7Y126         MUXF7 (Prop_muxf7_I0_O)      0.212    42.371 r  M1/WARIO/BRAM00/data_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    42.371    M1/WARIO/BRAM00/data_out_reg[8]_i_1_n_0
    SLICE_X7Y126         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.667     1.670    M1/WARIO/BRAM00/clk_out1
    SLICE_X7Y126         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[8]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.354ns  (logic 18.455ns (43.573%)  route 23.899ns (56.427%))
  Logic Levels:           48  (CARRY4=23 DSP48E1=1 FDCE=1 LUT1=1 LUT2=4 LUT3=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.697     3.153    V1/_inferred__0/i__carry
    SLICE_X37Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.277 r  V1/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.277    M1/WARIO/i___35_carry_i_3_0[1]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.525 f  M1/WARIO/b2_inferred__0/i__carry__0/O[2]
                         net (fo=7, routed)           0.767     4.292    M1/WARIO/b2_inferred__0/i__carry__0_n_5
    SLICE_X38Y112        LUT1 (Prop_lut1_I0_O)        0.302     4.594 r  M1/WARIO/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.000     4.594    M1/WARIO/i__carry__0_i_17__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.237 r  M1/WARIO/i__carry__0_i_9__0/O[3]
                         net (fo=12, routed)          0.914     6.151    M1/WARIO/i__carry__0_i_18__0_0[1]
    SLICE_X37Y114        LUT6 (Prop_lut6_I2_O)        0.307     6.458 r  M1/WARIO/i__carry__1_i_4/O
                         net (fo=4, routed)           0.863     7.321    M1/WARIO/i__carry__1_i_4_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  M1/WARIO/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.445    M1/WARIO/i__carry__1_i_8_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.977    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.091    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.313 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.792    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.091 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.767    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.208    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.332 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.332    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.882 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.882    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.216 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    11.908    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.211 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.211    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.761 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.983 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    13.822    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.121 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.121    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.668    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.792 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.357    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.013 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.013    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.127 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.127    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.241 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.241    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.575 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.259    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.562 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.035    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.420 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.420    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.691 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.390    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.763 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.681    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.522 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.551    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.704 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    27.878    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.205 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.205    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.755 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.755    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.869 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.878    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.117 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.109    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    30.883 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.651    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    31.957 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    31.957    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.537 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.402    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.236 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.236    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.464 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.251    35.716    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X19Y140        LUT3 (Prop_lut3_I1_O)        0.313    36.029 f  M1/WARIO/BRAM00/data_out[6]_i_248/O
                         net (fo=102, routed)         1.525    37.553    M1/WARIO/BRAM00/data_out[6]_i_248_n_0
    SLICE_X15Y144        LUT6 (Prop_lut6_I2_O)        0.124    37.677 r  M1/WARIO/BRAM00/data_out[1]_i_216/O
                         net (fo=4, routed)           1.319    38.996    M1/WARIO/BRAM00/data_out[1]_i_216_n_0
    SLICE_X4Y137         LUT6 (Prop_lut6_I5_O)        0.124    39.120 r  M1/WARIO/BRAM00/data_out[7]_i_175/O
                         net (fo=1, routed)           0.658    39.778    M1/WARIO/BRAM00/data_out[7]_i_175_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I5_O)        0.124    39.902 r  M1/WARIO/BRAM00/data_out[7]_i_79/O
                         net (fo=1, routed)           1.029    40.931    M1/WARIO/BRAM00/data_out[7]_i_79_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I3_O)        0.124    41.055 r  M1/WARIO/BRAM00/data_out[7]_i_29/O
                         net (fo=1, routed)           0.000    41.055    M1/WARIO/BRAM00/data_out[7]_i_29_n_0
    SLICE_X8Y130         MUXF7 (Prop_muxf7_I0_O)      0.209    41.264 r  M1/WARIO/BRAM00/data_out_reg[7]_i_11/O
                         net (fo=1, routed)           0.000    41.264    M1/WARIO/BRAM00/data_out_reg[7]_i_11_n_0
    SLICE_X8Y130         MUXF8 (Prop_muxf8_I1_O)      0.088    41.352 r  M1/WARIO/BRAM00/data_out_reg[7]_i_4/O
                         net (fo=1, routed)           0.683    42.035    M1/WARIO/BRAM00/data_out_reg[7]_i_4_n_0
    SLICE_X8Y123         LUT5 (Prop_lut5_I4_O)        0.319    42.354 r  M1/WARIO/BRAM00/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    42.354    M1/WARIO/BRAM00/data_out[7]_i_1_n_0
    SLICE_X8Y123         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.600     1.603    M1/WARIO/BRAM00/clk_out1
    SLICE_X8Y123         FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[7]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.333ns  (logic 18.567ns (43.859%)  route 23.766ns (56.141%))
  Logic Levels:           48  (CARRY4=23 DSP48E1=1 FDCE=1 LUT1=1 LUT2=4 LUT3=1 LUT5=5 LUT6=10 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.697     3.153    V1/_inferred__0/i__carry
    SLICE_X37Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.277 r  V1/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.277    M1/WARIO/i___35_carry_i_3_0[1]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.525 f  M1/WARIO/b2_inferred__0/i__carry__0/O[2]
                         net (fo=7, routed)           0.767     4.292    M1/WARIO/b2_inferred__0/i__carry__0_n_5
    SLICE_X38Y112        LUT1 (Prop_lut1_I0_O)        0.302     4.594 r  M1/WARIO/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.000     4.594    M1/WARIO/i__carry__0_i_17__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.237 r  M1/WARIO/i__carry__0_i_9__0/O[3]
                         net (fo=12, routed)          0.914     6.151    M1/WARIO/i__carry__0_i_18__0_0[1]
    SLICE_X37Y114        LUT6 (Prop_lut6_I2_O)        0.307     6.458 r  M1/WARIO/i__carry__1_i_4/O
                         net (fo=4, routed)           0.863     7.321    M1/WARIO/i__carry__1_i_4_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  M1/WARIO/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.445    M1/WARIO/i__carry__1_i_8_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.977    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.091    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.313 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.792    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.091 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.767    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.208    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.332 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.332    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.882 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.882    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.216 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    11.908    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.211 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.211    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.761 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.983 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    13.822    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.121 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.121    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.668    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.792 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.357    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.013 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.013    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.127 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.127    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.241 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.241    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.575 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.259    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.562 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.035    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.420 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.420    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.691 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.390    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.763 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.681    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.522 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.551    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.704 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    27.878    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.205 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.205    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.755 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.755    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.869 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.878    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.117 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.109    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    30.883 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.651    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    31.957 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    31.957    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.537 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.402    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.236 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.236    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.464 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.200    35.664    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X29Y131        LUT3 (Prop_lut3_I1_O)        0.313    35.977 r  M1/WARIO/BRAM00/g32_b7__0_i_3/O
                         net (fo=117, routed)         1.486    37.463    M1/WARIO/BRAM00/g32_b7__0_i_3_n_0
    SLICE_X37Y137        LUT6 (Prop_lut6_I4_O)        0.124    37.587 r  M1/WARIO/BRAM00/g32_b11__1/O
                         net (fo=2, routed)           1.001    38.588    M1/WARIO/BRAM00/g32_b11__1_n_0
    SLICE_X39Y137        LUT6 (Prop_lut6_I5_O)        0.124    38.712 r  M1/WARIO/BRAM00/data_out[11]_i_154__4/O
                         net (fo=1, routed)           0.941    39.653    M1/WARIO/BRAM00/data_out[11]_i_154__4_n_0
    SLICE_X20Y137        LUT5 (Prop_lut5_I3_O)        0.124    39.777 r  M1/WARIO/BRAM00/data_out[11]_i_60__6/O
                         net (fo=2, routed)           0.851    40.628    M1/WARIO/BRAM00/data_out[11]_i_60__6_n_0
    SLICE_X16Y143        LUT5 (Prop_lut5_I0_O)        0.124    40.752 r  M1/WARIO/BRAM00/data_out[11]_i_21__7/O
                         net (fo=1, routed)           0.000    40.752    M1/WARIO/BRAM00/data_out[11]_i_21__7_n_0
    SLICE_X16Y143        MUXF7 (Prop_muxf7_I1_O)      0.217    40.969 r  M1/WARIO/BRAM00/data_out_reg[11]_i_6/O
                         net (fo=1, routed)           0.853    41.822    M1/WARIO/BRAM00/data_out_reg[11]_i_6_n_0
    SLICE_X16Y131        LUT6 (Prop_lut6_I3_O)        0.299    42.121 r  M1/WARIO/BRAM00/data_out[11]_i_2/O
                         net (fo=1, routed)           0.000    42.121    M1/WARIO/BRAM00/data_out[11]_i_2_n_0
    SLICE_X16Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    42.333 r  M1/WARIO/BRAM00/data_out_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    42.333    M1/WARIO/BRAM00/data_out_reg[11]_i_1_n_0
    SLICE_X16Y131        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.604     1.607    M1/WARIO/BRAM00/clk_out1
    SLICE_X16Y131        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[11]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.312ns  (logic 18.350ns (43.368%)  route 23.962ns (56.632%))
  Logic Levels:           47  (CARRY4=23 DSP48E1=1 FDCE=1 LUT1=1 LUT2=4 LUT3=1 LUT5=5 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.697     3.153    V1/_inferred__0/i__carry
    SLICE_X37Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.277 r  V1/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.277    M1/WARIO/i___35_carry_i_3_0[1]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.525 f  M1/WARIO/b2_inferred__0/i__carry__0/O[2]
                         net (fo=7, routed)           0.767     4.292    M1/WARIO/b2_inferred__0/i__carry__0_n_5
    SLICE_X38Y112        LUT1 (Prop_lut1_I0_O)        0.302     4.594 r  M1/WARIO/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.000     4.594    M1/WARIO/i__carry__0_i_17__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.237 r  M1/WARIO/i__carry__0_i_9__0/O[3]
                         net (fo=12, routed)          0.914     6.151    M1/WARIO/i__carry__0_i_18__0_0[1]
    SLICE_X37Y114        LUT6 (Prop_lut6_I2_O)        0.307     6.458 r  M1/WARIO/i__carry__1_i_4/O
                         net (fo=4, routed)           0.863     7.321    M1/WARIO/i__carry__1_i_4_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  M1/WARIO/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.445    M1/WARIO/i__carry__1_i_8_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.977    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.091    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.313 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.792    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.091 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.767    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.208    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.332 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.332    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.882 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.882    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.216 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    11.908    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.211 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.211    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.761 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.983 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    13.822    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.121 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.121    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.668    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.792 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.357    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.013 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.013    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.127 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.127    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.241 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.241    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.575 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.259    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.562 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.035    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.420 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.420    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.691 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.390    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.763 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.681    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.522 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.551    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.704 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    27.878    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.205 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.205    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.755 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.755    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.869 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.878    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.117 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.109    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    30.883 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.651    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    31.957 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    31.957    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.537 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.402    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.236 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.236    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.464 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.144    35.608    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X21Y126        LUT3 (Prop_lut3_I1_O)        0.313    35.921 f  M1/WARIO/BRAM00/data_out[11]_i_192/O
                         net (fo=108, routed)         1.446    37.367    M1/WARIO/BRAM00/data_out[11]_i_192_n_0
    SLICE_X14Y116        LUT5 (Prop_lut5_I4_O)        0.124    37.491 r  M1/WARIO/BRAM00/data_out[6]_i_117/O
                         net (fo=8, routed)           1.504    38.995    M1/WARIO/BRAM00/data_out[6]_i_117_n_0
    SLICE_X3Y119         LUT6 (Prop_lut6_I2_O)        0.124    39.119 r  M1/WARIO/BRAM00/data_out[6]_i_53/O
                         net (fo=1, routed)           0.769    39.888    M1/WARIO/BRAM00/data_out[6]_i_53_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I3_O)        0.124    40.012 r  M1/WARIO/BRAM00/data_out[6]_i_19/O
                         net (fo=1, routed)           0.000    40.012    M1/WARIO/BRAM00/data_out[6]_i_19_n_0
    SLICE_X4Y119         MUXF7 (Prop_muxf7_I0_O)      0.212    40.224 r  M1/WARIO/BRAM00/data_out_reg[6]_i_8/O
                         net (fo=1, routed)           0.589    40.814    M1/WARIO/BRAM00/data_out_reg[6]_i_8_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I5_O)        0.299    41.113 r  M1/WARIO/BRAM00/data_out[6]_i_2/O
                         net (fo=1, routed)           1.075    42.188    M1/WARIO/BRAM00/data_out[6]_i_2_n_0
    SLICE_X13Y132        LUT5 (Prop_lut5_I0_O)        0.124    42.312 r  M1/WARIO/BRAM00/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    42.312    M1/WARIO/BRAM00/data_out[6]_i_1_n_0
    SLICE_X13Y132        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.607     1.610    M1/WARIO/BRAM00/clk_out1
    SLICE_X13Y132        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[6]/C

Slack:                    inf
  Source:                 M1/CHAIN/angle_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            M1/CHAIN/chain_link_x6_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.307ns  (logic 10.199ns (24.107%)  route 32.108ns (75.893%))
  Logic Levels:           28  (CARRY4=15 FDPE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDPE                         0.000     0.000 r  M1/CHAIN/angle_reg[6]/C
    SLICE_X33Y42         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  M1/CHAIN/angle_reg[6]/Q
                         net (fo=74, routed)          7.552     8.008    M1/CHAIN/angle_reg_n_0_[6]
    SLICE_X13Y8          LUT5 (Prop_lut5_I3_O)        0.152     8.160 r  M1/CHAIN/g0_b1/O
                         net (fo=99, routed)          4.496    12.656    M1/CHAIN/chain_link_x26[1]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.332    12.988 f  M1/CHAIN/chain_link_x6[3]_i_48/O
                         net (fo=1, routed)           1.238    14.226    M1/CHAIN/chain_link_x6[3]_i_48_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.124    14.350 r  M1/CHAIN/chain_link_x6[3]_i_17/O
                         net (fo=2, routed)           0.817    15.167    M1/CHAIN/chain_link_x6[3]_i_17_n_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124    15.291 r  M1/CHAIN/chain_link_x6[3]_i_21/O
                         net (fo=1, routed)           0.000    15.291    M1/CHAIN/chain_link_x6[3]_i_21_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.823 r  M1/CHAIN/chain_link_x6_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.823    M1/CHAIN/chain_link_x6_reg[3]_i_7_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.157 f  M1/CHAIN/chain_link_x6_reg[3]_i_2/O[1]
                         net (fo=279, routed)         4.022    20.178    M1/CHAIN/chain_link_x6_reg[3]_i_2_n_6
    SLICE_X13Y16         LUT1 (Prop_lut1_I0_O)        0.303    20.481 r  M1/CHAIN/chain_link_x6[15]_i_45/O
                         net (fo=1, routed)           0.000    20.481    M1/CHAIN/chain_link_x6[15]_i_45_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.882 r  M1/CHAIN/chain_link_x6_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.882    M1/CHAIN/chain_link_x6_reg[15]_i_15_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.153 r  M1/CHAIN/chain_link_x6_reg[15]_i_8/CO[0]
                         net (fo=115, routed)         4.229    25.382    M1/CHAIN/chain_link_x6_reg[15]_i_8_n_3
    SLICE_X15Y20         LUT3 (Prop_lut3_I0_O)        0.373    25.755 r  M1/CHAIN/chain_link_x6[11]_i_20/O
                         net (fo=1, routed)           0.000    25.755    M1/CHAIN/chain_link_x6[11]_i_20_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    26.291 r  M1/CHAIN/chain_link_x6_reg[11]_i_16/CO[2]
                         net (fo=21, routed)          1.604    27.894    M1/CHAIN/chain_link_x6_reg[11]_i_16_n_1
    SLICE_X8Y22          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    28.691 r  M1/CHAIN/chain_link_x6_reg[15]_i_60/CO[2]
                         net (fo=5, routed)           0.792    29.484    M1/CHAIN/chain_link_x6_reg[15]_i_60_n_1
    SLICE_X6Y25          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.816    30.300 r  M1/CHAIN/chain_link_x6_reg[15]_i_58/O[1]
                         net (fo=4, routed)           1.411    31.710    M1/CHAIN/chain_link_x6_reg[15]_i_58_n_6
    SLICE_X15Y26         LUT6 (Prop_lut6_I2_O)        0.306    32.016 r  M1/CHAIN/chain_link_x6[15]_i_27/O
                         net (fo=2, routed)           1.133    33.149    M1/CHAIN/chain_link_x6[15]_i_27_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124    33.273 r  M1/CHAIN/chain_link_x6[15]_i_31/O
                         net (fo=1, routed)           0.000    33.273    M1/CHAIN/chain_link_x6[15]_i_31_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.916 f  M1/CHAIN/chain_link_x6_reg[15]_i_10/O[3]
                         net (fo=8, routed)           1.333    35.249    M1/CHAIN/chain_link_x6_reg[15]_i_10_n_4
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.332    35.581 r  M1/CHAIN/chain_link_x6[15]_i_68/O
                         net (fo=2, routed)           1.002    36.583    M1/CHAIN/chain_link_x6[15]_i_68_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.355    36.938 r  M1/CHAIN/chain_link_x6[15]_i_72/O
                         net (fo=1, routed)           0.000    36.938    M1/CHAIN/chain_link_x6[15]_i_72_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.451 r  M1/CHAIN/chain_link_x6_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.451    M1/CHAIN/chain_link_x6_reg[15]_i_33_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.774 r  M1/CHAIN/chain_link_x6_reg[15]_i_11/O[1]
                         net (fo=3, routed)           0.865    38.639    M1/CHAIN/chain_link_x6_reg[15]_i_11_n_6
    SLICE_X11Y27         LUT4 (Prop_lut4_I0_O)        0.306    38.945 r  M1/CHAIN/chain_link_x6[15]_i_24/O
                         net (fo=1, routed)           0.000    38.945    M1/CHAIN/chain_link_x6[15]_i_24_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.477 r  M1/CHAIN/chain_link_x6_reg[15]_i_9/CO[3]
                         net (fo=16, routed)          1.617    41.093    M1/CHAIN/chain_link_x6_reg[15]_i_9_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I4_O)        0.124    41.217 r  M1/CHAIN/chain_link_x6[3]_i_5/O
                         net (fo=1, routed)           0.000    41.217    M1/CHAIN/chain_link_x6[3]_i_5_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.750 r  M1/CHAIN/chain_link_x6_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.750    M1/CHAIN/chain_link_x6_reg[3]_i_1_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.867 r  M1/CHAIN/chain_link_x6_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.867    M1/CHAIN/chain_link_x6_reg[7]_i_1_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.984 r  M1/CHAIN/chain_link_x6_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.984    M1/CHAIN/chain_link_x6_reg[11]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.307 r  M1/CHAIN/chain_link_x6_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    42.307    M1/CHAIN/chain_link_x60[13]
    SLICE_X6Y24          FDRE                                         r  M1/CHAIN/chain_link_x6_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.500     1.503    M1/CHAIN/clk_out1
    SLICE_X6Y24          FDRE                                         r  M1/CHAIN/chain_link_x6_reg[13]/C

Slack:                    inf
  Source:                 M1/CHAIN/angle_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            M1/CHAIN/chain_link_x6_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.299ns  (logic 10.191ns (24.093%)  route 32.108ns (75.907%))
  Logic Levels:           28  (CARRY4=15 FDPE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDPE                         0.000     0.000 r  M1/CHAIN/angle_reg[6]/C
    SLICE_X33Y42         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  M1/CHAIN/angle_reg[6]/Q
                         net (fo=74, routed)          7.552     8.008    M1/CHAIN/angle_reg_n_0_[6]
    SLICE_X13Y8          LUT5 (Prop_lut5_I3_O)        0.152     8.160 r  M1/CHAIN/g0_b1/O
                         net (fo=99, routed)          4.496    12.656    M1/CHAIN/chain_link_x26[1]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.332    12.988 f  M1/CHAIN/chain_link_x6[3]_i_48/O
                         net (fo=1, routed)           1.238    14.226    M1/CHAIN/chain_link_x6[3]_i_48_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.124    14.350 r  M1/CHAIN/chain_link_x6[3]_i_17/O
                         net (fo=2, routed)           0.817    15.167    M1/CHAIN/chain_link_x6[3]_i_17_n_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124    15.291 r  M1/CHAIN/chain_link_x6[3]_i_21/O
                         net (fo=1, routed)           0.000    15.291    M1/CHAIN/chain_link_x6[3]_i_21_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.823 r  M1/CHAIN/chain_link_x6_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.823    M1/CHAIN/chain_link_x6_reg[3]_i_7_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.157 f  M1/CHAIN/chain_link_x6_reg[3]_i_2/O[1]
                         net (fo=279, routed)         4.022    20.178    M1/CHAIN/chain_link_x6_reg[3]_i_2_n_6
    SLICE_X13Y16         LUT1 (Prop_lut1_I0_O)        0.303    20.481 r  M1/CHAIN/chain_link_x6[15]_i_45/O
                         net (fo=1, routed)           0.000    20.481    M1/CHAIN/chain_link_x6[15]_i_45_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.882 r  M1/CHAIN/chain_link_x6_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.882    M1/CHAIN/chain_link_x6_reg[15]_i_15_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.153 r  M1/CHAIN/chain_link_x6_reg[15]_i_8/CO[0]
                         net (fo=115, routed)         4.229    25.382    M1/CHAIN/chain_link_x6_reg[15]_i_8_n_3
    SLICE_X15Y20         LUT3 (Prop_lut3_I0_O)        0.373    25.755 r  M1/CHAIN/chain_link_x6[11]_i_20/O
                         net (fo=1, routed)           0.000    25.755    M1/CHAIN/chain_link_x6[11]_i_20_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    26.291 r  M1/CHAIN/chain_link_x6_reg[11]_i_16/CO[2]
                         net (fo=21, routed)          1.604    27.894    M1/CHAIN/chain_link_x6_reg[11]_i_16_n_1
    SLICE_X8Y22          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    28.691 r  M1/CHAIN/chain_link_x6_reg[15]_i_60/CO[2]
                         net (fo=5, routed)           0.792    29.484    M1/CHAIN/chain_link_x6_reg[15]_i_60_n_1
    SLICE_X6Y25          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.816    30.300 r  M1/CHAIN/chain_link_x6_reg[15]_i_58/O[1]
                         net (fo=4, routed)           1.411    31.710    M1/CHAIN/chain_link_x6_reg[15]_i_58_n_6
    SLICE_X15Y26         LUT6 (Prop_lut6_I2_O)        0.306    32.016 r  M1/CHAIN/chain_link_x6[15]_i_27/O
                         net (fo=2, routed)           1.133    33.149    M1/CHAIN/chain_link_x6[15]_i_27_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124    33.273 r  M1/CHAIN/chain_link_x6[15]_i_31/O
                         net (fo=1, routed)           0.000    33.273    M1/CHAIN/chain_link_x6[15]_i_31_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.916 f  M1/CHAIN/chain_link_x6_reg[15]_i_10/O[3]
                         net (fo=8, routed)           1.333    35.249    M1/CHAIN/chain_link_x6_reg[15]_i_10_n_4
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.332    35.581 r  M1/CHAIN/chain_link_x6[15]_i_68/O
                         net (fo=2, routed)           1.002    36.583    M1/CHAIN/chain_link_x6[15]_i_68_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.355    36.938 r  M1/CHAIN/chain_link_x6[15]_i_72/O
                         net (fo=1, routed)           0.000    36.938    M1/CHAIN/chain_link_x6[15]_i_72_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.451 r  M1/CHAIN/chain_link_x6_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.451    M1/CHAIN/chain_link_x6_reg[15]_i_33_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.774 r  M1/CHAIN/chain_link_x6_reg[15]_i_11/O[1]
                         net (fo=3, routed)           0.865    38.639    M1/CHAIN/chain_link_x6_reg[15]_i_11_n_6
    SLICE_X11Y27         LUT4 (Prop_lut4_I0_O)        0.306    38.945 r  M1/CHAIN/chain_link_x6[15]_i_24/O
                         net (fo=1, routed)           0.000    38.945    M1/CHAIN/chain_link_x6[15]_i_24_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.477 r  M1/CHAIN/chain_link_x6_reg[15]_i_9/CO[3]
                         net (fo=16, routed)          1.617    41.093    M1/CHAIN/chain_link_x6_reg[15]_i_9_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I4_O)        0.124    41.217 r  M1/CHAIN/chain_link_x6[3]_i_5/O
                         net (fo=1, routed)           0.000    41.217    M1/CHAIN/chain_link_x6[3]_i_5_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.750 r  M1/CHAIN/chain_link_x6_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.750    M1/CHAIN/chain_link_x6_reg[3]_i_1_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.867 r  M1/CHAIN/chain_link_x6_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.867    M1/CHAIN/chain_link_x6_reg[7]_i_1_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.984 r  M1/CHAIN/chain_link_x6_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.984    M1/CHAIN/chain_link_x6_reg[11]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.299 r  M1/CHAIN/chain_link_x6_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    42.299    M1/CHAIN/chain_link_x60[15]
    SLICE_X6Y24          FDRE                                         r  M1/CHAIN/chain_link_x6_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.500     1.503    M1/CHAIN/clk_out1
    SLICE_X6Y24          FDRE                                         r  M1/CHAIN/chain_link_x6_reg[15]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.284ns  (logic 18.593ns (43.972%)  route 23.691ns (56.028%))
  Logic Levels:           48  (CARRY4=23 DSP48E1=1 FDCE=1 LUT1=1 LUT2=4 LUT3=1 LUT5=5 LUT6=10 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X39Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.697     3.153    V1/_inferred__0/i__carry
    SLICE_X37Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.277 r  V1/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.277    M1/WARIO/i___35_carry_i_3_0[1]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.525 f  M1/WARIO/b2_inferred__0/i__carry__0/O[2]
                         net (fo=7, routed)           0.767     4.292    M1/WARIO/b2_inferred__0/i__carry__0_n_5
    SLICE_X38Y112        LUT1 (Prop_lut1_I0_O)        0.302     4.594 r  M1/WARIO/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.000     4.594    M1/WARIO/i__carry__0_i_17__0_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.237 r  M1/WARIO/i__carry__0_i_9__0/O[3]
                         net (fo=12, routed)          0.914     6.151    M1/WARIO/i__carry__0_i_18__0_0[1]
    SLICE_X37Y114        LUT6 (Prop_lut6_I2_O)        0.307     6.458 r  M1/WARIO/i__carry__1_i_4/O
                         net (fo=4, routed)           0.863     7.321    M1/WARIO/i__carry__1_i_4_n_0
    SLICE_X36Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  M1/WARIO/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.445    M1/WARIO/i__carry__1_i_8_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.977    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  M1/WARIO/b0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.091    M1/WARIO/b0_inferred__0/i__carry__2_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.313 r  M1/WARIO/b0_inferred__0/i__carry__3/O[0]
                         net (fo=3, routed)           0.479     8.792    M1/WARIO/b0_inferred__0/i__carry__3_n_7
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.299     9.091 r  M1/WARIO/i___92_carry__2_i_12/O
                         net (fo=2, routed)           0.677     9.767    M1/WARIO/i___92_carry__2_i_12_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  M1/WARIO/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.317    10.208    M1/WARIO/i___92_carry__2_i_3_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.332 r  M1/WARIO/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.332    M1/WARIO/i___92_carry__2_i_7_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.882 r  M1/WARIO/b0_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.882    M1/WARIO/b0_inferred__0/i___92_carry__2_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.216 r  M1/WARIO/b0_inferred__0/i___92_carry__3/O[1]
                         net (fo=6, routed)           0.692    11.908    M1/WARIO/i___92_carry__3_i_8_0[3]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.303    12.211 r  M1/WARIO/i___153_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.211    M1/WARIO/i___153_carry__1_i_3_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.761 r  M1/WARIO/b0_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    M1/WARIO/b0_inferred__0/i___153_carry__1_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.983 r  M1/WARIO/b0_inferred__0/i___153_carry__2/O[0]
                         net (fo=3, routed)           0.840    13.822    V1/addr_signal0_11[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.299    14.121 r  V1/i___198_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.121    M1/WARIO/addr_signal0_i_20_0[1]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          1.014    15.668    V1/addr_signal0_12[0]
    SLICE_X31Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.792 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.565    16.357    V1/addr_signal0_i_34_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.013 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.013    V1/addr_signal0_i_18_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.127 r  V1/addr_signal0_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.127    V1/addr_signal0_i_15_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.241 r  V1/i__carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    17.241    V1/i__carry__0_i_10__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.575 r  V1/addr_signal0_i_16/O[1]
                         net (fo=2, routed)           0.684    18.259    V1/addr_signal0_i_16_n_6
    SLICE_X27Y112        LUT6 (Prop_lut6_I4_O)        0.303    18.562 r  V1/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.472    19.035    M1/WARIO/min_val1_inferred__0/i__carry__1_0[3]
    SLICE_X26Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.420 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.420    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.691 r  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.699    20.390    V1/addr_signal0_14[0]
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.373    20.763 r  V1/addr_signal0_i_6/O
                         net (fo=1, routed)           0.918    21.681    M1/WARIO/A[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    25.522 r  M1/WARIO/addr_signal0/P[2]
                         net (fo=9, routed)           1.029    26.551    V1/P[2]
    SLICE_X19Y119        LUT2 (Prop_lut2_I1_O)        0.153    26.704 r  V1/g2_b6_i_19/O
                         net (fo=3, routed)           1.174    27.878    V1/M1/WARIO/addr[2]
    SLICE_X23Y123        LUT6 (Prop_lut6_I1_O)        0.327    28.205 r  V1/g2_b6_i_93/O
                         net (fo=1, routed)           0.000    28.205    V1_n_590
    SLICE_X23Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.755 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    28.755    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.869 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.009    28.878    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.117 r  V1/WARIO/BRAM00/g2_b6_i_37/O[2]
                         net (fo=10, routed)          0.993    30.109    V1_n_598
    SLICE_X25Y129        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774    30.883 r  WARIO/BRAM00/g2_b6_i_18/O[3]
                         net (fo=1, routed)           0.768    31.651    V1/WARIO/BRAM00/g2_b6_i_16[3]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.306    31.957 r  V1/g2_b6_i_34/O
                         net (fo=1, routed)           0.000    31.957    V1_n_606
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.537 r  WARIO/BRAM00/g2_b6_i_16/O[2]
                         net (fo=15, routed)          0.865    33.402    WARIO/BRAM00/g2_b6_i_16_n_5
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    34.236 r  WARIO/BRAM00/g2_b6_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.236    M1/WARIO/BRAM00/data_out[1]_i_172_0[0]
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.464 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.200    35.664    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X29Y131        LUT3 (Prop_lut3_I1_O)        0.313    35.977 r  M1/WARIO/BRAM00/g32_b7__0_i_3/O
                         net (fo=117, routed)         1.486    37.463    M1/WARIO/BRAM00/g32_b7__0_i_3_n_0
    SLICE_X37Y137        LUT6 (Prop_lut6_I4_O)        0.124    37.587 r  M1/WARIO/BRAM00/g32_b11__1/O
                         net (fo=2, routed)           1.001    38.588    M1/WARIO/BRAM00/g32_b11__1_n_0
    SLICE_X39Y137        LUT6 (Prop_lut6_I5_O)        0.124    38.712 r  M1/WARIO/BRAM00/data_out[11]_i_154__4/O
                         net (fo=1, routed)           0.941    39.653    M1/WARIO/BRAM00/data_out[11]_i_154__4_n_0
    SLICE_X20Y137        LUT5 (Prop_lut5_I3_O)        0.124    39.777 r  M1/WARIO/BRAM00/data_out[11]_i_60__6/O
                         net (fo=2, routed)           1.044    40.821    M1/WARIO/BRAM00/data_out[11]_i_60__6_n_0
    SLICE_X17Y126        LUT5 (Prop_lut5_I0_O)        0.124    40.945 r  M1/WARIO/BRAM00/data_out[9]_i_17__0/O
                         net (fo=1, routed)           0.000    40.945    M1/WARIO/BRAM00/data_out[9]_i_17__0_n_0
    SLICE_X17Y126        MUXF7 (Prop_muxf7_I1_O)      0.217    41.162 r  M1/WARIO/BRAM00/data_out_reg[9]_i_6/O
                         net (fo=1, routed)           0.585    41.747    M1/WARIO/BRAM00/data_out_reg[9]_i_6_n_0
    SLICE_X18Y125        LUT6 (Prop_lut6_I3_O)        0.299    42.046 r  M1/WARIO/BRAM00/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000    42.046    M1/WARIO/BRAM00/data_out[9]_i_2_n_0
    SLICE_X18Y125        MUXF7 (Prop_muxf7_I0_O)      0.238    42.284 r  M1/WARIO/BRAM00/data_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    42.284    M1/WARIO/BRAM00/data_out_reg[9]_i_1_n_0
    SLICE_X18Y125        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.460     1.460    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         1.597     1.600    M1/WARIO/BRAM00/clk_out1
    SLICE_X18Y125        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/CHAIN/current_sprite_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M1/CHAIN/BALLBRAM1/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.014%)  route 0.279ns (59.986%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE                         0.000     0.000 r  M1/CHAIN/current_sprite_reg[2]/C
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M1/CHAIN/current_sprite_reg[2]/Q
                         net (fo=13, routed)          0.279     0.420    M1/CHAIN/BALLBRAM1/data_out_reg[0]_0[2]
    SLICE_X15Y56         LUT5 (Prop_lut5_I1_O)        0.045     0.465 r  M1/CHAIN/BALLBRAM1/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.465    M1/CHAIN/BALLBRAM1/data_out[6]_i_1_n_0
    SLICE_X15Y56         FDRE                                         r  M1/CHAIN/BALLBRAM1/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.833     0.835    M1/CHAIN/BALLBRAM1/clk_out1
    SLICE_X15Y56         FDRE                                         r  M1/CHAIN/BALLBRAM1/data_out_reg[6]/C

Slack:                    inf
  Source:                 M1/super_move_delay_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.209ns (42.119%)  route 0.287ns (57.881%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDCE                         0.000     0.000 r  M1/super_move_delay_flag_reg/C
    SLICE_X46Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  M1/super_move_delay_flag_reg/Q
                         net (fo=2, routed)           0.287     0.451    M1/super_move_delay_flag_reg_n_0
    SLICE_X46Y64         LUT3 (Prop_lut3_I0_O)        0.045     0.496 r  M1/FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     0.496    M1/FSM_onehot_current_state[6]_i_1_n_0
    SLICE_X46Y64         FDCE                                         r  M1/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.826     0.828    M1/clk_out1
    SLICE_X46Y64         FDCE                                         r  M1/FSM_onehot_current_state_reg[6]/C

Slack:                    inf
  Source:                 M1/super_move_delay_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.209ns (41.699%)  route 0.292ns (58.301%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDCE                         0.000     0.000 r  M1/super_move_delay_flag_reg/C
    SLICE_X46Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  M1/super_move_delay_flag_reg/Q
                         net (fo=2, routed)           0.292     0.456    M1/super_move_delay_flag_reg_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.501 r  M1/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.501    M1/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X46Y64         FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.826     0.828    M1/clk_out1
    SLICE_X46Y64         FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C

Slack:                    inf
  Source:                 M1/CHAIN/current_sprite_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M1/CHAIN/BALLBRAM1/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.988%)  route 0.331ns (64.012%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE                         0.000     0.000 r  M1/CHAIN/current_sprite_reg[2]/C
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M1/CHAIN/current_sprite_reg[2]/Q
                         net (fo=13, routed)          0.331     0.472    M1/CHAIN/BALLBRAM1/data_out_reg[0]_0[2]
    SLICE_X15Y56         LUT5 (Prop_lut5_I1_O)        0.045     0.517 r  M1/CHAIN/BALLBRAM1/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.517    M1/CHAIN/BALLBRAM1/data_out[2]_i_1_n_0
    SLICE_X15Y56         FDRE                                         r  M1/CHAIN/BALLBRAM1/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.833     0.835    M1/CHAIN/BALLBRAM1/clk_out1
    SLICE_X15Y56         FDRE                                         r  M1/CHAIN/BALLBRAM1/data_out_reg[2]/C

Slack:                    inf
  Source:                 M1/CHAIN/current_sprite_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M1/CHAIN/BALLBRAM1/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE                         0.000     0.000 r  M1/CHAIN/current_sprite_reg[1]/C
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M1/CHAIN/current_sprite_reg[1]/Q
                         net (fo=18, routed)          0.338     0.479    M1/CHAIN/BALLBRAM1/data_out_reg[0]_0[1]
    SLICE_X15Y57         LUT5 (Prop_lut5_I3_O)        0.045     0.524 r  M1/CHAIN/BALLBRAM1/data_out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.524    M1/CHAIN/BALLBRAM1/data_out[9]_i_1_n_0
    SLICE_X15Y57         FDRE                                         r  M1/CHAIN/BALLBRAM1/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.832     0.834    M1/CHAIN/BALLBRAM1/clk_out1
    SLICE_X15Y57         FDRE                                         r  M1/CHAIN/BALLBRAM1/data_out_reg[9]/C

Slack:                    inf
  Source:                 M1/WARIO/super_move_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/pix_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.207ns (39.072%)  route 0.323ns (60.928%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE                         0.000     0.000 r  M1/WARIO/super_move_flag_reg/C
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  M1/WARIO/super_move_flag_reg/Q
                         net (fo=7, routed)           0.323     0.487    V1/pix_reg[11]
    SLICE_X28Y65         LUT4 (Prop_lut4_I3_O)        0.043     0.530 r  V1/pix[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.530    M1/WARIO/pix_reg[12]_0[3]
    SLICE_X28Y65         FDCE                                         r  M1/WARIO/pix_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.825     0.826    M1/WARIO/clk_out1
    SLICE_X28Y65         FDCE                                         r  M1/WARIO/pix_reg[3]/C

Slack:                    inf
  Source:                 M1/WARIO/super_move_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/pix_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.209ns (39.301%)  route 0.323ns (60.699%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE                         0.000     0.000 r  M1/WARIO/super_move_flag_reg/C
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  M1/WARIO/super_move_flag_reg/Q
                         net (fo=7, routed)           0.323     0.487    V1/pix_reg[11]
    SLICE_X28Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.532 r  V1/pix[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.532    M1/WARIO/pix_reg[12]_0[1]
    SLICE_X28Y65         FDCE                                         r  M1/WARIO/pix_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.825     0.826    M1/WARIO/clk_out1
    SLICE_X28Y65         FDCE                                         r  M1/WARIO/pix_reg[1]/C

Slack:                    inf
  Source:                 M1/WARIO/super_move_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/pix_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.206ns (38.169%)  route 0.334ns (61.831%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE                         0.000     0.000 r  M1/WARIO/super_move_flag_reg/C
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  M1/WARIO/super_move_flag_reg/Q
                         net (fo=7, routed)           0.334     0.498    V1/pix_reg[11]
    SLICE_X28Y65         LUT4 (Prop_lut4_I3_O)        0.042     0.540 r  V1/pix[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.540    M1/WARIO/pix_reg[12]_0[9]
    SLICE_X28Y65         FDCE                                         r  M1/WARIO/pix_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.825     0.826    M1/WARIO/clk_out1
    SLICE_X28Y65         FDCE                                         r  M1/WARIO/pix_reg[9]/C

Slack:                    inf
  Source:                 M1/WARIO/super_move_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/pix_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.511%)  route 0.334ns (61.489%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE                         0.000     0.000 r  M1/WARIO/super_move_flag_reg/C
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  M1/WARIO/super_move_flag_reg/Q
                         net (fo=7, routed)           0.334     0.498    V1/pix_reg[11]
    SLICE_X28Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.543 r  V1/pix[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.543    M1/WARIO/pix_reg[12]_0[11]
    SLICE_X28Y65         FDCE                                         r  M1/WARIO/pix_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.825     0.826    M1/WARIO/clk_out1
    SLICE_X28Y65         FDCE                                         r  M1/WARIO/pix_reg[11]/C

Slack:                    inf
  Source:                 M1/init_delay_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.605%)  route 0.362ns (63.395%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE                         0.000     0.000 r  M1/init_delay_flag_reg/C
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  M1/init_delay_flag_reg/Q
                         net (fo=2, routed)           0.362     0.526    M1/init_delay_flag_reg_n_0
    SLICE_X52Y66         LUT2 (Prop_lut2_I1_O)        0.045     0.571 r  M1/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.571    M1/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X52Y66         FDPE                                         r  M1/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     0.819    C1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  C1/inst/clkout1_buf/O
                         net (fo=743, routed)         0.827     0.829    M1/clk_out1
    SLICE_X52Y66         FDPE                                         r  M1/FSM_onehot_current_state_reg[0]/C





