vsim -gui work.cpu
add wave -position insertpoint  \
sim:/cpu/Addressbuffet \
sim:/cpu/Addressbufmem \
sim:/cpu/Addresssig \
sim:/cpu/ALU_Result \
sim:/cpu/ALUEnablesig \
sim:/cpu/Carry \
sim:/cpu/Checksig \
sim:/cpu/ChecksigEx \
sim:/cpu/clk \
sim:/cpu/D_IMD \
sim:/cpu/DataINbuf \
sim:/cpu/Decode_Flush \
sim:/cpu/DecSPsig \
sim:/cpu/DecSPsigEx \
sim:/cpu/Enable \
sim:/cpu/ex_flush \
sim:/cpu/Execute_Flush \
sim:/cpu/Fetch_Jump \
sim:/cpu/HDU_EN \
sim:/cpu/HDU_HLT \
sim:/cpu/HDU_Ins_Out \
sim:/cpu/HDU_Load_Use \
sim:/cpu/HDU_Swap_Hazard \
sim:/cpu/HDU_w_DE_Imm \
sim:/cpu/HDU_w_DE_OpCode \
sim:/cpu/HDU_w_DE_RD \
sim:/cpu/HDU_w_DE_RS \
sim:/cpu/HDU_w_DE_RT \
sim:/cpu/Immediatesig \
sim:/cpu/ImmediatesigEx \
sim:/cpu/Immsig \
sim:/cpu/ImmsigEx \
sim:/cpu/IncSPsig \
sim:/cpu/IncSPsigEx \
sim:/cpu/Ins \
sim:/cpu/intr \
sim:/cpu/intrinssig \
sim:/cpu/intrsig \
sim:/cpu/Jump_Address \
sim:/cpu/Jumpsig \
sim:/cpu/JumpsigEx \
sim:/cpu/MemDataIn \
sim:/cpu/MemDataOut \
sim:/cpu/MEMRsig \
sim:/cpu/MEMRsigEx \
sim:/cpu/Memsig \
sim:/cpu/MEMW \
sim:/cpu/MEMWsig \
sim:/cpu/MEMWsigEx \
sim:/cpu/Modesig \
sim:/cpu/Negative \
sim:/cpu/Op1sig \
sim:/cpu/Op1sigfwd \
sim:/cpu/Op2sig \
sim:/cpu/Op2sigfwd \
sim:/cpu/OpCodesig \
sim:/cpu/Original_Jump_EM \
sim:/cpu/PortReadsig \
sim:/cpu/PortReadsigEx \
sim:/cpu/PortWritesig \
sim:/cpu/PortWritesigEx \
sim:/cpu/RDsig \
sim:/cpu/RDsigbuf \
sim:/cpu/RDsigbuf2 \
sim:/cpu/RDsigbufend \
sim:/cpu/RegWritesig \
sim:/cpu/RegWritesigend \
sim:/cpu/RegWritesigEx \
sim:/cpu/Result \
sim:/cpu/Resultsig \
sim:/cpu/RET \
sim:/cpu/RSsig \
sim:/cpu/RSsigbuf \
sim:/cpu/rst \
sim:/cpu/rstsig \
sim:/cpu/RSval \
sim:/cpu/RSvalbuf \
sim:/cpu/RSvalbuf2 \
sim:/cpu/RTsig \
sim:/cpu/RTsigbuf \
sim:/cpu/RTval \
sim:/cpu/SETCsig \
sim:/cpu/Unbuffered_DataOut \
sim:/cpu/Zero
mem load -filltype value -filldata 32'b00000000000000000000000010100000 -fillradix binary /cpu/mem/Memory(0)
mem load -filltype value -filldata 32'b00000000000000000000000100000000 -fillradix binary /cpu/mem/Memory(1)
mem load -filltype value -filldata 32'b00000000000000000000001000000000 -fillradix binary /cpu/mem/Memory(2)
mem load -filltype value -filldata 32'b00000000000000000000001001010000 -fillradix binary /cpu/mem/Memory(3)
mem load -filltype value -filldata 32'b00001100000000000000000000000000 -fillradix binary /cpu/mem/Memory(160)
mem load -filltype value -filldata 32'b00000000000000000000000000000000 -fillradix binary /cpu/mem/Memory(161)
mem load -filltype value -filldata 32'b00011110010010000000000000000000 -fillradix binary /cpu/mem/Memory(162)
mem load -filltype value -filldata 32'b10010000010010000000000000000001 -fillradix binary /cpu/mem/Memory(163)
mem load -filltype value -filldata 32'b00110000010000000000000000000000 -fillradix binary /cpu/mem/Memory(164)
mem load -filltype value -filldata 32'b00110000100000000000000000000000 -fillradix binary /cpu/mem/Memory(165)
mem load -filltype value -filldata 32'b00011110100100000000000000000000 -fillradix binary /cpu/mem/Memory(166)
mem load -filltype value -filldata 32'b10010000010010000000000000000001 -fillradix binary /cpu/mem/Memory(167)
mem load -filltype value -filldata 32'b00100010000000010000000000000000 -fillradix binary /cpu/mem/Memory(168)
mem load -filltype value -filldata 32'b00100010000000100000000000000000 -fillradix binary /cpu/mem/Memory(169)
mem load -filltype value -filldata 32'b00000010000000000000000000000000 -fillradix binary /cpu/mem/Memory(170)
force -freeze sim:/cpu/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/cpu/intr 0 0
force -freeze sim:/cpu/rst 0 0
run
force -freeze sim:/cpu/rst 1 0
run
force -freeze sim:/cpu/rst 0 0
run 300
run
run
run
run
mem load -filltype value -filldata 00000005 -fillradix hexadecimal /cpu/memoryWB/InPort(0)
run
mem load -filltype value -filldata 00000010 -fillradix hexadecimal /cpu/memoryWB/InPort(0)
run
run
run
run
run
run
run
run
run
run