#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19936e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1993870 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x198c3f0 .functor NOT 1, L_0x19c6940, C4<0>, C4<0>, C4<0>;
L_0x19c66a0 .functor XOR 1, L_0x19c6540, L_0x19c6600, C4<0>, C4<0>;
L_0x19c6830 .functor XOR 1, L_0x19c66a0, L_0x19c6760, C4<0>, C4<0>;
v0x19c31c0_0 .net *"_ivl_10", 0 0, L_0x19c6760;  1 drivers
v0x19c32c0_0 .net *"_ivl_12", 0 0, L_0x19c6830;  1 drivers
v0x19c33a0_0 .net *"_ivl_2", 0 0, L_0x19c5030;  1 drivers
v0x19c3460_0 .net *"_ivl_4", 0 0, L_0x19c6540;  1 drivers
v0x19c3540_0 .net *"_ivl_6", 0 0, L_0x19c6600;  1 drivers
v0x19c3670_0 .net *"_ivl_8", 0 0, L_0x19c66a0;  1 drivers
v0x19c3750_0 .net "a", 0 0, v0x19c04e0_0;  1 drivers
v0x19c37f0_0 .net "b", 0 0, v0x19c0580_0;  1 drivers
v0x19c3890_0 .net "c", 0 0, v0x19c0620_0;  1 drivers
v0x19c3930_0 .var "clk", 0 0;
v0x19c39d0_0 .net "d", 0 0, v0x19c0760_0;  1 drivers
v0x19c3a70_0 .net "q_dut", 0 0, L_0x19c62d0;  1 drivers
v0x19c3b10_0 .net "q_ref", 0 0, L_0x197fea0;  1 drivers
v0x19c3bb0_0 .var/2u "stats1", 159 0;
v0x19c3c50_0 .var/2u "strobe", 0 0;
v0x19c3cf0_0 .net "tb_match", 0 0, L_0x19c6940;  1 drivers
v0x19c3db0_0 .net "tb_mismatch", 0 0, L_0x198c3f0;  1 drivers
v0x19c3e70_0 .net "wavedrom_enable", 0 0, v0x19c0850_0;  1 drivers
v0x19c3f10_0 .net "wavedrom_title", 511 0, v0x19c08f0_0;  1 drivers
L_0x19c5030 .concat [ 1 0 0 0], L_0x197fea0;
L_0x19c6540 .concat [ 1 0 0 0], L_0x197fea0;
L_0x19c6600 .concat [ 1 0 0 0], L_0x19c62d0;
L_0x19c6760 .concat [ 1 0 0 0], L_0x197fea0;
L_0x19c6940 .cmp/eeq 1, L_0x19c5030, L_0x19c6830;
S_0x1993a00 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1993870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x197fea0 .functor OR 1, v0x19c0620_0, v0x19c0580_0, C4<0>, C4<0>;
v0x199d0e0_0 .net "a", 0 0, v0x19c04e0_0;  alias, 1 drivers
v0x199d180_0 .net "b", 0 0, v0x19c0580_0;  alias, 1 drivers
v0x197fff0_0 .net "c", 0 0, v0x19c0620_0;  alias, 1 drivers
v0x1980090_0 .net "d", 0 0, v0x19c0760_0;  alias, 1 drivers
v0x19bfae0_0 .net "q", 0 0, L_0x197fea0;  alias, 1 drivers
S_0x19bfc90 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1993870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x19c04e0_0 .var "a", 0 0;
v0x19c0580_0 .var "b", 0 0;
v0x19c0620_0 .var "c", 0 0;
v0x19c06c0_0 .net "clk", 0 0, v0x19c3930_0;  1 drivers
v0x19c0760_0 .var "d", 0 0;
v0x19c0850_0 .var "wavedrom_enable", 0 0;
v0x19c08f0_0 .var "wavedrom_title", 511 0;
E_0x198e7b0/0 .event negedge, v0x19c06c0_0;
E_0x198e7b0/1 .event posedge, v0x19c06c0_0;
E_0x198e7b0 .event/or E_0x198e7b0/0, E_0x198e7b0/1;
E_0x198ea00 .event posedge, v0x19c06c0_0;
E_0x19789f0 .event negedge, v0x19c06c0_0;
S_0x19bffe0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x19bfc90;
 .timescale -12 -12;
v0x19c01e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19c02e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x19bfc90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19c0a50 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1993870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1994160 .functor NOT 1, v0x19c0580_0, C4<0>, C4<0>, C4<0>;
L_0x198c460 .functor AND 1, v0x19c04e0_0, L_0x1994160, C4<1>, C4<1>;
L_0x19c41c0 .functor NOT 1, v0x19c0620_0, C4<0>, C4<0>, C4<0>;
L_0x19c4230 .functor AND 1, L_0x198c460, L_0x19c41c0, C4<1>, C4<1>;
L_0x19c4300 .functor AND 1, L_0x19c4230, v0x19c0760_0, C4<1>, C4<1>;
L_0x19c4450 .functor NOT 1, v0x19c04e0_0, C4<0>, C4<0>, C4<0>;
L_0x19c4500 .functor AND 1, L_0x19c4450, v0x19c0580_0, C4<1>, C4<1>;
L_0x19c4570 .functor NOT 1, v0x19c0620_0, C4<0>, C4<0>, C4<0>;
L_0x19c4630 .functor AND 1, L_0x19c4500, L_0x19c4570, C4<1>, C4<1>;
L_0x19c4740 .functor AND 1, L_0x19c4630, v0x19c0760_0, C4<1>, C4<1>;
L_0x19c4860 .functor OR 1, L_0x19c4300, L_0x19c4740, C4<0>, C4<0>;
L_0x19c4920 .functor NOT 1, v0x19c04e0_0, C4<0>, C4<0>, C4<0>;
L_0x19c4a00 .functor NOT 1, v0x19c0580_0, C4<0>, C4<0>, C4<0>;
L_0x19c4a70 .functor AND 1, L_0x19c4920, L_0x19c4a00, C4<1>, C4<1>;
L_0x19c4990 .functor AND 1, L_0x19c4a70, v0x19c0620_0, C4<1>, C4<1>;
L_0x19c4c50 .functor AND 1, L_0x19c4990, v0x19c0760_0, C4<1>, C4<1>;
L_0x19c4da0 .functor OR 1, L_0x19c4860, L_0x19c4c50, C4<0>, C4<0>;
L_0x19c4eb0 .functor AND 1, v0x19c04e0_0, v0x19c0580_0, C4<1>, C4<1>;
L_0x19c50d0 .functor AND 1, L_0x19c4eb0, v0x19c0620_0, C4<1>, C4<1>;
L_0x19c52a0 .functor NOT 1, v0x19c0760_0, C4<0>, C4<0>, C4<0>;
L_0x19c53c0 .functor AND 1, L_0x19c50d0, L_0x19c52a0, C4<1>, C4<1>;
L_0x19c54d0 .functor OR 1, L_0x19c4da0, L_0x19c53c0, C4<0>, C4<0>;
L_0x19c56a0 .functor AND 1, v0x19c04e0_0, v0x19c0580_0, C4<1>, C4<1>;
L_0x19c5820 .functor NOT 1, v0x19c0620_0, C4<0>, C4<0>, C4<0>;
L_0x19c5960 .functor AND 1, L_0x19c56a0, L_0x19c5820, C4<1>, C4<1>;
L_0x19c5a70 .functor AND 1, L_0x19c5960, v0x19c0760_0, C4<1>, C4<1>;
L_0x19c5d20 .functor OR 1, L_0x19c54d0, L_0x19c5a70, C4<0>, C4<0>;
L_0x19c5e30 .functor NOT 1, v0x19c0580_0, C4<0>, C4<0>, C4<0>;
L_0x19c5f90 .functor AND 1, v0x19c04e0_0, L_0x19c5e30, C4<1>, C4<1>;
L_0x19c6050 .functor AND 1, L_0x19c5f90, v0x19c0620_0, C4<1>, C4<1>;
L_0x19c6210 .functor AND 1, L_0x19c6050, v0x19c0760_0, C4<1>, C4<1>;
L_0x19c62d0 .functor OR 1, L_0x19c5d20, L_0x19c6210, C4<0>, C4<0>;
v0x19c0d40_0 .net *"_ivl_0", 0 0, L_0x1994160;  1 drivers
v0x19c0e20_0 .net *"_ivl_10", 0 0, L_0x19c4450;  1 drivers
v0x19c0f00_0 .net *"_ivl_12", 0 0, L_0x19c4500;  1 drivers
v0x19c0ff0_0 .net *"_ivl_14", 0 0, L_0x19c4570;  1 drivers
v0x19c10d0_0 .net *"_ivl_16", 0 0, L_0x19c4630;  1 drivers
v0x19c1200_0 .net *"_ivl_18", 0 0, L_0x19c4740;  1 drivers
v0x19c12e0_0 .net *"_ivl_2", 0 0, L_0x198c460;  1 drivers
v0x19c13c0_0 .net *"_ivl_20", 0 0, L_0x19c4860;  1 drivers
v0x19c14a0_0 .net *"_ivl_22", 0 0, L_0x19c4920;  1 drivers
v0x19c1580_0 .net *"_ivl_24", 0 0, L_0x19c4a00;  1 drivers
v0x19c1660_0 .net *"_ivl_26", 0 0, L_0x19c4a70;  1 drivers
v0x19c1740_0 .net *"_ivl_28", 0 0, L_0x19c4990;  1 drivers
v0x19c1820_0 .net *"_ivl_30", 0 0, L_0x19c4c50;  1 drivers
v0x19c1900_0 .net *"_ivl_32", 0 0, L_0x19c4da0;  1 drivers
v0x19c19e0_0 .net *"_ivl_34", 0 0, L_0x19c4eb0;  1 drivers
v0x19c1ac0_0 .net *"_ivl_36", 0 0, L_0x19c50d0;  1 drivers
v0x19c1ba0_0 .net *"_ivl_38", 0 0, L_0x19c52a0;  1 drivers
v0x19c1c80_0 .net *"_ivl_4", 0 0, L_0x19c41c0;  1 drivers
v0x19c1d60_0 .net *"_ivl_40", 0 0, L_0x19c53c0;  1 drivers
v0x19c1e40_0 .net *"_ivl_42", 0 0, L_0x19c54d0;  1 drivers
v0x19c1f20_0 .net *"_ivl_44", 0 0, L_0x19c56a0;  1 drivers
v0x19c2000_0 .net *"_ivl_46", 0 0, L_0x19c5820;  1 drivers
v0x19c20e0_0 .net *"_ivl_48", 0 0, L_0x19c5960;  1 drivers
v0x19c21c0_0 .net *"_ivl_50", 0 0, L_0x19c5a70;  1 drivers
v0x19c22a0_0 .net *"_ivl_52", 0 0, L_0x19c5d20;  1 drivers
v0x19c2380_0 .net *"_ivl_54", 0 0, L_0x19c5e30;  1 drivers
v0x19c2460_0 .net *"_ivl_56", 0 0, L_0x19c5f90;  1 drivers
v0x19c2540_0 .net *"_ivl_58", 0 0, L_0x19c6050;  1 drivers
v0x19c2620_0 .net *"_ivl_6", 0 0, L_0x19c4230;  1 drivers
v0x19c2700_0 .net *"_ivl_60", 0 0, L_0x19c6210;  1 drivers
v0x19c27e0_0 .net *"_ivl_8", 0 0, L_0x19c4300;  1 drivers
v0x19c28c0_0 .net "a", 0 0, v0x19c04e0_0;  alias, 1 drivers
v0x19c2960_0 .net "b", 0 0, v0x19c0580_0;  alias, 1 drivers
v0x19c2c60_0 .net "c", 0 0, v0x19c0620_0;  alias, 1 drivers
v0x19c2d50_0 .net "d", 0 0, v0x19c0760_0;  alias, 1 drivers
v0x19c2e40_0 .net "q", 0 0, L_0x19c62d0;  alias, 1 drivers
S_0x19c2fa0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1993870;
 .timescale -12 -12;
E_0x198e550 .event anyedge, v0x19c3c50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19c3c50_0;
    %nor/r;
    %assign/vec4 v0x19c3c50_0, 0;
    %wait E_0x198e550;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19bfc90;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0580_0, 0;
    %assign/vec4 v0x19c04e0_0, 0;
    %wait E_0x19789f0;
    %wait E_0x198ea00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0580_0, 0;
    %assign/vec4 v0x19c04e0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x198e7b0;
    %load/vec4 v0x19c04e0_0;
    %load/vec4 v0x19c0580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x19c0620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x19c0760_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0580_0, 0;
    %assign/vec4 v0x19c04e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x19c02e0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x198e7b0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0580_0, 0;
    %assign/vec4 v0x19c04e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1993870;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19c3930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19c3c50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1993870;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x19c3930_0;
    %inv;
    %store/vec4 v0x19c3930_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1993870;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19c06c0_0, v0x19c3db0_0, v0x19c3750_0, v0x19c37f0_0, v0x19c3890_0, v0x19c39d0_0, v0x19c3b10_0, v0x19c3a70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1993870;
T_7 ;
    %load/vec4 v0x19c3bb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x19c3bb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19c3bb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x19c3bb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19c3bb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19c3bb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19c3bb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1993870;
T_8 ;
    %wait E_0x198e7b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19c3bb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c3bb0_0, 4, 32;
    %load/vec4 v0x19c3cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x19c3bb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c3bb0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19c3bb0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c3bb0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x19c3b10_0;
    %load/vec4 v0x19c3b10_0;
    %load/vec4 v0x19c3a70_0;
    %xor;
    %load/vec4 v0x19c3b10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x19c3bb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c3bb0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x19c3bb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c3bb0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/circuit4/iter1/response1/top_module.sv";
