<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="latch_T_Schematic.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostMapSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostMapSimulation"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="latch_T.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="latch_T.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="latch_T.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="latch_T.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="latch_T.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="latch_T.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="latch_T.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="latch_T.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_T.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="latch_T.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="latch_T.syr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="latch_T.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="latch_T.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_T_latch_T_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="latch_T_latch_T_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="latch_T_latch_T_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="latch_T_latch_T_sch_tb_isim_map.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="latch_T_latch_T_sch_tb_isim_map.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_T_latch_T_sch_tb_map.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_T_latch_T_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_T_latch_T_sch_tb_stx_map.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="latch_T_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="latch_T_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="latch_T_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="latch_T_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="latch_T_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="latch_T_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="latch_T_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="latch_T_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="latch_T_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="latch_T_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/latch_T_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/latch_T_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/map/latch_T_map.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostMapSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1549813574" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1549813574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549816881" xil_pn:in_ck="6290700629352480612" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1549816881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="latch_T_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549813577" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8604360310231344149" xil_pn:start_ts="1549813577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549814713" xil_pn:in_ck="170079945153050795" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1886477408712010935" xil_pn:start_ts="1549814712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="latch_T.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1549813578" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2022344883756400594" xil_pn:start_ts="1549813578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549816881" xil_pn:in_ck="-3530645022758777035" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1549816881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="latch_T.vhf"/>
      <outfile xil_pn:name="latch_T_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549816882" xil_pn:in_ck="-3530645022758777035" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5497527591656322240" xil_pn:start_ts="1549816881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_T_latch_T_sch_tb_beh.prj"/>
      <outfile xil_pn:name="latch_T_latch_T_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1549816918" xil_pn:in_ck="9077145433969761214" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6890800011835603821" xil_pn:start_ts="1549816917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_T_latch_T_sch_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1549814094" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1549814094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549814095" xil_pn:in_ck="170079945153050795" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1537935519480343107" xil_pn:start_ts="1549814094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="latch_T.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1549814095" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2022344883756400594" xil_pn:start_ts="1549814095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549814095" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1549814095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549814095" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7554458416806185189" xil_pn:start_ts="1549814095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549814095" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1549814095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549814095" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="369793631696756060" xil_pn:start_ts="1549814095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549814108" xil_pn:in_ck="170079945153054225" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3976288765345334734" xil_pn:start_ts="1549814095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="latch_T.jhd"/>
      <outfile xil_pn:name="latch_T.lso"/>
      <outfile xil_pn:name="latch_T.ngc"/>
      <outfile xil_pn:name="latch_T.ngr"/>
      <outfile xil_pn:name="latch_T.prj"/>
      <outfile xil_pn:name="latch_T.stx"/>
      <outfile xil_pn:name="latch_T.syr"/>
      <outfile xil_pn:name="latch_T.xst"/>
      <outfile xil_pn:name="latch_T_latch_T_sch_tb_beh.prj"/>
      <outfile xil_pn:name="latch_T_latch_T_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="latch_T_latch_T_sch_tb_stx_map.prj"/>
      <outfile xil_pn:name="latch_T_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1549814108" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981273361048225" xil_pn:start_ts="1549814108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549814116" xil_pn:in_ck="170079945153045477" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8692968478795930323" xil_pn:start_ts="1549814108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="latch_T.bld"/>
      <outfile xil_pn:name="latch_T.ngd"/>
      <outfile xil_pn:name="latch_T_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1549814147" xil_pn:in_ck="170079945153045478" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1549814116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="latch_T.pcf"/>
      <outfile xil_pn:name="latch_T_map.map"/>
      <outfile xil_pn:name="latch_T_map.mrp"/>
      <outfile xil_pn:name="latch_T_map.ncd"/>
      <outfile xil_pn:name="latch_T_map.ngm"/>
      <outfile xil_pn:name="latch_T_map.xrpt"/>
      <outfile xil_pn:name="latch_T_summary.xml"/>
      <outfile xil_pn:name="latch_T_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1549814160" xil_pn:in_ck="4678935991402378751" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="6496249639165216286" xil_pn:start_ts="1549814147">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/latch_T_map.nlf"/>
      <outfile xil_pn:name="netgen/map/latch_T_map.sdf"/>
      <outfile xil_pn:name="netgen/map/latch_T_map.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549816056" xil_pn:in_ck="300666655471595569" xil_pn:name="TRAN_copyPost-MapAbstractToPreSimulation" xil_pn:start_ts="1549816056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="latch_T_TB.vhd"/>
      <outfile xil_pn:name="netgen/map/latch_T_map.sdf"/>
      <outfile xil_pn:name="netgen/map/latch_T_map.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549816059" xil_pn:in_ck="-3871796017345198099" xil_pn:name="TRAN_ISimulatePostMapModelRunFuse" xil_pn:prop_ck="-220230471046799200" xil_pn:start_ts="1549816056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_T_latch_T_sch_tb_isim_map.exe"/>
      <outfile xil_pn:name="latch_T_latch_T_sch_tb_map.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1549816059" xil_pn:in_ck="9077145448028854669" xil_pn:name="TRAN_ISimulatePostMapModel" xil_pn:prop_ck="1386613274587204894" xil_pn:start_ts="1549816059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_T_latch_T_sch_tb_isim_map.wdb"/>
    </transform>
  </transforms>

</generated_project>
