// Seed: 3507312451
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    input wor id_2,
    output wor id_3,
    output uwire id_4,
    output wor id_5,
    input tri1 id_6,
    output supply1 id_7,
    input tri id_8,
    output supply1 id_9
);
  assign id_4 = 1;
  assign module_1.type_10 = 0;
  uwire id_11 = id_8;
  assign id_11 = 1;
  wire id_12;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    output wand id_5,
    output wire id_6,
    output supply1 id_7,
    input wor id_8,
    input supply1 id_9,
    input supply0 id_10,
    output uwire id_11,
    output wor id_12,
    input wire id_13,
    input supply0 id_14,
    input wor id_15,
    output tri0 id_16,
    input wor id_17,
    input tri0 id_18,
    input supply1 id_19,
    input tri1 id_20,
    output uwire id_21,
    input tri id_22,
    output tri0 id_23,
    input tri id_24,
    input wire id_25,
    input tri0 id_26
);
  id_28(
      ~id_7, 1
  );
  module_0 modCall_1 (
      id_12,
      id_6,
      id_25,
      id_1,
      id_6,
      id_21,
      id_3,
      id_1,
      id_18,
      id_11
  );
  tri1 id_29 = id_9;
  assign id_16 = 1;
endmodule
