\hypertarget{lpc-dma_8h}{}\section{bsps/arm/include/bsp/lpc-\/dma.h File Reference}
\label{lpc-dma_8h}\index{bsps/arm/include/bsp/lpc-\/dma.h@{bsps/arm/include/bsp/lpc-\/dma.h}}


D\+MA support A\+PI.  


{\ttfamily \#include $<$bspopts.\+h$>$}\newline
{\ttfamily \#include $<$bsp/utility.\+h$>$}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structlpc__dma__descriptor}{lpc\+\_\+dma\+\_\+descriptor}}
\begin{DoxyCompactList}\small\item\em D\+MA descriptor item. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structlpc__dma__channel}{lpc\+\_\+dma\+\_\+channel}}
\begin{DoxyCompactList}\small\item\em D\+MA channel block. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structlpc__dma}{lpc\+\_\+dma}}
\begin{DoxyCompactList}\small\item\em D\+MA control block. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{Indent}\textbf{ D\+MA Configuration Register}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+F\+G\+\_\+E}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+F\+G\+\_\+\+M\+\_\+0}~B\+S\+P\+\_\+\+B\+I\+T32(1)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+F\+G\+\_\+\+M\+\_\+1}~B\+S\+P\+\_\+\+B\+I\+T32(2)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ D\+MA Channel Control Register}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+T\+SZ}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 0, 11)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+T\+S\+Z\+\_\+\+M\+AX}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+T\+SZ(0xfff)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+SB}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 12, 14)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+S\+B\+\_\+1}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+SB(0)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+S\+B\+\_\+4}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+SB(1)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+S\+B\+\_\+8}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+SB(2)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+S\+B\+\_\+16}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+SB(3)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+S\+B\+\_\+32}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+SB(4)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+S\+B\+\_\+64}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+SB(5)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+S\+B\+\_\+128}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+SB(6)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+S\+B\+\_\+256}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+SB(7)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+DB}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 15, 17)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+D\+B\+\_\+1}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+DB(0)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+D\+B\+\_\+4}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+DB(1)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+D\+B\+\_\+8}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+DB(2)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+D\+B\+\_\+16}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+DB(3)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+D\+B\+\_\+32}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+DB(4)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+D\+B\+\_\+64}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+DB(5)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+D\+B\+\_\+128}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+DB(6)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+D\+B\+\_\+256}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+DB(7)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+SW}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 18, 20)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+S\+W\+\_\+8}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+SW(0)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+S\+W\+\_\+16}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+SW(1)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+S\+W\+\_\+32}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+SW(2)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+DW}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 21, 23)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+D\+W\+\_\+8}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+DW(0)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+D\+W\+\_\+16}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+DW(1)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+D\+W\+\_\+32}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+DW(2)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+S}~B\+S\+P\+\_\+\+B\+I\+T32(24)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+D}~B\+S\+P\+\_\+\+B\+I\+T32(25)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+SI}~B\+S\+P\+\_\+\+B\+I\+T32(26)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+DI}~B\+S\+P\+\_\+\+B\+I\+T32(27)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+\+P\+R\+OT}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 28, 30)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+T\+R\+L\+\_\+I}~B\+S\+P\+\_\+\+B\+I\+T32(31)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ D\+MA Channel Configuration Register}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+E}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+S\+P\+ER}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 1, 5)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+D\+P\+ER}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 6, 10)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+OW}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 11, 13)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+O\+W\+\_\+\+M\+E\+M\+\_\+\+T\+O\+\_\+\+M\+E\+M\+\_\+\+D\+MA}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+OW(0)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+O\+W\+\_\+\+M\+E\+M\+\_\+\+T\+O\+\_\+\+P\+E\+R\+\_\+\+D\+MA}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+OW(1)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+O\+W\+\_\+\+P\+E\+R\+\_\+\+T\+O\+\_\+\+M\+E\+M\+\_\+\+D\+MA}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+OW(2)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+O\+W\+\_\+\+P\+E\+R\+\_\+\+T\+O\+\_\+\+P\+E\+R\+\_\+\+D\+MA}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+OW(3)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+O\+W\+\_\+\+P\+E\+R\+\_\+\+T\+O\+\_\+\+P\+E\+R\+\_\+\+D\+E\+ST}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+OW(4)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+O\+W\+\_\+\+M\+E\+M\+\_\+\+T\+O\+\_\+\+P\+E\+R\+\_\+\+P\+ER}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+OW(5)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+O\+W\+\_\+\+P\+E\+R\+\_\+\+T\+O\+\_\+\+M\+E\+M\+\_\+\+P\+ER}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+OW(6)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+O\+W\+\_\+\+P\+E\+R\+\_\+\+T\+O\+\_\+\+P\+E\+R\+\_\+\+S\+RC}~D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+F\+L\+OW(7)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+IE}~B\+S\+P\+\_\+\+B\+I\+T32(14)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+\+I\+TC}~B\+S\+P\+\_\+\+B\+I\+T32(15)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+L}~B\+S\+P\+\_\+\+B\+I\+T32(16)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+A}~B\+S\+P\+\_\+\+B\+I\+T32(17)
\item 
\#define {\bfseries D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+H}~B\+S\+P\+\_\+\+B\+I\+T32(18)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ L\+P\+C24\+XX D\+MA Peripherals}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries L\+P\+C24\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+S\+S\+P\+\_\+0\+\_\+\+TX}~0
\item 
\#define {\bfseries L\+P\+C24\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+S\+S\+P\+\_\+0\+\_\+\+RX}~1
\item 
\#define {\bfseries L\+P\+C24\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+S\+S\+P\+\_\+1\+\_\+\+TX}~2
\item 
\#define {\bfseries L\+P\+C24\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+S\+S\+P\+\_\+1\+\_\+\+RX}~3
\item 
\#define {\bfseries L\+P\+C24\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+S\+D\+\_\+\+M\+MC}~4
\item 
\#define {\bfseries L\+P\+C24\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+0}~5
\item 
\#define {\bfseries L\+P\+C24\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+1}~6
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ L\+P\+C32\+XX D\+MA Peripherals}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+I2\+S\+\_\+0\+\_\+\+C\+H\+\_\+0}~0
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+I2\+S\+\_\+0\+\_\+\+C\+H\+\_\+1}~13
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+I2\+S\+\_\+1\+\_\+\+C\+H\+\_\+0}~2
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+I2\+S\+\_\+1\+\_\+\+C\+H\+\_\+1}~10
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+N\+A\+N\+D\+\_\+0}~1
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+N\+A\+N\+D\+\_\+1}~12
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+S\+D\+\_\+\+M\+MC}~4
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+S\+S\+P\+\_\+0\+\_\+\+RX}~14
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+S\+S\+P\+\_\+0\+\_\+\+TX}~15
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+S\+S\+P\+\_\+1\+\_\+\+RX}~3
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+S\+S\+P\+\_\+1\+\_\+\+TX}~11
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+U\+A\+R\+T\+\_\+1\+\_\+\+RX}~6
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+U\+A\+R\+T\+\_\+1\+\_\+\+TX}~5
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+U\+A\+R\+T\+\_\+2\+\_\+\+RX}~8
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+U\+A\+R\+T\+\_\+2\+\_\+\+TX}~7
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+U\+A\+R\+T\+\_\+7\+\_\+\+RX}~10
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+\_\+\+U\+A\+R\+T\+\_\+7\+\_\+\+TX}~9
\end{DoxyCompactItemize}
\end{Indent}


\subsection{Detailed Description}
D\+MA support A\+PI. 

