@article{Barr,
 author = {Barr, Thomas W. and Cox, Alan L. and Rixner, Scott},
 title = {Translation Caching: Skip, Don'T Walk (the Page Table)},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 2010},
 volume = {38},
 number = {3},
 month = jun,
 year = {2010},
 issn = {0163-5964},
 pages = {48--59},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1816038.1815970},
 doi = {10.1145/1816038.1815970},
 acmid = {1815970},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {memory management, page walk caching, tlb},
}

@article{Seshadri,
 author = {Seshadri, Vivek and Pekhimenko, Gennady and Ruwase, Olatunji and Mutlu, Onur and Gibbons, Phillip B. and Kozuch, Michael A. and Mowry, Todd C. and Chilimbi, Trishul},
 title = {Page Overlays: An Enhanced Virtual Memory Framework to Enable Fine-grained Memory Management},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 2015},
 volume = {43},
 number = {3},
 month = jun,
 year = {2015},
 issn = {0163-5964},
 pages = {79--91},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/2872887.2750379},
 doi = {10.1145/2872887.2750379},
 acmid = {2750379},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{Pham,
 author = {Pham, Binh and Vesel\'{y}, J\'{a}n and Loh, Gabriel H. and Bhattacharjee, Abhishek},
 title = {Large Pages and Lightweight Memory Management in Virtualized Environments: Can You Have It Both Ways?},
 booktitle = {Proceedings of the 48th International Symposium on Microarchitecture},
 series = {MICRO-48},
 year = {2015},
 isbn = {978-1-4503-4034-2},
 location = {Waikiki, Hawaii},
 pages = {1--12},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2830772.2830773},
 doi = {10.1145/2830772.2830773},
 acmid = {2830773},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {TLB, speculation, virtual memory, virtualization},
}

@phdthesis{Talluri,
 author = {Talluri, Madhusudhan},
 title = {Use of Superpages and Subblocking in the Address Translation Hierarchy},
 year = {1995},
 note = {AAI9538021},
 school = {The University of Wisconsin - Madison},
 publisher = {The University of Wisconsin - Madison},
}

@article{BadgerTrap,
  author    = {Jayneel Gandhi and
               Arkaprava Basu and
               Mark D. Hill and
               Michael M. Swift},
  title     = {BadgerTrap: a tool to instrument x86-64 {TLB} misses},
  journal   = {{SIGARCH} Computer Architecture News},
  volume    = {42},
  number    = {2},
  pages     = {20--23},
  year      = {2014},
  url       = {http://doi.acm.org/10.1145/2669594.2669599},
  doi       = {10.1145/2669594.2669599},
  timestamp = {Sun, 12 Oct 2014 16:41:28 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/sigarch/GandhiBHS14},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@misc{THP,
  author = {Andrea Arcangeli},
  title = {Transparent Hugepage Support},
  year = 2017,
  howpublished = {\url{https://www.kernel.org/doc/Documentation/vm/transhuge.txt}},
  note = {Accessed: 2017-04-28}
}

@techreport{Sun,
  title={Fast, lightweight virtual machine checkpointing},
  author={Sun, Michael H and Blough, Douglas M},
  year={2010},
  institution={Georgia Institute of Technology}
}

@article{Bhargava,
 author = {Bhargava, Ravi and Serebrin, Benjamin and Spadini, Francesco and Manne, Srilatha},
 title = {Accelerating Two-dimensional Page Walks for Virtualized Systems},
 journal = {SIGPLAN Not.},
 issue_date = {March 2008},
 volume = {43},
 number = {3},
 month = mar,
 year = {2008},
 issn = {0362-1340},
 pages = {26--35},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1353536.1346286},
 doi = {10.1145/1353536.1346286},
 acmid = {1346286},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {AMD, TLB, hypervisor, memory management, nested paging, page walk caching, virtual machine monitor, virtualization},
}

@article{Uhlig,
 author = {Uhlig, Richard and Nagle, David and Mudge, Trevor and Sechrest, Stuart},
 title = {Trap-driven Simulation with Tapeworm II},
 journal = {SIGPLAN Not.},
 issue_date = {Nov. 1994},
 volume = {29},
 number = {11},
 month = nov,
 year = {1994},
 issn = {0362-1340},
 pages = {132--144},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/195470.195521},
 doi = {10.1145/195470.195521},
 acmid = {195521},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {TLB, cache, memory system, trace-driven simulation, trap-driven simulation},
}

@misc{Gorman,
  author = {Mel Gorman},
  title = {Huge pages part 5: A deeper look at TLBs and costs},
  year = 2010,
  howpublished = {\url{https://lwn.net/Articles/379748/}},
  note = {Accessed: 2017-04-28}
}
