{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 22:05:18 2013 " "Info: Processing started: Sat Mar 09 22:05:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 141L -c 141L " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 141L -c 141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/processor.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_ram.v(27) " "Warning (10273): Verilog HDL warning at data_ram.v(27): extended using \"x\" or \"z\"" {  } { { "data_ram.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/data_ram.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Info: Found entity 1: data_ram" {  } { { "data_ram.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/data_ram.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Info: Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/register_file.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(27) " "Warning (10268): Verilog HDL information at ALU.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/alu_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench/alu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TB " "Info: Found entity 1: ALU_TB" {  } { { "testbench/alu_test_bench.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/testbench/alu_test_bench.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/adder.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_pc_logic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file next_pc_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_pc_logic " "Info: Found entity 1: next_pc_logic" {  } { { "next_pc_logic.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/next_pc_logic.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/pc.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fetch_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Info: Found entity 1: fetch_unit" {  } { { "fetch_unit.bdf" "" { Schematic "D:/Users/Jon/Documents/Homework/141L/fetch_unit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "op_add ALU.v 4 control.v(11) " "Warning (10274): Verilog HDL macro warning at control.v(11): overriding existing definition for macro \"op_add\", which was defined in \"ALU.v\", line 4" {  } { { "control.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/control.v" 11 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "op_branch ALU.v 7 control.v(15) " "Warning (10274): Verilog HDL macro warning at control.v(15): overriding existing definition for macro \"op_branch\", which was defined in \"ALU.v\", line 7" {  } { { "control.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/control.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "op_epar ALU.v 6 control.v(16) " "Warning (10274): Verilog HDL macro warning at control.v(16): overriding existing definition for macro \"op_epar\", which was defined in \"ALU.v\", line 6" {  } { { "control.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/control.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(54) " "Warning (10273): Verilog HDL warning at control.v(54): extended using \"x\" or \"z\"" {  } { { "control.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/control.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(94) " "Warning (10273): Verilog HDL warning at control.v(94): extended using \"x\" or \"z\"" {  } { { "control.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/control.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/control.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Info: Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/sign_extender.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instr_rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_rom_1 " "Info: Found entity 1: instr_rom_1" {  } { { "instr_rom_1.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_1.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instr_rom_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_rom_2 " "Info: Found entity 1: instr_rom_2" {  } { { "instr_rom_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_2.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom_3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instr_rom_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_rom_3 " "Info: Found entity 1: instr_rom_3" {  } { { "instr_rom_3.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_3.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/program_runner_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench/program_runner_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_runner_1 " "Info: Found entity 1: program_runner_1" {  } { { "testbench/program_runner_1.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/testbench/program_runner_1.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "mux2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/mux2.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Info: Found entity 1: mux4" {  } { { "mux4.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/mux4.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor_3 " "Info: Found entity 1: processor_3" {  } { { "processor_3.bdf" "" { Schematic "D:/Users/Jon/Documents/Homework/141L/processor_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/program_runner_3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench/program_runner_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_runner_3 " "Info: Found entity 1: program_runner_3" {  } { { "testbench/program_runner_3.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/testbench/program_runner_3.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor_2 " "Info: Found entity 1: processor_2" {  } { { "processor_2.bdf" "" { Schematic "D:/Users/Jon/Documents/Homework/141L/processor_2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/program_runner_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench/program_runner_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_runner_2 " "Info: Found entity 1: program_runner_2" {  } { { "testbench/program_runner_2.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/testbench/program_runner_2.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Info: Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:b2v_control " "Info: Elaborating entity \"control\" for hierarchy \"control:b2v_control\"" {  } { { "processor.v" "b2v_control" { Text "D:/Users/Jon/Documents/Homework/141L/processor.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "halt control.v(48) " "Warning (10240): Verilog HDL Always Construct warning at control.v(48): inferring latch(es) for variable \"halt\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "halt control.v(48) " "Info (10041): Inferred latch for \"halt\" at control.v(48)" {  } { { "control.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cycle_counter.v 1 1 " "Warning: Using design file cycle_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cycle_counter " "Info: Found entity 1: cycle_counter" {  } { { "cycle_counter.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/cycle_counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycle_counter cycle_counter:b2v_inst " "Info: Elaborating entity \"cycle_counter\" for hierarchy \"cycle_counter:b2v_inst\"" {  } { { "processor.v" "b2v_inst" { Text "D:/Users/Jon/Documents/Homework/141L/processor.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cycle_counter.v(12) " "Warning (10230): Verilog HDL assignment warning at cycle_counter.v(12): truncated value with size 32 to match size of target (24)" {  } { { "cycle_counter.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/cycle_counter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:b2v_inst1 " "Info: Elaborating entity \"mux2\" for hierarchy \"mux2:b2v_inst1\"" {  } { { "processor.v" "b2v_inst1" { Text "D:/Users/Jon/Documents/Homework/141L/processor.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram data_ram:b2v_inst12 " "Info: Elaborating entity \"data_ram\" for hierarchy \"data_ram:b2v_inst12\"" {  } { { "processor.v" "b2v_inst12" { Text "D:/Users/Jon/Documents/Homework/141L/processor.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_inst2 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_inst2\"" {  } { { "processor.v" "b2v_inst2" { Text "D:/Users/Jon/Documents/Homework/141L/processor.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "eq ALU.v(33) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(33): variable \"eq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU.v(44) " "Warning (10230): Verilog HDL assignment warning at ALU.v(44): truncated value with size 32 to match size of target (16)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "eq ALU.v(51) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(51): variable \"eq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ltgt ALU.v(52) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(52): variable \"ltgt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(52) " "Warning (10270): Verilog HDL Case Statement warning at ALU.v(52): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 52 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ltgt ALU.v(58) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(58): variable \"ltgt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(58) " "Warning (10270): Verilog HDL Case Statement warning at ALU.v(58): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(31) " "Warning (10270): Verilog HDL Case Statement warning at ALU.v(31): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x ALU.v(27) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(27): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ALU.v(27) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(27): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ALU.v(30) " "Info (10041): Inferred latch for \"out\[0\]\" at ALU.v(30)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ALU.v(30) " "Info (10041): Inferred latch for \"out\[1\]\" at ALU.v(30)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ALU.v(30) " "Info (10041): Inferred latch for \"out\[2\]\" at ALU.v(30)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ALU.v(30) " "Info (10041): Inferred latch for \"out\[3\]\" at ALU.v(30)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ALU.v(30) " "Info (10041): Inferred latch for \"out\[4\]\" at ALU.v(30)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ALU.v(30) " "Info (10041): Inferred latch for \"out\[5\]\" at ALU.v(30)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ALU.v(30) " "Info (10041): Inferred latch for \"out\[6\]\" at ALU.v(30)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ALU.v(30) " "Info (10041): Inferred latch for \"out\[7\]\" at ALU.v(30)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ALU.v(30) " "Info (10041): Inferred latch for \"out\[8\]\" at ALU.v(30)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ALU.v(30) " "Info (10041): Inferred latch for \"out\[9\]\" at ALU.v(30)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ALU.v(30) " "Info (10041): Inferred latch for \"out\[10\]\" at ALU.v(30)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ALU.v(30) " "Info (10041): Inferred latch for \"out\[11\]\" at ALU.v(30)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ALU.v(30) " "Info (10041): Inferred latch for \"out\[12\]\" at ALU.v(30)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ALU.v(30) " "Info (10041): Inferred latch for \"out\[13\]\" at ALU.v(30)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ALU.v(30) " "Info (10041): Inferred latch for \"out\[14\]\" at ALU.v(30)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ALU.v(30) " "Info (10041): Inferred latch for \"out\[15\]\" at ALU.v(30)" {  } { { "ALU.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/ALU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_pc_logic next_pc_logic:b2v_inst3 " "Info: Elaborating entity \"next_pc_logic\" for hierarchy \"next_pc_logic:b2v_inst3\"" {  } { { "processor.v" "b2v_inst3" { Text "D:/Users/Jon/Documents/Homework/141L/processor.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:b2v_inst4 " "Info: Elaborating entity \"adder\" for hierarchy \"adder:b2v_inst4\"" {  } { { "processor.v" "b2v_inst4" { Text "D:/Users/Jon/Documents/Homework/141L/processor.v" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 adder.v(11) " "Warning (10230): Verilog HDL assignment warning at adder.v(11): truncated value with size 32 to match size of target (16)" {  } { { "adder.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/adder.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_rom_1 instr_rom_1:b2v_instr_rom " "Info: Elaborating entity \"instr_rom_1\" for hierarchy \"instr_rom_1:b2v_instr_rom\"" {  } { { "processor.v" "b2v_instr_rom" { Text "D:/Users/Jon/Documents/Homework/141L/processor.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "instr_rom_1.v(16) " "Warning (10270): Verilog HDL Case Statement warning at instr_rom_1.v(16): incomplete case statement has no default case item" {  } { { "instr_rom_1.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_1.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instr_out instr_rom_1.v(14) " "Warning (10240): Verilog HDL Always Construct warning at instr_rom_1.v(14): inferring latch(es) for variable \"instr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "instr_rom_1.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[0\] instr_rom_1.v(14) " "Info (10041): Inferred latch for \"instr_out\[0\]\" at instr_rom_1.v(14)" {  } { { "instr_rom_1.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[1\] instr_rom_1.v(14) " "Info (10041): Inferred latch for \"instr_out\[1\]\" at instr_rom_1.v(14)" {  } { { "instr_rom_1.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[2\] instr_rom_1.v(14) " "Info (10041): Inferred latch for \"instr_out\[2\]\" at instr_rom_1.v(14)" {  } { { "instr_rom_1.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[3\] instr_rom_1.v(14) " "Info (10041): Inferred latch for \"instr_out\[3\]\" at instr_rom_1.v(14)" {  } { { "instr_rom_1.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[4\] instr_rom_1.v(14) " "Info (10041): Inferred latch for \"instr_out\[4\]\" at instr_rom_1.v(14)" {  } { { "instr_rom_1.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[5\] instr_rom_1.v(14) " "Info (10041): Inferred latch for \"instr_out\[5\]\" at instr_rom_1.v(14)" {  } { { "instr_rom_1.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[6\] instr_rom_1.v(14) " "Info (10041): Inferred latch for \"instr_out\[6\]\" at instr_rom_1.v(14)" {  } { { "instr_rom_1.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[7\] instr_rom_1.v(14) " "Info (10041): Inferred latch for \"instr_out\[7\]\" at instr_rom_1.v(14)" {  } { { "instr_rom_1.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[8\] instr_rom_1.v(14) " "Info (10041): Inferred latch for \"instr_out\[8\]\" at instr_rom_1.v(14)" {  } { { "instr_rom_1.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/instr_rom_1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:b2v_mux4 " "Info: Elaborating entity \"mux4\" for hierarchy \"mux4:b2v_mux4\"" {  } { { "processor.v" "b2v_mux4" { Text "D:/Users/Jon/Documents/Homework/141L/processor.v" 160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:b2v_register_file " "Info: Elaborating entity \"register_file\" for hierarchy \"register_file:b2v_register_file\"" {  } { { "processor.v" "b2v_register_file" { Text "D:/Users/Jon/Documents/Homework/141L/processor.v" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:b2v_sign_extender " "Info: Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:b2v_sign_extender\"" {  } { { "processor.v" "b2v_sign_extender" { Text "D:/Users/Jon/Documents/Homework/141L/processor.v" 187 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done VCC " "Warning (13410): Pin \"done\" is stuck at VCC" {  } { { "processor.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/processor.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Jon/Documents/Homework/141L/output_files/141L.map.smsg " "Info: Generated suppressed messages file D:/Users/Jon/Documents/Homework/141L/output_files/141L.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "restart " "Warning (15610): No output dependent on input pin \"restart\"" {  } { { "processor.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/processor.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "init " "Warning (15610): No output dependent on input pin \"init\"" {  } { { "processor.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/processor.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "Warning (15610): No output dependent on input pin \"clock\"" {  } { { "processor.v" "" { Text "D:/Users/Jon/Documents/Homework/141L/processor.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Info: Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 22:05:18 2013 " "Info: Processing ended: Sat Mar 09 22:05:18 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
