{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":396
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"4096 bytes"
          , "Channels":"4 channels"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR Width (bits)":"512, 512, 512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":398
          , "type":"bb"
        }
        , {
          "name":"channel 1"
          , "id":399
          , "type":"bb"
        }
        , {
          "name":"channel 2"
          , "id":400
          , "type":"bb"
        }
        , {
          "name":"channel 3"
          , "id":401
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":397
      , "parent":"396"
      , "bw":"76800.00"
      , "num_channels":"4"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":402
      , "parent":"396"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":403
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":406
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Writes":"14"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":404
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Reads":"10"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":405
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":433
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":434
              , "type":"memsys"
            }
            , {
              "name":"Bus 2"
              , "id":435
              , "type":"memsys"
            }
            , {
              "name":"Bus 3"
              , "id":436
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":411
      , "parent":"396"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":412
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"18"
              , "Latency":"799 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":171
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":413
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"18"
              , "Latency":"799 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":171
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":414
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"18"
              , "Latency":"799 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":171
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":415
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"18"
              , "Latency":"799 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":171
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":418
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"18"
              , "Latency":"799 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":171
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":419
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"18"
              , "Latency":"799 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":171
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":424
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"18"
              , "Latency":"799 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":171
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":425
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"18"
              , "Latency":"799 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":171
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":428
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"18"
              , "Latency":"799 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":171
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":429
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"18"
              , "Latency":"799 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":171
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":407
      , "parent":"396"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":408
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"18"
              , "Latency":"58 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":409
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"18"
              , "Latency":"58 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":173
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":410
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"76"
              , "Latency":"58 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":416
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"0"
              , "Latency":"58 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":173
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":417
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"58"
              , "Latency":"58 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":420
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"0"
              , "Latency":"58 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":173
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":421
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"58"
              , "Latency":"58 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":422
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"116"
              , "Latency":"58 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":173
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":423
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"174"
              , "Latency":"58 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":426
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"0"
              , "Latency":"58 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":173
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":427
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"58"
              , "Latency":"58 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":430
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"0"
              , "Latency":"58 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":173
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":431
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"58"
              , "Latency":"58 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":432
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"116"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'(auto)"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/matrix_mul/src/matrix_mul_kernel_data_parallel.cpp"
                , "line":173
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":398
      , "to":397
    }
    , {
      "from":397
      , "to":398
    }
    , {
      "from":399
      , "to":397
    }
    , {
      "from":397
      , "to":399
    }
    , {
      "from":400
      , "to":397
    }
    , {
      "from":397
      , "to":400
    }
    , {
      "from":401
      , "to":397
    }
    , {
      "from":397
      , "to":401
    }
    , {
      "from":404
      , "to":403
    }
    , {
      "from":406
      , "to":403
    }
    , {
      "from":403
      , "to":397
    }
    , {
      "from":408
      , "to":406
    }
    , {
      "from":409
      , "to":406
    }
    , {
      "from":410
      , "to":406
    }
    , {
      "from":412
      , "to":404
    }
    , {
      "from":413
      , "to":404
    }
    , {
      "from":414
      , "to":404
    }
    , {
      "from":415
      , "to":404
    }
    , {
      "from":416
      , "to":406
    }
    , {
      "from":417
      , "to":406
    }
    , {
      "from":418
      , "to":404
    }
    , {
      "from":419
      , "to":404
    }
    , {
      "from":420
      , "to":406
    }
    , {
      "from":421
      , "to":406
    }
    , {
      "from":422
      , "to":406
    }
    , {
      "from":423
      , "to":406
    }
    , {
      "from":424
      , "to":404
    }
    , {
      "from":425
      , "to":404
    }
    , {
      "from":426
      , "to":406
    }
    , {
      "from":427
      , "to":406
    }
    , {
      "from":428
      , "to":404
    }
    , {
      "from":429
      , "to":404
    }
    , {
      "from":430
      , "to":406
    }
    , {
      "from":431
      , "to":406
    }
    , {
      "from":432
      , "to":406
    }
    , {
      "from":397
      , "to":433
    }
    , {
      "from":397
      , "to":434
    }
    , {
      "from":397
      , "to":435
    }
    , {
      "from":397
      , "to":436
    }
    , {
      "from":433
      , "to":412
      , "reverse":1
    }
    , {
      "from":434
      , "to":413
      , "reverse":1
    }
    , {
      "from":435
      , "to":414
      , "reverse":1
    }
    , {
      "from":436
      , "to":415
      , "reverse":1
    }
    , {
      "from":433
      , "to":418
      , "reverse":1
    }
    , {
      "from":434
      , "to":419
      , "reverse":1
    }
    , {
      "from":435
      , "to":424
      , "reverse":1
    }
    , {
      "from":436
      , "to":425
      , "reverse":1
    }
    , {
      "from":433
      , "to":428
      , "reverse":1
    }
    , {
      "from":434
      , "to":429
      , "reverse":1
    }
  ]
}
