[{"origin":"https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA","visit":6,"date":"2022-09-24T08:28:55.057329+00:00","status":"full","snapshot":"87a3df689b13184ff5e66dafbe2c3a6af1f200e7","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/visit/6/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/87a3df689b13184ff5e66dafbe2c3a6af1f200e7/"},{"origin":"https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA","visit":5,"date":"2022-03-22T06:10:13.548977+00:00","status":"full","snapshot":"ab192a12d3938dce972ce7732655dc1e8d7bdf5e","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/visit/5/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/ab192a12d3938dce972ce7732655dc1e8d7bdf5e/"},{"origin":"https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA","visit":4,"date":"2022-01-14T20:57:19.744376+00:00","status":"full","snapshot":"b80f5b7b63b8eaef44c5fd2b3a7304c303d55131","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/visit/4/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/b80f5b7b63b8eaef44c5fd2b3a7304c303d55131/"},{"origin":"https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA","visit":3,"date":"2021-09-26T11:11:00.867153+00:00","status":"full","snapshot":"0502e241d6cbce50c5e5331b4e14ce3d9fef6246","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/visit/3/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/0502e241d6cbce50c5e5331b4e14ce3d9fef6246/"},{"origin":"https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA","visit":2,"date":"2021-04-18T19:03:25.951971+00:00","status":"full","snapshot":"e9f775d514cfa358f1b7f18dbaaa923447f49a90","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/visit/2/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/e9f775d514cfa358f1b7f18dbaaa923447f49a90/"},{"origin":"https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA","visit":1,"date":"2020-02-21T01:05:47.660163+00:00","status":"full","snapshot":"a92fad1d69b20421de6d9bf6ecc43bc049362fc6","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/visit/1/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/a92fad1d69b20421de6d9bf6ecc43bc049362fc6/"}]
