Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: Imag_Proc_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Imag_Proc_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Imag_Proc_top"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : Imag_Proc_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/ipcore_dir/bt_fifo.v" into library work
Parsing module <bt_fifo>.
Parsing VHDL file "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/Flip_Flop_4_11.vhd" into library work
Parsing entity <Flip_Flop_4_11>.
Parsing architecture <Behavioral> of entity <flip_flop_4_11>.
Parsing VHDL file "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/FilterTest_Syn.vhd" into library work
Parsing entity <FilterTest_Syn>.
Parsing architecture <Behavioral> of entity <filtertest_syn>.
WARNING:HDLCompiler:946 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/FilterTest_Syn.vhd" Line 119: Actual for formal port d is neither a static name nor a globally static expression
Parsing VHDL file "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/DataFlow_Display.vhd" into library work
Parsing entity <DataFlow_Display>.
Parsing architecture <DataFlow_Display_arch> of entity <dataflow_display>.
Parsing VHDL file "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/byte_transfer_integration.vhd" into library work
Parsing entity <byte_transfer>.
Parsing architecture <Behavioral> of entity <byte_transfer>.
Parsing VHDL file "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/Imag_proc_top.vhd" into library work
Parsing entity <Imag_Proc_top>.
Parsing architecture <Imag_Proc_top_arch> of entity <imag_proc_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Imag_Proc_top> (architecture <Imag_Proc_top_arch>) from library <work>.

Elaborating entity <DataFlow_Display> (architecture <DataFlow_Display_arch>) from library <work>.
WARNING:HDLCompiler:89 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/DataFlow_Display.vhd" Line 59: <fifo_imag_9b_16700> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/DataFlow_Display.vhd" Line 75: <vga_df> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/Imag_proc_top.vhd" Line 66: <imgrom_pixgl8b> remains a black-box since it has no binding entity.

Elaborating entity <byte_transfer> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/byte_transfer_integration.vhd" Line 172: Assignment to masksinput1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/byte_transfer_integration.vhd" Line 173: Assignment to masksinput2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/byte_transfer_integration.vhd" Line 174: Assignment to masksinput3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/byte_transfer_integration.vhd" Line 175: Assignment to masksinput4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/byte_transfer_integration.vhd" Line 176: Assignment to masksinput5 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/byte_transfer_integration.vhd" Line 177: Assignment to masksinput6 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/byte_transfer_integration.vhd" Line 178: Assignment to masksinput7 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/byte_transfer_integration.vhd" Line 179: Assignment to masksinput8 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/byte_transfer_integration.vhd" Line 180: Assignment to masksinput9 ignored, since the identifier is never used

Elaborating entity <Flip_Flop_4_11> (architecture <Behavioral>) with generics from library <work>.
Going to verilog side to elaborate module bt_fifo

Elaborating module <bt_fifo>.
WARNING:HDLCompiler:1499 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/ipcore_dir/bt_fifo.v" Line 39: Empty module <bt_fifo> remains a black box.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module bt_fifo
Back to vhdl to continue elaboration

Elaborating entity <FilterTest_Syn> (architecture <Behavioral>) from library <work>.

Elaborating entity <Flip_Flop_4_11> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/Imag_proc_top.vhd" Line 123: Net <Switch_start> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Imag_Proc_top>.
    Related source file is "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/Imag_proc_top.vhd".
WARNING:Xst:647 - Input <ISFIFO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ISFast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ISSlow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ISVolUp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ISVolDown> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ISSiren> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ISMusic> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <Switch_start> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3-bit register for signal <STATEG>.
    Found 14-bit register for signal <addra>.
    Found 1-bit register for signal <ena>.
    Found 1-bit register for signal <LED<6>>.
    Found 1-bit register for signal <LED<5>>.
    Found 1-bit register for signal <LED<4>>.
    Found 1-bit register for signal <wr_en_fifo_orig>.
    Found 1-bit register for signal <wr_en_fifo_proc>.
    Found 1-bit register for signal <data_fifo_orig_ready>.
    Found 1-bit register for signal <data_fifo_proc_ready>.
INFO:Xst:1799 - State s3 is never reached in FSM <STATEG>.
    Found finite state machine <FSM_0> for signal <STATEG>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | clk_int (rising_edge)                          |
    | Reset              | rst_i (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <addra[13]_GND_6_o_add_10_OUT> created at line 249.
WARNING:Xst:737 - Found 1-bit latch for signal <Processed_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Processed_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Processed_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Processed_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Processed_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Processed_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Processed_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Processed_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred  29 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Imag_Proc_top> synthesized.

Synthesizing Unit <DataFlow_Display>.
    Related source file is "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/DataFlow_Display.vhd".
WARNING:Xst:647 - Input <Switch_start> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <DataFlow_Display> synthesized.

Synthesizing Unit <byte_transfer>.
    Related source file is "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/byte_transfer_integration.vhd".
INFO:Xst:3210 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/byte_transfer_integration.vhd" line 187: Output port <full> of the instance <FIFO1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/byte_transfer_integration.vhd" line 187: Output port <empty> of the instance <FIFO1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/byte_transfer_integration.vhd" line 195: Output port <full> of the instance <FIFO2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/byte_transfer_integration.vhd" line 195: Output port <empty> of the instance <FIFO2> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <FilterInput1>.
    Found 8-bit register for signal <FilterInput2>.
    Found 8-bit register for signal <FilterInput3>.
    Found 8-bit register for signal <FilterInput4>.
    Found 8-bit register for signal <FilterInput5>.
    Found 8-bit register for signal <FilterInput6>.
    Found 8-bit register for signal <FilterInput7>.
    Found 8-bit register for signal <FilterInput8>.
    Found 8-bit register for signal <FilterInput9>.
    Found 1-bit register for signal <flag>.
    Summary:
	inferred  73 D-type flip-flop(s).
Unit <byte_transfer> synthesized.

Synthesizing Unit <Flip_Flop_4_11_1>.
    Related source file is "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/Flip_Flop_4_11.vhd".
        BUS_WIDTH = 8
    Found 8-bit register for signal <temp>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Flip_Flop_4_11_1> synthesized.

Synthesizing Unit <FilterTest_Syn>.
    Related source file is "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/FilterTest_Syn.vhd".
    Found 13-bit register for signal <Pixel2_Result>.
    Found 13-bit register for signal <Pixel3_Result>.
    Found 13-bit register for signal <Pixel4_Result>.
    Found 13-bit register for signal <Pixel5_Result>.
    Found 13-bit register for signal <Pixel6_Result>.
    Found 13-bit register for signal <Pixel7_Result>.
    Found 13-bit register for signal <Pixel8_Result>.
    Found 13-bit register for signal <Pixel9_Result>.
    Found 16-bit register for signal <ADD1>.
    Found 16-bit register for signal <ADD2>.
    Found 16-bit register for signal <ADD3>.
    Found 16-bit register for signal <ADD4>.
    Found 16-bit register for signal <ADD5>.
    Found 16-bit register for signal <ADD6>.
    Found 16-bit register for signal <ADD7>.
    Found 16-bit register for signal <ADD8>.
    Found 8-bit register for signal <std_add8<10:3>>.
    Found 8-bit register for signal <Output>.
    Found 13-bit register for signal <Pixel1_Result>.
    Found 16-bit adder for signal <Pixel1_Result[12]_Pixel2_Result[12]_add_18_OUT> created at line 138.
    Found 16-bit adder for signal <Pixel3_Result[12]_Pixel4_Result[12]_add_19_OUT> created at line 139.
    Found 16-bit adder for signal <Pixel5_Result[12]_Pixel6_Result[12]_add_20_OUT> created at line 140.
    Found 16-bit adder for signal <Pixel7_Result[12]_Pixel8_Result[12]_add_21_OUT> created at line 141.
    Found 16-bit adder for signal <ADD1[15]_ADD2[15]_add_22_OUT> created at line 143.
    Found 16-bit adder for signal <ADD3[15]_ADD4[15]_add_23_OUT> created at line 144.
    Found 16-bit adder for signal <ADD5[15]_ADD6[15]_add_24_OUT> created at line 146.
    Found 16-bit adder for signal <ADD7[15]_std_multiplied9[12]_add_25_OUT> created at line 148.
    Found 16-bit adder for signal <GND_49_o_GND_49_o_add_26_OUT> created at line 148.
    Found 9x4-bit multiplier for signal <GND_49_o_MASK1[3]_MuLt_9_OUT> created at line 128.
    Found 9x4-bit multiplier for signal <GND_49_o_MASK2[3]_MuLt_10_OUT> created at line 129.
    Found 9x4-bit multiplier for signal <GND_49_o_MASK3[3]_MuLt_11_OUT> created at line 130.
    Found 9x4-bit multiplier for signal <GND_49_o_MASK4[3]_MuLt_12_OUT> created at line 131.
    Found 9x4-bit multiplier for signal <GND_49_o_MASK5[3]_MuLt_13_OUT> created at line 132.
    Found 9x4-bit multiplier for signal <GND_49_o_MASK6[3]_MuLt_14_OUT> created at line 133.
    Found 9x4-bit multiplier for signal <GND_49_o_MASK7[3]_MuLt_15_OUT> created at line 134.
    Found 9x4-bit multiplier for signal <GND_49_o_MASK8[3]_MuLt_16_OUT> created at line 135.
    Found 9x4-bit multiplier for signal <GND_49_o_MASK9[3]_MuLt_17_OUT> created at line 136.
    Summary:
	inferred   9 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred 261 D-type flip-flop(s).
Unit <FilterTest_Syn> synthesized.

Synthesizing Unit <Flip_Flop_4_11_2>.
    Related source file is "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/Flip_Flop_4_11.vhd".
        BUS_WIDTH = 13
    Found 13-bit register for signal <temp>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <Flip_Flop_4_11_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 36
 9x4-bit multiplier                                    : 36
# Adders/Subtractors                                   : 37
 14-bit adder                                          : 1
 16-bit adder                                          : 36
# Registers                                            : 173
 1-bit register                                        : 12
 13-bit register                                       : 48
 14-bit register                                       : 1
 16-bit register                                       : 32
 8-bit register                                        : 80
# Latches                                              : 8
 1-bit latch                                           : 8
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 27
 14-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1
# Xors                                                 : 60
 1-bit xor2                                            : 60

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <imgRom_pixGL8b.ngc>.
Reading core <fifo_imag_9b_16700.ngc>.
Reading core <Vga_df.ngc>.
Reading core <imgROM_pixRGB_12b.ngc>.
Reading core <bt_fifo.ngc>.
Loading core <imgRom_pixGL8b> for timing and area information for instance <img_lena_8bits>.
Loading core <fifo_imag_9b_16700> for timing and area information for instance <fifo_orig>.
Loading core <fifo_imag_9b_16700> for timing and area information for instance <fifo_proc>.
Loading core <imgROM_pixRGB_12b> for timing and area information for instance <Inst_mp/logo_annee>.
Loading core <Vga_df> for timing and area information for instance <Inst_VGA>.
Loading core <bt_fifo> for timing and area information for instance <FIFO1>.
Loading core <bt_fifo> for timing and area information for instance <FIFO2>.
WARNING:Xst:2677 - Node <ADD8_0> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_1> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_2> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_11> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_12> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_13> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_14> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_15> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_0> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_1> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_2> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_11> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_12> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_13> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_14> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_15> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_0> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_1> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_2> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_11> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_12> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_13> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_14> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_15> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_0> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_1> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_2> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_11> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_12> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_13> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_14> of sequential type is unconnected in block <Filter>.
WARNING:Xst:2677 - Node <ADD8_15> of sequential type is unconnected in block <Filter>.

Synthesizing (advanced) Unit <FilterTest_Syn>.
	Multiplier <Mmult_GND_49_o_MASK1[3]_MuLt_9_OUT> in block <FilterTest_Syn> and adder/subtractor <Madd_Pixel1_Result[12]_Pixel2_Result[12]_add_18_OUT> in block <FilterTest_Syn> are combined into a MAC<Maddsub_GND_49_o_MASK1[3]_MuLt_9_OUT>.
	The following registers are also absorbed by the MAC: <Pixel1_Result> in block <FilterTest_Syn>, <ADD1> in block <FilterTest_Syn>.
	Multiplier <Mmult_GND_49_o_MASK3[3]_MuLt_11_OUT> in block <FilterTest_Syn> and adder/subtractor <Madd_Pixel3_Result[12]_Pixel4_Result[12]_add_19_OUT> in block <FilterTest_Syn> are combined into a MAC<Maddsub_GND_49_o_MASK3[3]_MuLt_11_OUT>.
	The following registers are also absorbed by the MAC: <Pixel3_Result> in block <FilterTest_Syn>, <ADD2> in block <FilterTest_Syn>.
	Multiplier <Mmult_GND_49_o_MASK5[3]_MuLt_13_OUT> in block <FilterTest_Syn> and adder/subtractor <Madd_Pixel5_Result[12]_Pixel6_Result[12]_add_20_OUT> in block <FilterTest_Syn> are combined into a MAC<Maddsub_GND_49_o_MASK5[3]_MuLt_13_OUT>.
	The following registers are also absorbed by the MAC: <Pixel5_Result> in block <FilterTest_Syn>, <ADD3> in block <FilterTest_Syn>.
	Multiplier <Mmult_GND_49_o_MASK7[3]_MuLt_15_OUT> in block <FilterTest_Syn> and adder/subtractor <Madd_Pixel7_Result[12]_Pixel8_Result[12]_add_21_OUT> in block <FilterTest_Syn> are combined into a MAC<Maddsub_GND_49_o_MASK7[3]_MuLt_15_OUT>.
	The following registers are also absorbed by the MAC: <Pixel7_Result> in block <FilterTest_Syn>, <ADD4> in block <FilterTest_Syn>.
	Found pipelined multiplier on signal <GND_49_o_MASK4[3]_MuLt_12_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <GND_49_o_MASK2[3]_MuLt_10_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <GND_49_o_MASK6[3]_MuLt_14_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <GND_49_o_MASK9[3]_MuLt_17_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <GND_49_o_MASK8[3]_MuLt_16_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <FilterTest_Syn> synthesized (advanced).
WARNING:Xst:2677 - Node <ADD8_0> of sequential type is unconnected in block <FilterTest_Syn>.
WARNING:Xst:2677 - Node <ADD8_1> of sequential type is unconnected in block <FilterTest_Syn>.
WARNING:Xst:2677 - Node <ADD8_2> of sequential type is unconnected in block <FilterTest_Syn>.
WARNING:Xst:2677 - Node <ADD8_11> of sequential type is unconnected in block <FilterTest_Syn>.
WARNING:Xst:2677 - Node <ADD8_12> of sequential type is unconnected in block <FilterTest_Syn>.
WARNING:Xst:2677 - Node <ADD8_13> of sequential type is unconnected in block <FilterTest_Syn>.
WARNING:Xst:2677 - Node <ADD8_14> of sequential type is unconnected in block <FilterTest_Syn>.
WARNING:Xst:2677 - Node <ADD8_15> of sequential type is unconnected in block <FilterTest_Syn>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 16
 9x4-to-16-bit MAC                                     : 16
# Multipliers                                          : 20
 9x4-bit registered multiplier                         : 20
# Adders/Subtractors                                   : 21
 14-bit adder                                          : 1
 16-bit adder                                          : 20
# Registers                                            : 1046
 Flip-Flops                                            : 1046
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 27
 14-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1
# Xors                                                 : 60
 1-bit xor2                                            : 60

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <STATEG[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s1    | 000
 s2    | 001
 s3    | unreached
 s4    | 011
 s5    | 100
 s6    | 101
-------------------
INFO:Xst:2261 - The FF/Latch <data_fifo_orig_ready> in Unit <Imag_Proc_top> is equivalent to the following FF/Latch, which will be removed : <data_fifo_proc_ready> 
WARNING:Xst:1989 - Unit <Imag_Proc_top>: instances <delta_filter/FF1>, <vertical_filter/FF1> of unit <Flip_Flop_4_11_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <Imag_Proc_top>: instances <delta_filter/FF1>, <horizontal_filter/FF1> of unit <Flip_Flop_4_11_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <Imag_Proc_top>: instances <delta_filter/FF1>, <smooth_filter/FF1> of unit <Flip_Flop_4_11_1> are equivalent, second instance is removed

Optimizing unit <Flip_Flop_4_11_1> ...

Optimizing unit <Flip_Flop_4_11_2> ...

Optimizing unit <Imag_Proc_top> ...
WARNING:Xst:1294 - Latch <Processed_data_4> is equivalent to a wire in block <Imag_Proc_top>.
WARNING:Xst:1294 - Latch <Processed_data_6> is equivalent to a wire in block <Imag_Proc_top>.
WARNING:Xst:1294 - Latch <Processed_data_5> is equivalent to a wire in block <Imag_Proc_top>.
WARNING:Xst:1294 - Latch <Processed_data_3> is equivalent to a wire in block <Imag_Proc_top>.
WARNING:Xst:1294 - Latch <Processed_data_2> is equivalent to a wire in block <Imag_Proc_top>.
WARNING:Xst:1294 - Latch <Processed_data_1> is equivalent to a wire in block <Imag_Proc_top>.
WARNING:Xst:1294 - Latch <Processed_data_0> is equivalent to a wire in block <Imag_Proc_top>.
WARNING:Xst:1294 - Latch <Processed_data_7> is equivalent to a wire in block <Imag_Proc_top>.

Optimizing unit <FilterTest_Syn> ...
WARNING:Xst:1710 - FF/Latch <delta_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_12> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delta_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_11> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delta_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_10> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delta_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_9> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delta_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_8> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delta_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_7> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delta_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_6> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delta_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_5> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delta_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_4> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delta_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_3> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delta_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_2> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delta_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_1> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delta_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_0> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp1/temp_12> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp1/temp_11> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp1/temp_10> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp1/temp_9> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp1/temp_8> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp1/temp_7> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp1/temp_6> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp1/temp_5> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp1/temp_4> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp1/temp_3> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp1/temp_2> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp1/temp_1> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp1/temp_0> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp2/temp_0> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp2/temp_1> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp2/temp_2> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp2/temp_3> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp2/temp_4> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp2/temp_5> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp2/temp_6> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp2/temp_7> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp2/temp_8> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp2/temp_9> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp2/temp_10> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp2/temp_11> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp2/temp_12> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp3/temp_12> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp3/temp_11> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp3/temp_10> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp3/temp_9> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp3/temp_8> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp3/temp_7> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp3/temp_6> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp3/temp_5> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp3/temp_4> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp3/temp_3> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp3/temp_2> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp3/temp_1> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delta_filter/Filter/Pixel9temp3/temp_0> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delta_filter/FilterInput9_7> is unconnected in block <Imag_Proc_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delta_filter/FilterInput9_6> is unconnected in block <Imag_Proc_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delta_filter/FilterInput9_5> is unconnected in block <Imag_Proc_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delta_filter/FilterInput9_4> is unconnected in block <Imag_Proc_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delta_filter/FilterInput9_3> is unconnected in block <Imag_Proc_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delta_filter/FilterInput9_2> is unconnected in block <Imag_Proc_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delta_filter/FilterInput9_0> is unconnected in block <Imag_Proc_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delta_filter/FilterInput9_1> is unconnected in block <Imag_Proc_top>.
WARNING:Xst:1293 - FF/Latch <vertical_filter/Filter/Pixel9temp1/temp_10> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vertical_filter/Filter/Pixel9temp1/temp_11> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <horizontal_filter/Filter/Pixel9temp1/temp_10> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <horizontal_filter/Filter/Pixel9temp1/temp_9> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vertical_filter/Filter/Pixel9temp1/temp_9> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <horizontal_filter/Filter/Pixel9temp1/temp_11> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <smooth_filter/Filter/Pixel9temp1/temp_11> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <smooth_filter/Filter/Pixel9temp1/temp_10> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <smooth_filter/Filter/Pixel9temp1/temp_9> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vertical_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_4> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vertical_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_0> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <horizontal_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_4> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <horizontal_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_0> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <smooth_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_4> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <smooth_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_0> (without init value) has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_filter/Filter/Pixel9temp2/temp_11> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_filter/Filter/Pixel9temp2/temp_10> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_filter/Filter/Pixel9temp2/temp_9> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_filter/Filter/Pixel9temp1/temp_12> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_filter/Filter/Pixel9temp1/temp_8> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <smooth_filter/Filter/Pixel9temp2/temp_11> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <smooth_filter/Filter/Pixel9temp2/temp_10> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <smooth_filter/Filter/Pixel9temp2/temp_9> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <smooth_filter/Filter/Pixel9temp1/temp_12> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <smooth_filter/Filter/Pixel9temp1/temp_8> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_filter/Filter/Pixel9temp2/temp_11> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_filter/Filter/Pixel9temp2/temp_10> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_filter/Filter/Pixel9temp1/temp_8> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_filter/Filter/Pixel9temp1/temp_12> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_filter/Filter/Pixel9temp2/temp_9> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <smooth_filter/Filter/Pixel9temp2/temp_8> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_filter/Filter/Pixel9temp2/temp_12> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <smooth_filter/Filter/Pixel9temp2/temp_12> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_filter/Filter/Pixel9temp3/temp_9> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <smooth_filter/Filter/Pixel9temp3/temp_9> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <smooth_filter/Filter/Pixel9temp3/temp_10> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <smooth_filter/Filter/Pixel9temp3/temp_11> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_filter/Filter/Pixel9temp3/temp_10> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_filter/Filter/Pixel9temp2/temp_8> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_filter/Filter/Pixel9temp3/temp_11> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_filter/Filter/Pixel9temp2/temp_8> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_filter/Filter/Pixel9temp3/temp_11> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_filter/Filter/Pixel9temp3/temp_10> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_filter/Filter/Pixel9temp3/temp_9> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_filter/Filter/Pixel9temp2/temp_12> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_filter/Filter/Pixel9temp3/temp_12> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_filter/Filter/Pixel9temp3/temp_8> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <smooth_filter/Filter/Pixel9temp3/temp_8> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <smooth_filter/Filter/Pixel9temp3/temp_12> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_filter/Filter/Pixel9temp3/temp_12> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_filter/Filter/Pixel9temp3/temp_8> has a constant value of 0 in block <Imag_Proc_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <vertical_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_1> is unconnected in block <Imag_Proc_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <vertical_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_2> is unconnected in block <Imag_Proc_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <vertical_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_3> is unconnected in block <Imag_Proc_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <horizontal_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_1> is unconnected in block <Imag_Proc_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <horizontal_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_2> is unconnected in block <Imag_Proc_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <horizontal_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_3> is unconnected in block <Imag_Proc_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <smooth_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_1> is unconnected in block <Imag_Proc_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <smooth_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_2> is unconnected in block <Imag_Proc_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <smooth_filter/Filter/Mmult_GND_49_o_MASK9[3]_MuLt_17_OUT_3> is unconnected in block <Imag_Proc_top>.
INFO:Xst:2261 - The FF/Latch <delta_filter/FF3/temp_0> in Unit <Imag_Proc_top> is equivalent to the following 3 FFs/Latches, which will be removed : <smooth_filter/FF3/temp_0> <horizontal_filter/FF3/temp_0> <vertical_filter/FF3/temp_0> 
INFO:Xst:2261 - The FF/Latch <delta_filter/FF3/temp_1> in Unit <Imag_Proc_top> is equivalent to the following 3 FFs/Latches, which will be removed : <smooth_filter/FF3/temp_1> <horizontal_filter/FF3/temp_1> <vertical_filter/FF3/temp_1> 
INFO:Xst:2261 - The FF/Latch <delta_filter/FF3/temp_2> in Unit <Imag_Proc_top> is equivalent to the following 3 FFs/Latches, which will be removed : <smooth_filter/FF3/temp_2> <horizontal_filter/FF3/temp_2> <vertical_filter/FF3/temp_2> 
INFO:Xst:2261 - The FF/Latch <delta_filter/FF3/temp_3> in Unit <Imag_Proc_top> is equivalent to the following 3 FFs/Latches, which will be removed : <smooth_filter/FF3/temp_3> <horizontal_filter/FF3/temp_3> <vertical_filter/FF3/temp_3> 
INFO:Xst:2261 - The FF/Latch <delta_filter/FF3/temp_4> in Unit <Imag_Proc_top> is equivalent to the following 3 FFs/Latches, which will be removed : <smooth_filter/FF3/temp_4> <horizontal_filter/FF3/temp_4> <vertical_filter/FF3/temp_4> 
INFO:Xst:2261 - The FF/Latch <delta_filter/FF3/temp_5> in Unit <Imag_Proc_top> is equivalent to the following 3 FFs/Latches, which will be removed : <smooth_filter/FF3/temp_5> <horizontal_filter/FF3/temp_5> <vertical_filter/FF3/temp_5> 
INFO:Xst:2261 - The FF/Latch <delta_filter/FF3/temp_6> in Unit <Imag_Proc_top> is equivalent to the following 3 FFs/Latches, which will be removed : <smooth_filter/FF3/temp_6> <horizontal_filter/FF3/temp_6> <vertical_filter/FF3/temp_6> 
INFO:Xst:2261 - The FF/Latch <delta_filter/FF3/temp_7> in Unit <Imag_Proc_top> is equivalent to the following 3 FFs/Latches, which will be removed : <smooth_filter/FF3/temp_7> <horizontal_filter/FF3/temp_7> <vertical_filter/FF3/temp_7> 
INFO:Xst:2261 - The FF/Latch <delta_filter/FF2/temp_0> in Unit <Imag_Proc_top> is equivalent to the following 3 FFs/Latches, which will be removed : <smooth_filter/FF2/temp_0> <horizontal_filter/FF2/temp_0> <vertical_filter/FF2/temp_0> 
INFO:Xst:2261 - The FF/Latch <delta_filter/FF2/temp_1> in Unit <Imag_Proc_top> is equivalent to the following 3 FFs/Latches, which will be removed : <smooth_filter/FF2/temp_1> <horizontal_filter/FF2/temp_1> <vertical_filter/FF2/temp_1> 
INFO:Xst:2261 - The FF/Latch <delta_filter/FF2/temp_2> in Unit <Imag_Proc_top> is equivalent to the following 3 FFs/Latches, which will be removed : <smooth_filter/FF2/temp_2> <horizontal_filter/FF2/temp_2> <vertical_filter/FF2/temp_2> 
INFO:Xst:2261 - The FF/Latch <delta_filter/FF2/temp_3> in Unit <Imag_Proc_top> is equivalent to the following 3 FFs/Latches, which will be removed : <smooth_filter/FF2/temp_3> <horizontal_filter/FF2/temp_3> <vertical_filter/FF2/temp_3> 
INFO:Xst:2261 - The FF/Latch <delta_filter/FF2/temp_4> in Unit <Imag_Proc_top> is equivalent to the following 3 FFs/Latches, which will be removed : <smooth_filter/FF2/temp_4> <horizontal_filter/FF2/temp_4> <vertical_filter/FF2/temp_4> 
INFO:Xst:2261 - The FF/Latch <delta_filter/FF2/temp_5> in Unit <Imag_Proc_top> is equivalent to the following 3 FFs/Latches, which will be removed : <smooth_filter/FF2/temp_5> <horizontal_filter/FF2/temp_5> <vertical_filter/FF2/temp_5> 
INFO:Xst:2261 - The FF/Latch <delta_filter/FF2/temp_6> in Unit <Imag_Proc_top> is equivalent to the following 3 FFs/Latches, which will be removed : <smooth_filter/FF2/temp_6> <horizontal_filter/FF2/temp_6> <vertical_filter/FF2/temp_6> 
INFO:Xst:2261 - The FF/Latch <delta_filter/FF2/temp_7> in Unit <Imag_Proc_top> is equivalent to the following 3 FFs/Latches, which will be removed : <smooth_filter/FF2/temp_7> <horizontal_filter/FF2/temp_7> <vertical_filter/FF2/temp_7> 
INFO:Xst:2261 - The FF/Latch <LED_5> in Unit <Imag_Proc_top> is equivalent to the following FF/Latch, which will be removed : <data_fifo_orig_ready> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Imag_Proc_top, actual ratio is 2.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Inst_DataFlow_Display/fifo_proc> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Inst_DataFlow_Display/fifo_proc> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Inst_DataFlow_Display/fifo_proc> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Inst_DataFlow_Display/fifo_proc> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Inst_DataFlow_Display/fifo_orig> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Inst_DataFlow_Display/fifo_orig> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Inst_DataFlow_Display/fifo_orig> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Inst_DataFlow_Display/fifo_orig> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <smooth_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <smooth_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <smooth_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <smooth_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <smooth_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <smooth_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <horizontal_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <horizontal_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <horizontal_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <horizontal_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <horizontal_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <horizontal_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <vertical_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <vertical_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <vertical_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <vertical_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <vertical_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <vertical_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <delta_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <delta_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <delta_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <delta_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <delta_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <delta_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Inst_DataFlow_Display/fifo_proc> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Inst_DataFlow_Display/fifo_proc> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Inst_DataFlow_Display/fifo_proc> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Inst_DataFlow_Display/fifo_proc> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Inst_DataFlow_Display/fifo_orig> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Inst_DataFlow_Display/fifo_orig> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Inst_DataFlow_Display/fifo_orig> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Inst_DataFlow_Display/fifo_orig> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <smooth_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <smooth_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <smooth_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <smooth_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <smooth_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <smooth_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <horizontal_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <horizontal_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <horizontal_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <horizontal_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <horizontal_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <horizontal_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <vertical_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <vertical_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <vertical_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <vertical_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <vertical_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <vertical_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <delta_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <delta_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <delta_filter/FIFO2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <delta_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <delta_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <delta_filter/FIFO1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 

Final Macro Processing ...

Processing Unit <Imag_Proc_top> :
	Found 2-bit shift register for signal <smooth_filter/Filter/Output_7>.
	Found 2-bit shift register for signal <smooth_filter/Filter/Output_6>.
	Found 2-bit shift register for signal <smooth_filter/Filter/Output_5>.
	Found 2-bit shift register for signal <smooth_filter/Filter/Output_4>.
	Found 2-bit shift register for signal <smooth_filter/Filter/Output_3>.
	Found 2-bit shift register for signal <smooth_filter/Filter/Output_2>.
	Found 2-bit shift register for signal <smooth_filter/Filter/Output_1>.
	Found 2-bit shift register for signal <smooth_filter/Filter/Output_0>.
	Found 2-bit shift register for signal <horizontal_filter/Filter/Output_7>.
	Found 2-bit shift register for signal <horizontal_filter/Filter/Output_6>.
	Found 2-bit shift register for signal <horizontal_filter/Filter/Output_5>.
	Found 2-bit shift register for signal <horizontal_filter/Filter/Output_4>.
	Found 2-bit shift register for signal <horizontal_filter/Filter/Output_3>.
	Found 2-bit shift register for signal <horizontal_filter/Filter/Output_2>.
	Found 2-bit shift register for signal <horizontal_filter/Filter/Output_1>.
	Found 2-bit shift register for signal <horizontal_filter/Filter/Output_0>.
	Found 2-bit shift register for signal <vertical_filter/Filter/Output_7>.
	Found 2-bit shift register for signal <vertical_filter/Filter/Output_6>.
	Found 2-bit shift register for signal <vertical_filter/Filter/Output_5>.
	Found 2-bit shift register for signal <vertical_filter/Filter/Output_4>.
	Found 2-bit shift register for signal <vertical_filter/Filter/Output_3>.
	Found 2-bit shift register for signal <vertical_filter/Filter/Output_2>.
	Found 2-bit shift register for signal <vertical_filter/Filter/Output_1>.
	Found 2-bit shift register for signal <vertical_filter/Filter/Output_0>.
	Found 2-bit shift register for signal <delta_filter/Filter/Output_7>.
	Found 2-bit shift register for signal <delta_filter/Filter/Output_6>.
	Found 2-bit shift register for signal <delta_filter/Filter/Output_5>.
	Found 2-bit shift register for signal <delta_filter/Filter/Output_4>.
	Found 2-bit shift register for signal <delta_filter/Filter/Output_3>.
	Found 2-bit shift register for signal <delta_filter/Filter/Output_2>.
	Found 2-bit shift register for signal <delta_filter/Filter/Output_1>.
	Found 3-bit shift register for signal <delta_filter/Filter/Output_0>.
	Found 4-bit shift register for signal <vertical_filter/Filter/Pixel9temp3/temp_7>.
	Found 4-bit shift register for signal <vertical_filter/Filter/Pixel9temp3/temp_6>.
	Found 4-bit shift register for signal <vertical_filter/Filter/Pixel9temp3/temp_5>.
	Found 4-bit shift register for signal <vertical_filter/Filter/Pixel9temp3/temp_4>.
	Found 4-bit shift register for signal <vertical_filter/Filter/Pixel9temp3/temp_3>.
	Found 4-bit shift register for signal <vertical_filter/Filter/Pixel9temp3/temp_2>.
	Found 4-bit shift register for signal <vertical_filter/Filter/Pixel9temp3/temp_1>.
	Found 4-bit shift register for signal <vertical_filter/Filter/Pixel9temp3/temp_0>.
	Found 4-bit shift register for signal <horizontal_filter/Filter/Pixel9temp3/temp_7>.
	Found 4-bit shift register for signal <horizontal_filter/Filter/Pixel9temp3/temp_6>.
	Found 4-bit shift register for signal <horizontal_filter/Filter/Pixel9temp3/temp_5>.
	Found 4-bit shift register for signal <horizontal_filter/Filter/Pixel9temp3/temp_4>.
	Found 4-bit shift register for signal <horizontal_filter/Filter/Pixel9temp3/temp_3>.
	Found 4-bit shift register for signal <horizontal_filter/Filter/Pixel9temp3/temp_2>.
	Found 4-bit shift register for signal <horizontal_filter/Filter/Pixel9temp3/temp_1>.
	Found 4-bit shift register for signal <horizontal_filter/Filter/Pixel9temp3/temp_0>.
	Found 4-bit shift register for signal <smooth_filter/Filter/Pixel9temp3/temp_7>.
	Found 4-bit shift register for signal <smooth_filter/Filter/Pixel9temp3/temp_6>.
	Found 4-bit shift register for signal <smooth_filter/Filter/Pixel9temp3/temp_5>.
	Found 4-bit shift register for signal <smooth_filter/Filter/Pixel9temp3/temp_4>.
	Found 4-bit shift register for signal <smooth_filter/Filter/Pixel9temp3/temp_3>.
	Found 4-bit shift register for signal <smooth_filter/Filter/Pixel9temp3/temp_2>.
	Found 4-bit shift register for signal <smooth_filter/Filter/Pixel9temp3/temp_1>.
	Found 4-bit shift register for signal <smooth_filter/Filter/Pixel9temp3/temp_0>.
Unit <Imag_Proc_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 362
 Flip-Flops                                            : 362
# Shift Registers                                      : 56
 2-bit shift register                                  : 31
 3-bit shift register                                  : 1
 4-bit shift register                                  : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Imag_Proc_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2403
#      GND                         : 24
#      INV                         : 65
#      LUT1                        : 183
#      LUT2                        : 390
#      LUT3                        : 71
#      LUT4                        : 222
#      LUT5                        : 74
#      LUT6                        : 436
#      MUXCY                       : 496
#      MUXF7                       : 27
#      VCC                         : 8
#      XORCY                       : 407
# FlipFlops/Latches                : 1506
#      FD                          : 403
#      FDC                         : 359
#      FDCE                        : 430
#      FDE                         : 77
#      FDP                         : 142
#      FDPE                        : 6
#      FDR                         : 42
#      FDRE                        : 47
# RAMS                             : 73
#      RAMB18E1                    : 10
#      RAMB36E1                    : 63
# Shift Registers                  : 68
#      SRLC16E                     : 68
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 35
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 30
# DSPs                             : 40
#      DSP48E1                     : 40
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1506  out of  126800     1%  
 Number of Slice LUTs:                 1509  out of  63400     2%  
    Number used as Logic:              1441  out of  63400     2%  
    Number used as Memory:               68  out of  19000     0%  
       Number used as SRL:               68

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2330
   Number with an unused Flip Flop:     824  out of   2330    35%  
   Number with an unused LUT:           821  out of   2330    35%  
   Number of fully used LUT-FF pairs:   685  out of   2330    29%  
   Number of unique control sets:       117

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  35  out of    210    16%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               68  out of    135    50%  
    Number using Block RAM only:         68
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DSP48E1s:                     40  out of    240    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+--------------------------------------------------------------------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)                                                                | Load  |
-----------------------------------------------------+--------------------------------------------------------------------------------------+-------+
clk_i                                                | IBUFG+BUFG                                                                           | 1302  |
Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/clkout0| BUFG                                                                                 | 401   |
Inst_DataFlow_Display/Inst_VGA/N1                    | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary191)| 40    |
-----------------------------------------------------+--------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                        | Buffer(FF name)                                                                                                                                                                                                             | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Inst_DataFlow_Display/Inst_VGA/N0(Inst_DataFlow_Display/Inst_VGA/XST_VCC:P)                                                                                                                                                                                                                                                                           | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary17)                                                                                                                                        | 4960  |
Inst_DataFlow_Display/Inst_VGA/N1(Inst_DataFlow_Display/Inst_VGA/XST_GND:G)                                                                                                                                                                                                                                                                           | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary17)                                                                                                                                        | 2880  |
Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)| 32    |
Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)| 32    |
img_lena_8bits/N1(img_lena_8bits/XST_GND:G)                                                                                                                                                                                                                                                                                                           | NONE(img_lena_8bits/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                                                                        | 8     |
Inst_DataFlow_Display/Inst_VGA/Inst_mp/logo_annee/N1(Inst_DataFlow_Display/Inst_VGA/Inst_mp/logo_annee/XST_GND:G)                                                                                                                                                                                                                                     | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_mp/logo_annee/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                                     | 6     |
Inst_DataFlow_Display/Inst_VGA/N100(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary161:CASCADEOUTA)                                                                                                                                                                                                                      | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary16)                                                                                                                                        | 2     |
Inst_DataFlow_Display/Inst_VGA/N102(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary201:CASCADEOUTA)                                                                                                                                                                                                                      | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary20)                                                                                                                                        | 2     |
Inst_DataFlow_Display/Inst_VGA/N104(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary181:CASCADEOUTA)                                                                                                                                                                                                                      | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary18)                                                                                                                                        | 2     |
Inst_DataFlow_Display/Inst_VGA/N106(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary191:CASCADEOUTA)                                                                                                                                                                                                                      | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary19)                                                                                                                                        | 2     |
Inst_DataFlow_Display/Inst_VGA/N68(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary21:CASCADEOUTA)                                                                                                                                                                                                                        | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary2)                                                                                                                                         | 2     |
Inst_DataFlow_Display/Inst_VGA/N70(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary110:CASCADEOUTA)                                                                                                                                                                                                                       | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1)                                                                                                                                         | 2     |
Inst_DataFlow_Display/Inst_VGA/N72(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary51:CASCADEOUTA)                                                                                                                                                                                                                        | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary5)                                                                                                                                         | 2     |
Inst_DataFlow_Display/Inst_VGA/N74(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary31:CASCADEOUTA)                                                                                                                                                                                                                        | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary3)                                                                                                                                         | 2     |
Inst_DataFlow_Display/Inst_VGA/N76(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary41:CASCADEOUTA)                                                                                                                                                                                                                        | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary4)                                                                                                                                         | 2     |
Inst_DataFlow_Display/Inst_VGA/N78(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary81:CASCADEOUTA)                                                                                                                                                                                                                        | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary8)                                                                                                                                         | 2     |
Inst_DataFlow_Display/Inst_VGA/N80(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary61:CASCADEOUTA)                                                                                                                                                                                                                        | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary6)                                                                                                                                         | 2     |
Inst_DataFlow_Display/Inst_VGA/N82(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary71:CASCADEOUTA)                                                                                                                                                                                                                        | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary7)                                                                                                                                         | 2     |
Inst_DataFlow_Display/Inst_VGA/N84(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary111:CASCADEOUTA)                                                                                                                                                                                                                       | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary11)                                                                                                                                        | 2     |
Inst_DataFlow_Display/Inst_VGA/N86(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary91:CASCADEOUTA)                                                                                                                                                                                                                        | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary9)                                                                                                                                         | 2     |
Inst_DataFlow_Display/Inst_VGA/N88(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary101:CASCADEOUTA)                                                                                                                                                                                                                       | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary10)                                                                                                                                        | 2     |
Inst_DataFlow_Display/Inst_VGA/N90(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary141:CASCADEOUTA)                                                                                                                                                                                                                       | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary14)                                                                                                                                        | 2     |
Inst_DataFlow_Display/Inst_VGA/N92(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary121:CASCADEOUTA)                                                                                                                                                                                                                       | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary12)                                                                                                                                        | 2     |
Inst_DataFlow_Display/Inst_VGA/N94(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary131:CASCADEOUTA)                                                                                                                                                                                                                       | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary13)                                                                                                                                        | 2     |
Inst_DataFlow_Display/Inst_VGA/N96(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary171:CASCADEOUTA)                                                                                                                                                                                                                       | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary17)                                                                                                                                        | 2     |
Inst_DataFlow_Display/Inst_VGA/N98(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary151:CASCADEOUTA)                                                                                                                                                                                                                       | NONE(Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary15)                                                                                                                                        | 2     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.946ns (Maximum Frequency: 202.184MHz)
   Minimum input arrival time before clock: 2.292ns
   Maximum output required time after clock: 0.897ns
   Maximum combinational path delay: 0.553ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 4.379ns (frequency: 228.337MHz)
  Total number of paths / destination ports: 23478 / 4098
-------------------------------------------------------------------------
Delay:               4.379ns (Levels of Logic = 28)
  Source:            smooth_filter/Filter/ADD7_0 (FF)
  Destination:       smooth_filter/Filter/ADD8_10 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: smooth_filter/Filter/ADD7_0 to smooth_filter/Filter/ADD8_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.478   0.536  smooth_filter/Filter/ADD7_0 (smooth_filter/Filter/ADD7_0)
     LUT2:I0->O            1   0.124   0.000  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_lut<0> (smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<0> (smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<1> (smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<2> (smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3> (smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<4> (smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<5> (smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<6> (smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7> (smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<8> (smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<9> (smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<10> (smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11> (smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<12> (smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<13> (smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<13>)
     MUXCY:CI->O           0   0.029   0.000  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<14> (smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<14>)
     XORCY:CI->O          10   0.510   0.480  smooth_filter/Filter/Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_xor<15> (smooth_filter/Filter/ADD7[15]_std_multiplied9[12]_add_25_OUT<15>)
     LUT2:I1->O            1   0.124   0.000  smooth_filter/Filter/Mxor_ADD7[15]_ADD7[15]_XOR_30_o_xo<0>1 (smooth_filter/Filter/ADD7[15]_ADD7[15]_XOR_30_o)
     MUXCY:S->O            1   0.472   0.000  smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<1> (smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<2> (smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<3> (smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<4> (smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<5> (smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<6> (smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<7> (smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<8> (smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<8>)
     MUXCY:CI->O           0   0.029   0.000  smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<9> (smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_cy<9>)
     XORCY:CI->O           1   0.510   0.000  smooth_filter/Filter/Madd_GND_49_o_GND_49_o_add_26_OUT_xor<10> (smooth_filter/Filter/GND_49_o_GND_49_o_add_26_OUT<10>)
     FD:D                      0.030          smooth_filter/Filter/ADD8_10
    ----------------------------------------
    Total                      4.379ns (3.363ns logic, 1.016ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/clkout0'
  Clock period: 4.946ns (frequency: 202.184MHz)
  Total number of paths / destination ports: 13156 / 696
-------------------------------------------------------------------------
Delay:               4.946ns (Levels of Logic = 6)
  Source:            Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly_0 (FF)
  Destination:       Inst_DataFlow_Display/Inst_VGA/vga_green_reg_2 (FF)
  Source Clock:      Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/clkout0 rising
  Destination Clock: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/clkout0 rising

  Data Path: Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly_0 to Inst_DataFlow_Display/Inst_VGA/vga_green_reg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.478   0.946  v_cntr_reg_dly_0 (v_cntr_reg_dly<0>)
     LUT5:I0->O            1   0.124   0.536  rd_en_fifo_orig12 (rd_en_fifo_orig12)
     LUT6:I4->O            2   0.124   0.542  rd_en_fifo_orig13 (rd_en_fifo_orig1)
     LUT6:I4->O           17   0.124   0.527  GND_6_o_GND_6_o_AND_34_o1 (GND_6_o_GND_6_o_AND_34_o)
     LUT6:I5->O            2   0.124   0.722  vga_green_cmb<2>1121 (vga_green_cmb<2>112)
     LUT6:I3->O            1   0.124   0.421  vga_green_cmb<2>11 (vga_green_cmb<2>1)
     LUT6:I5->O            1   0.124   0.000  vga_green_cmb<2> (vga_green_cmb<2>)
     FD:D                      0.030          vga_green_reg_2
    ----------------------------------------
    Total                      4.946ns (1.252ns logic, 3.694ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 163 / 99
-------------------------------------------------------------------------
Offset:              2.292ns (Levels of Logic = 3)
  Source:            ISPureFreq (PAD)
  Destination:       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination Clock: clk_i rising

  Data Path: ISPureFreq to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.985  ISPureFreq_IBUF (ISPureFreq_IBUF)
     LUT6:I0->O            8   0.124   0.445  Mmux_Processed_data[7]_Smooth[0]_MUX_40_o11 (Processed_data<0>)
     begin scope: 'Inst_DataFlow_Display/fifo_proc:din<0>'
     begin scope: 'Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:DINA<0>'
     RAMB36E1:DIADI0           0.737          ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------
    Total                      2.292ns (0.862ns logic, 1.430ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/clkout0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.047ns (Levels of Logic = 2)
  Source:            rst_i (PAD)
  Destination:       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/clkout0 rising

  Data Path: rst_i to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.001   0.552  rst_i_IBUF (LED_3_OBUF)
     begin scope: 'Inst_DataFlow_Display/fifo_proc:rst'
     FDP:PRE                   0.494          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    ----------------------------------------
    Total                      1.047ns (0.495ns logic, 0.552ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.897ns (Levels of Logic = 1)
  Source:            LED_5 (FF)
  Destination:       LED<5> (PAD)
  Source Clock:      clk_i rising

  Data Path: LED_5 to LED<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.478   0.419  LED_5 (LED_5)
     OBUF:I->O                 0.000          LED_5_OBUF (LED<5>)
    ----------------------------------------
    Total                      0.897ns (0.478ns logic, 0.419ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/clkout0'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.883ns (Levels of Logic = 2)
  Source:            Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/clkout0 rising

  Data Path: Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.478   0.405  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (empty)
     end scope: 'Inst_DataFlow_Display/fifo_orig:empty'
     OBUF:I->O                 0.000          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      0.883ns (0.478ns logic, 0.405ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.553ns (Levels of Logic = 2)
  Source:            rst_i (PAD)
  Destination:       LED<3> (PAD)

  Data Path: rst_i to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.001   0.552  rst_i_IBUF (LED_3_OBUF)
     OBUF:I->O                 0.000          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                      0.553ns (0.001ns logic, 0.552ns route)
                                       (0.2% logic, 99.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/clkout0
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/clkout0|    4.946|         |         |         |
Inst_DataFlow_Display/Inst_VGA/N1                    |    8.095|         |         |         |
clk_i                                                |    2.905|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_i
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/clkout0|    1.354|         |         |         |
clk_i                                                |    4.379|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 43.00 secs
Total CPU time to Xst completion: 42.73 secs
 
--> 


Total memory usage is 538016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  203 (   0 filtered)
Number of infos    :   88 (   0 filtered)

