

================================================================
== Vitis HLS Report for 'Gelu_layer_1'
================================================================
* Date:           Sat Sep 16 08:08:03 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    24614|    24614|  81.965 us|  81.965 us|  24614|  24614|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_Gelu_layer_1_Pipeline_l_j20_fu_274  |Gelu_layer_1_Pipeline_l_j20  |    24612|    24612|  81.958 us|  81.958 us|  24612|  24612|       no|
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        8|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    64|    19384|    11190|    -|
|Memory               |        0|     -|      256|      264|    -|
|Multiplexer          |        -|     -|        -|       74|    -|
|Register             |        -|     -|      518|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    64|    20158|    11536|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     2|        2|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+-------+-------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------+-----------------------------+---------+----+-------+-------+-----+
    |grp_Gelu_layer_1_Pipeline_l_j20_fu_274  |Gelu_layer_1_Pipeline_l_j20  |        0|  64|  19384|  11190|    0|
    +----------------------------------------+-----------------------------+---------+----+-------+-------+-----+
    |Total                                   |                             |        0|  64|  19384|  11190|    0|
    +----------------------------------------+-----------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                 Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p_ZL5buf27_0_U  |Gelu_layer_1_p_ZL5buf27_0_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf27_1_U  |Gelu_layer_1_p_ZL5buf27_1_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf27_2_U  |Gelu_layer_1_p_ZL5buf27_2_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf27_3_U  |Gelu_layer_1_p_ZL5buf27_3_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf27_4_U  |Gelu_layer_1_p_ZL5buf27_4_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf27_5_U  |Gelu_layer_1_p_ZL5buf27_5_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf27_6_U  |Gelu_layer_1_p_ZL5buf27_6_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf27_7_U  |Gelu_layer_1_p_ZL5buf27_7_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    +----------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                       |        0| 256| 264|    0|   512|  256|     8|        16384|
    +----------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |empty_fu_334_p2  |        or|   0|  0|   6|           6|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   8|           7|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  20|          4|    1|          4|
    |ap_done           |   9|          2|    1|          2|
    |outp_ds13_read    |   9|          2|    1|          2|
    |outp_gelu4_write  |   9|          2|    1|          2|
    |ps_id_blk_n       |   9|          2|    1|          2|
    |ps_id_c1_blk_n    |   9|          2|    1|          2|
    |real_start        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  74|         16|    7|         16|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   3|   0|    3|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |grp_Gelu_layer_1_Pipeline_l_j20_fu_274_ap_start_reg  |   1|   0|    1|          0|
    |p_ZL5buf27_0_load_1_reg_472                          |  32|   0|   32|          0|
    |p_ZL5buf27_0_load_reg_432                            |  32|   0|   32|          0|
    |p_ZL5buf27_1_load_1_reg_477                          |  32|   0|   32|          0|
    |p_ZL5buf27_1_load_reg_437                            |  32|   0|   32|          0|
    |p_ZL5buf27_2_load_1_reg_482                          |  32|   0|   32|          0|
    |p_ZL5buf27_2_load_reg_442                            |  32|   0|   32|          0|
    |p_ZL5buf27_3_load_1_reg_487                          |  32|   0|   32|          0|
    |p_ZL5buf27_3_load_reg_447                            |  32|   0|   32|          0|
    |p_ZL5buf27_4_load_1_reg_492                          |  32|   0|   32|          0|
    |p_ZL5buf27_4_load_reg_452                            |  32|   0|   32|          0|
    |p_ZL5buf27_5_load_1_reg_497                          |  32|   0|   32|          0|
    |p_ZL5buf27_5_load_reg_457                            |  32|   0|   32|          0|
    |p_ZL5buf27_6_load_1_reg_502                          |  32|   0|   32|          0|
    |p_ZL5buf27_6_load_reg_462                            |  32|   0|   32|          0|
    |p_ZL5buf27_7_load_1_reg_507                          |  32|   0|   32|          0|
    |p_ZL5buf27_7_load_reg_467                            |  32|   0|   32|          0|
    |start_once_reg                                       |   1|   0|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 518|   0|  518|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|outp_ds13_dout             |   in|  512|     ap_fifo|     outp_ds13|       pointer|
|outp_ds13_num_data_valid   |   in|    3|     ap_fifo|     outp_ds13|       pointer|
|outp_ds13_fifo_cap         |   in|    3|     ap_fifo|     outp_ds13|       pointer|
|outp_ds13_empty_n          |   in|    1|     ap_fifo|     outp_ds13|       pointer|
|outp_ds13_read             |  out|    1|     ap_fifo|     outp_ds13|       pointer|
|outp_gelu4_din             |  out|  128|     ap_fifo|    outp_gelu4|       pointer|
|outp_gelu4_num_data_valid  |   in|    3|     ap_fifo|    outp_gelu4|       pointer|
|outp_gelu4_fifo_cap        |   in|    3|     ap_fifo|    outp_gelu4|       pointer|
|outp_gelu4_full_n          |   in|    1|     ap_fifo|    outp_gelu4|       pointer|
|outp_gelu4_write           |  out|    1|     ap_fifo|    outp_gelu4|       pointer|
|ps_id_dout                 |   in|    5|     ap_fifo|         ps_id|       pointer|
|ps_id_num_data_valid       |   in|    2|     ap_fifo|         ps_id|       pointer|
|ps_id_fifo_cap             |   in|    2|     ap_fifo|         ps_id|       pointer|
|ps_id_empty_n              |   in|    1|     ap_fifo|         ps_id|       pointer|
|ps_id_read                 |  out|    1|     ap_fifo|         ps_id|       pointer|
|ps_id_c1_din               |  out|    5|     ap_fifo|      ps_id_c1|       pointer|
|ps_id_c1_num_data_valid    |   in|    2|     ap_fifo|      ps_id_c1|       pointer|
|ps_id_c1_fifo_cap          |   in|    2|     ap_fifo|      ps_id_c1|       pointer|
|ps_id_c1_full_n            |   in|    1|     ap_fifo|      ps_id_c1|       pointer|
|ps_id_c1_write             |  out|    1|     ap_fifo|      ps_id_c1|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

