m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/WorkSpace/Project/PangoFPGA/pixel-box/compile
vAEfUn/Lkf8ZMSSsKfjJxSQ==
Z0 !s10a 1692341004
Z1 !s110 1699669973
!i10b 0
!s100 lJS:a@P8L3;E0^fO>_91k1
!s11b QCZM]hVLNAm05:4VMR0:40
IKo]zB0V;7UhjdX;AGWSke1
Z2 VDg1SIo80bB@j0V0VzS_@n1
!i119 1
!i8a 633938864
Z3 dD:/PDS_2022.2-SP1-Lite/arch/vendor/pango/verilog/simulation/modelsim10.2c
Z4 w1699669973
8./iserdes_e1_source_codes/int_iserdes_e1.vp
F./iserdes_e1_source_codes/int_iserdes_e1.vp
Z5 L0 23
Z6 OL;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1699669972.000000
Z8 !s107 ./iserdes_e1_source_codes/int_iserdes_e1.vp|./iserdes_e1_source_codes/int_iserdes_e1_7km.vp|
Z9 !s90 -incr|-f|./filelist_iserdes_e1_gtp.f|-work|iserdes_e1|
!i113 0
Z10 o-work iserdes_e1 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
nd0a9b41
vk/R4cUP9tNYS4eelmHYLld/fdofA4awb2Et6Ue9mm40=
R0
R1
!i10b 0
!s100 d@ZGoIdgQ@4bZMd_l09gS2
!s11b 5VZS]38OolFUz3fz=Mi5J2
IDFl98z^K>dM^e8eSDj@9m1
R2
!i119 1
!i8a 1547591312
R3
R4
8./iserdes_e1_source_codes/int_iserdes_e1_7km.vp
F./iserdes_e1_source_codes/int_iserdes_e1_7km.vp
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
nb4c288d
