
Loading design for application trce from file projetolaser_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Thu Sep 25 23:40:58 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "fastclk" 25.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 31.596ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1257__i1  (from fastclk_c +)
   Destination:    FF         Data in        bstate_i2  (to fastclk_c +)

   Delay:               8.670ns  (29.8% logic, 70.2% route), 9 logic levels.

 Constraint Details:

      8.670ns physical path delay SLICE_12 to SLICE_26 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 31.596ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R52C61B.CLK to     R52C61B.Q0 SLICE_12 (from fastclk_c)
ROUTE         3     1.027     R52C61B.Q0 to     R53C62A.C1 cnt_1
CTOF_DEL    ---     0.236     R53C62A.C1 to     R53C62A.F1 SLICE_48
ROUTE         1     0.558     R53C62A.F1 to     R53C62C.B1 n8150
CTOF_DEL    ---     0.236     R53C62C.B1 to     R53C62C.F1 SLICE_98
ROUTE        11     1.298     R53C62C.F1 to     R53C57A.B0 n7857
CTOF_DEL    ---     0.236     R53C57A.B0 to     R53C57A.F0 SLICE_115
ROUTE         6     1.027     R53C57A.F0 to     R53C60B.B1 n9526
CTOF_DEL    ---     0.236     R53C60B.B1 to     R53C60B.F1 SLICE_113
ROUTE         2     1.011     R53C60B.F1 to     R55C58C.B1 n3631
CTOF_DEL    ---     0.236     R55C58C.B1 to     R55C58C.F1 SLICE_97
ROUTE         1     0.566     R55C58C.F1 to     R55C58C.A0 n3886
CTOF_DEL    ---     0.236     R55C58C.A0 to     R55C58C.F0 SLICE_97
ROUTE         1     0.602     R55C58C.F0 to     R56C58B.C1 n3_adj_4
CTOOFX_DEL  ---     0.401     R56C58B.C1 to   R56C58B.OFX0 bstate_4__I_0_265_Mux_2_i7/SLICE_66
ROUTE         1     0.000   R56C58B.OFX0 to    R56C58A.FXA n7
FXTOF_DEL   ---     0.239    R56C58A.FXA to   R56C58A.OFX1 SLICE_26
ROUTE         1     0.000   R56C58A.OFX1 to    R56C58A.DI1 bstate_4_N_30_2 (to fastclk_c)
                  --------
                    8.670   (29.8% logic, 70.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R52C61B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R56C58A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.682ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              bstate_i2  (from fastclk_c +)
   Destination:    FF         Data in        bstate_i2  (to fastclk_c +)

   Delay:               8.584ns  (30.0% logic, 70.0% route), 9 logic levels.

 Constraint Details:

      8.584ns physical path delay SLICE_26 to SLICE_26 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 31.682ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R56C58A.CLK to     R56C58A.Q1 SLICE_26 (from fastclk_c)
ROUTE        28     2.235     R56C58A.Q1 to     R53C61A.B1 bstate_2
CTOF_DEL    ---     0.236     R53C61A.B1 to     R53C61A.F1 SLICE_148
ROUTE         2     0.567     R53C61A.F1 to     R53C61A.B0 n8066
CTOF_DEL    ---     0.236     R53C61A.B0 to     R53C61A.F0 SLICE_148
ROUTE         1     0.634     R53C61A.F0 to     R54C60B.D1 n8082
CTOF_DEL    ---     0.236     R54C60B.D1 to     R54C60B.F1 SLICE_146
ROUTE         4     0.567     R54C60B.F1 to     R54C60B.B0 n7963
CTOF_DEL    ---     0.236     R54C60B.B0 to     R54C60B.F0 SLICE_146
ROUTE         2     0.835     R54C60B.F0 to     R55C58C.C1 bstate_4_N_90_2
CTOF_DEL    ---     0.236     R55C58C.C1 to     R55C58C.F1 SLICE_97
ROUTE         1     0.566     R55C58C.F1 to     R55C58C.A0 n3886
CTOF_DEL    ---     0.236     R55C58C.A0 to     R55C58C.F0 SLICE_97
ROUTE         1     0.602     R55C58C.F0 to     R56C58B.C1 n3_adj_4
CTOOFX_DEL  ---     0.401     R56C58B.C1 to   R56C58B.OFX0 bstate_4__I_0_265_Mux_2_i7/SLICE_66
ROUTE         1     0.000   R56C58B.OFX0 to    R56C58A.FXA n7
FXTOF_DEL   ---     0.239    R56C58A.FXA to   R56C58A.OFX1 SLICE_26
ROUTE         1     0.000   R56C58A.OFX1 to    R56C58A.DI1 bstate_4_N_30_2 (to fastclk_c)
                  --------
                    8.584   (30.0% logic, 70.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R56C58A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R56C58A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.777ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1257__i0  (from fastclk_c +)
   Destination:    FF         Data in        bstate_i2  (to fastclk_c +)

   Delay:               8.489ns  (30.4% logic, 69.6% route), 9 logic levels.

 Constraint Details:

      8.489ns physical path delay SLICE_13 to SLICE_26 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 31.777ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C61A.CLK to     R52C61A.Q1 SLICE_13 (from fastclk_c)
ROUTE         3     1.025     R52C61A.Q1 to     R53C62C.A0 cnt_0
CTOF_DEL    ---     0.236     R53C62C.A0 to     R53C62C.F0 SLICE_98
ROUTE         1     0.382     R53C62C.F0 to     R53C62C.C1 n8142
CTOF_DEL    ---     0.236     R53C62C.C1 to     R53C62C.F1 SLICE_98
ROUTE        11     1.298     R53C62C.F1 to     R53C57A.B0 n7857
CTOF_DEL    ---     0.236     R53C57A.B0 to     R53C57A.F0 SLICE_115
ROUTE         6     1.027     R53C57A.F0 to     R53C60B.B1 n9526
CTOF_DEL    ---     0.236     R53C60B.B1 to     R53C60B.F1 SLICE_113
ROUTE         2     1.011     R53C60B.F1 to     R55C58C.B1 n3631
CTOF_DEL    ---     0.236     R55C58C.B1 to     R55C58C.F1 SLICE_97
ROUTE         1     0.566     R55C58C.F1 to     R55C58C.A0 n3886
CTOF_DEL    ---     0.236     R55C58C.A0 to     R55C58C.F0 SLICE_97
ROUTE         1     0.602     R55C58C.F0 to     R56C58B.C1 n3_adj_4
CTOOFX_DEL  ---     0.401     R56C58B.C1 to   R56C58B.OFX0 bstate_4__I_0_265_Mux_2_i7/SLICE_66
ROUTE         1     0.000   R56C58B.OFX0 to    R56C58A.FXA n7
FXTOF_DEL   ---     0.239    R56C58A.FXA to   R56C58A.OFX1 SLICE_26
ROUTE         1     0.000   R56C58A.OFX1 to    R56C58A.DI1 bstate_4_N_30_2 (to fastclk_c)
                  --------
                    8.489   (30.4% logic, 69.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R52C61A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R56C58A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.785ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1257__i1  (from fastclk_c +)
   Destination:    FF         Data in        bstate_i4  (to fastclk_c +)

   Delay:               8.475ns  (27.6% logic, 72.4% route), 8 logic levels.

 Constraint Details:

      8.475ns physical path delay SLICE_12 to SLICE_28 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 31.785ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R52C61B.CLK to     R52C61B.Q0 SLICE_12 (from fastclk_c)
ROUTE         3     1.027     R52C61B.Q0 to     R53C62A.C1 cnt_1
CTOF_DEL    ---     0.236     R53C62A.C1 to     R53C62A.F1 SLICE_48
ROUTE         1     0.558     R53C62A.F1 to     R53C62C.B1 n8150
CTOF_DEL    ---     0.236     R53C62C.B1 to     R53C62C.F1 SLICE_98
ROUTE        11     1.166     R53C62C.F1 to     R54C57D.D1 n7857
CTOF_DEL    ---     0.236     R54C57D.D1 to     R54C57D.F1 SLICE_107
ROUTE         8     0.826     R54C57D.F1 to     R54C58B.A1 n9520
CTOF_DEL    ---     0.236     R54C58B.A1 to     R54C58B.F1 SLICE_142
ROUTE         1     1.021     R54C58B.F1 to     R54C58A.A0 n4515
CTOOFX_DEL  ---     0.401     R54C58A.A0 to   R54C58A.OFX0 i2147/SLICE_73
ROUTE         1     0.969   R54C58A.OFX0 to     R54C56D.A1 n4436
CTOF_DEL    ---     0.236     R54C56D.A1 to     R54C56D.F1 SLICE_28
ROUTE         1     0.566     R54C56D.F1 to     R54C56D.A0 n15_adj_21
CTOF_DEL    ---     0.236     R54C56D.A0 to     R54C56D.F0 SLICE_28
ROUTE         1     0.000     R54C56D.F0 to    R54C56D.DI0 bstate_4_N_30_4 (to fastclk_c)
                  --------
                    8.475   (27.6% logic, 72.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R52C61B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R54C56D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.822ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1257__i12  (from fastclk_c +)
   Destination:    FF         Data in        bstate_i2  (to fastclk_c +)

   Delay:               8.444ns  (30.5% logic, 69.5% route), 9 logic levels.

 Constraint Details:

      8.444ns physical path delay SLICE_4 to SLICE_26 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 31.822ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C62C.CLK to     R52C62C.Q1 SLICE_4 (from fastclk_c)
ROUTE         3     0.804     R52C62C.Q1 to     R53C62A.A1 cnt_12
CTOF_DEL    ---     0.236     R53C62A.A1 to     R53C62A.F1 SLICE_48
ROUTE         1     0.558     R53C62A.F1 to     R53C62C.B1 n8150
CTOF_DEL    ---     0.236     R53C62C.B1 to     R53C62C.F1 SLICE_98
ROUTE        11     1.298     R53C62C.F1 to     R53C57A.B0 n7857
CTOF_DEL    ---     0.236     R53C57A.B0 to     R53C57A.F0 SLICE_115
ROUTE         6     1.027     R53C57A.F0 to     R53C60B.B1 n9526
CTOF_DEL    ---     0.236     R53C60B.B1 to     R53C60B.F1 SLICE_113
ROUTE         2     1.011     R53C60B.F1 to     R55C58C.B1 n3631
CTOF_DEL    ---     0.236     R55C58C.B1 to     R55C58C.F1 SLICE_97
ROUTE         1     0.566     R55C58C.F1 to     R55C58C.A0 n3886
CTOF_DEL    ---     0.236     R55C58C.A0 to     R55C58C.F0 SLICE_97
ROUTE         1     0.602     R55C58C.F0 to     R56C58B.C1 n3_adj_4
CTOOFX_DEL  ---     0.401     R56C58B.C1 to   R56C58B.OFX0 bstate_4__I_0_265_Mux_2_i7/SLICE_66
ROUTE         1     0.000   R56C58B.OFX0 to    R56C58A.FXA n7
FXTOF_DEL   ---     0.239    R56C58A.FXA to   R56C58A.OFX1 SLICE_26
ROUTE         1     0.000   R56C58A.OFX1 to    R56C58A.DI1 bstate_4_N_30_2 (to fastclk_c)
                  --------
                    8.444   (30.5% logic, 69.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R52C62C.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R56C58A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.830ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1257__i10  (from fastclk_c +)
   Destination:    FF         Data in        bstate_i2  (to fastclk_c +)

   Delay:               8.436ns  (30.6% logic, 69.4% route), 9 logic levels.

 Constraint Details:

      8.436ns physical path delay SLICE_5 to SLICE_26 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 31.830ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C62B.CLK to     R52C62B.Q1 SLICE_5 (from fastclk_c)
ROUTE         3     0.796     R52C62B.Q1 to     R53C62A.B1 cnt_10
CTOF_DEL    ---     0.236     R53C62A.B1 to     R53C62A.F1 SLICE_48
ROUTE         1     0.558     R53C62A.F1 to     R53C62C.B1 n8150
CTOF_DEL    ---     0.236     R53C62C.B1 to     R53C62C.F1 SLICE_98
ROUTE        11     1.298     R53C62C.F1 to     R53C57A.B0 n7857
CTOF_DEL    ---     0.236     R53C57A.B0 to     R53C57A.F0 SLICE_115
ROUTE         6     1.027     R53C57A.F0 to     R53C60B.B1 n9526
CTOF_DEL    ---     0.236     R53C60B.B1 to     R53C60B.F1 SLICE_113
ROUTE         2     1.011     R53C60B.F1 to     R55C58C.B1 n3631
CTOF_DEL    ---     0.236     R55C58C.B1 to     R55C58C.F1 SLICE_97
ROUTE         1     0.566     R55C58C.F1 to     R55C58C.A0 n3886
CTOF_DEL    ---     0.236     R55C58C.A0 to     R55C58C.F0 SLICE_97
ROUTE         1     0.602     R55C58C.F0 to     R56C58B.C1 n3_adj_4
CTOOFX_DEL  ---     0.401     R56C58B.C1 to   R56C58B.OFX0 bstate_4__I_0_265_Mux_2_i7/SLICE_66
ROUTE         1     0.000   R56C58B.OFX0 to    R56C58A.FXA n7
FXTOF_DEL   ---     0.239    R56C58A.FXA to   R56C58A.OFX1 SLICE_26
ROUTE         1     0.000   R56C58A.OFX1 to    R56C58A.DI1 bstate_4_N_30_2 (to fastclk_c)
                  --------
                    8.436   (30.6% logic, 69.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R52C62B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R56C58A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.966ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1257__i0  (from fastclk_c +)
   Destination:    FF         Data in        bstate_i4  (to fastclk_c +)

   Delay:               8.294ns  (28.2% logic, 71.8% route), 8 logic levels.

 Constraint Details:

      8.294ns physical path delay SLICE_13 to SLICE_28 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 31.966ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C61A.CLK to     R52C61A.Q1 SLICE_13 (from fastclk_c)
ROUTE         3     1.025     R52C61A.Q1 to     R53C62C.A0 cnt_0
CTOF_DEL    ---     0.236     R53C62C.A0 to     R53C62C.F0 SLICE_98
ROUTE         1     0.382     R53C62C.F0 to     R53C62C.C1 n8142
CTOF_DEL    ---     0.236     R53C62C.C1 to     R53C62C.F1 SLICE_98
ROUTE        11     1.166     R53C62C.F1 to     R54C57D.D1 n7857
CTOF_DEL    ---     0.236     R54C57D.D1 to     R54C57D.F1 SLICE_107
ROUTE         8     0.826     R54C57D.F1 to     R54C58B.A1 n9520
CTOF_DEL    ---     0.236     R54C58B.A1 to     R54C58B.F1 SLICE_142
ROUTE         1     1.021     R54C58B.F1 to     R54C58A.A0 n4515
CTOOFX_DEL  ---     0.401     R54C58A.A0 to   R54C58A.OFX0 i2147/SLICE_73
ROUTE         1     0.969   R54C58A.OFX0 to     R54C56D.A1 n4436
CTOF_DEL    ---     0.236     R54C56D.A1 to     R54C56D.F1 SLICE_28
ROUTE         1     0.566     R54C56D.F1 to     R54C56D.A0 n15_adj_21
CTOF_DEL    ---     0.236     R54C56D.A0 to     R54C56D.F0 SLICE_28
ROUTE         1     0.000     R54C56D.F0 to    R54C56D.DI0 bstate_4_N_30_4 (to fastclk_c)
                  --------
                    8.294   (28.2% logic, 71.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R52C61A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R54C56D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.011ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1257__i12  (from fastclk_c +)
   Destination:    FF         Data in        bstate_i4  (to fastclk_c +)

   Delay:               8.249ns  (28.4% logic, 71.6% route), 8 logic levels.

 Constraint Details:

      8.249ns physical path delay SLICE_4 to SLICE_28 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 32.011ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C62C.CLK to     R52C62C.Q1 SLICE_4 (from fastclk_c)
ROUTE         3     0.804     R52C62C.Q1 to     R53C62A.A1 cnt_12
CTOF_DEL    ---     0.236     R53C62A.A1 to     R53C62A.F1 SLICE_48
ROUTE         1     0.558     R53C62A.F1 to     R53C62C.B1 n8150
CTOF_DEL    ---     0.236     R53C62C.B1 to     R53C62C.F1 SLICE_98
ROUTE        11     1.166     R53C62C.F1 to     R54C57D.D1 n7857
CTOF_DEL    ---     0.236     R54C57D.D1 to     R54C57D.F1 SLICE_107
ROUTE         8     0.826     R54C57D.F1 to     R54C58B.A1 n9520
CTOF_DEL    ---     0.236     R54C58B.A1 to     R54C58B.F1 SLICE_142
ROUTE         1     1.021     R54C58B.F1 to     R54C58A.A0 n4515
CTOOFX_DEL  ---     0.401     R54C58A.A0 to   R54C58A.OFX0 i2147/SLICE_73
ROUTE         1     0.969   R54C58A.OFX0 to     R54C56D.A1 n4436
CTOF_DEL    ---     0.236     R54C56D.A1 to     R54C56D.F1 SLICE_28
ROUTE         1     0.566     R54C56D.F1 to     R54C56D.A0 n15_adj_21
CTOF_DEL    ---     0.236     R54C56D.A0 to     R54C56D.F0 SLICE_28
ROUTE         1     0.000     R54C56D.F0 to    R54C56D.DI0 bstate_4_N_30_4 (to fastclk_c)
                  --------
                    8.249   (28.4% logic, 71.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R52C62C.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R54C56D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.019ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1257__i10  (from fastclk_c +)
   Destination:    FF         Data in        bstate_i4  (to fastclk_c +)

   Delay:               8.241ns  (28.4% logic, 71.6% route), 8 logic levels.

 Constraint Details:

      8.241ns physical path delay SLICE_5 to SLICE_28 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 32.019ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C62B.CLK to     R52C62B.Q1 SLICE_5 (from fastclk_c)
ROUTE         3     0.796     R52C62B.Q1 to     R53C62A.B1 cnt_10
CTOF_DEL    ---     0.236     R53C62A.B1 to     R53C62A.F1 SLICE_48
ROUTE         1     0.558     R53C62A.F1 to     R53C62C.B1 n8150
CTOF_DEL    ---     0.236     R53C62C.B1 to     R53C62C.F1 SLICE_98
ROUTE        11     1.166     R53C62C.F1 to     R54C57D.D1 n7857
CTOF_DEL    ---     0.236     R54C57D.D1 to     R54C57D.F1 SLICE_107
ROUTE         8     0.826     R54C57D.F1 to     R54C58B.A1 n9520
CTOF_DEL    ---     0.236     R54C58B.A1 to     R54C58B.F1 SLICE_142
ROUTE         1     1.021     R54C58B.F1 to     R54C58A.A0 n4515
CTOOFX_DEL  ---     0.401     R54C58A.A0 to   R54C58A.OFX0 i2147/SLICE_73
ROUTE         1     0.969   R54C58A.OFX0 to     R54C56D.A1 n4436
CTOF_DEL    ---     0.236     R54C56D.A1 to     R54C56D.F1 SLICE_28
ROUTE         1     0.566     R54C56D.F1 to     R54C56D.A0 n15_adj_21
CTOF_DEL    ---     0.236     R54C56D.A0 to     R54C56D.F0 SLICE_28
ROUTE         1     0.000     R54C56D.F0 to    R54C56D.DI0 bstate_4_N_30_4 (to fastclk_c)
                  --------
                    8.241   (28.4% logic, 71.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R52C62B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R54C56D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.062ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              bstate_i2  (from fastclk_c +)
   Destination:    FF         Data in        bstate_i3  (to fastclk_c +)

   Delay:               8.204ns  (30.6% logic, 69.4% route), 8 logic levels.

 Constraint Details:

      8.204ns physical path delay SLICE_26 to SLICE_27 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 32.062ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R56C58A.CLK to     R56C58A.Q1 SLICE_26 (from fastclk_c)
ROUTE        28     2.235     R56C58A.Q1 to     R53C61A.B1 bstate_2
CTOF_DEL    ---     0.236     R53C61A.B1 to     R53C61A.F1 SLICE_148
ROUTE         2     0.567     R53C61A.F1 to     R53C61A.B0 n8066
CTOF_DEL    ---     0.236     R53C61A.B0 to     R53C61A.F0 SLICE_148
ROUTE         1     0.634     R53C61A.F0 to     R54C60B.D1 n8082
CTOF_DEL    ---     0.236     R54C60B.D1 to     R54C60B.F1 SLICE_146
ROUTE         4     1.039     R54C60B.F1 to     R55C59D.A0 n7963
CTOF_DEL    ---     0.236     R55C59D.A0 to     R55C59D.F0 SLICE_93
ROUTE         3     0.620     R55C59D.F0 to     R55C58D.C0 bstate_4_N_90_3
CTOOFX_DEL  ---     0.401     R55C58D.C0 to   R55C58D.OFX0 i2089/SLICE_77
ROUTE         1     0.602   R55C58D.OFX0 to     R55C57B.C0 n4378
CTOOFX_DEL  ---     0.401     R55C57B.C0 to   R55C57B.OFX0 i6745/SLICE_67
ROUTE         1     0.000   R55C57B.OFX0 to    R55C57A.FXA n9198
FXTOF_DEL   ---     0.239    R55C57A.FXA to   R55C57A.OFX1 SLICE_27
ROUTE         1     0.000   R55C57A.OFX1 to    R55C57A.DI1 bstate_4_N_30_3 (to fastclk_c)
                  --------
                    8.204   (30.6% logic, 69.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R56C58A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     2.627       P3.PADDI to    R55C57A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

Report:  118.991MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "fastclk" 25.000000 MHz  |             |             |
;                                       |   25.000 MHz|  118.991 MHz|   9  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: fastclk_c   Source: fastclk.PAD   Loads: 61
   Covered under: FREQUENCY PORT "fastclk" 25.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4497 paths, 1 nets, and 1510 connections (98.95% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Thu Sep 25 23:40:58 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "fastclk" 25.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ack_bit_252  (from fastclk_c +)
   Destination:    FF         Data in        ack_bit_252  (to fastclk_c +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_21 to SLICE_21 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R54C63A.CLK to     R54C63A.Q0 SLICE_21 (from fastclk_c)
ROUTE         2     0.057     R54C63A.Q0 to     R54C63A.D0 ack_bit
CTOF_DEL    ---     0.076     R54C63A.D0 to     R54C63A.F0 SLICE_21
ROUTE         1     0.000     R54C63A.F0 to    R54C63A.DI0 n8908 (to fastclk_c)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R54C63A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R54C63A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              got_ack_251  (from fastclk_c +)
   Destination:    FF         Data in        got_ack_251  (to fastclk_c +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay SLICE_48 to SLICE_48 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R53C62A.CLK to     R53C62A.Q0 SLICE_48 (from fastclk_c)
ROUTE        17     0.058     R53C62A.Q0 to     R53C62A.D0 got_ack
CTOF_DEL    ---     0.076     R53C62A.D0 to     R53C62A.F0 SLICE_48
ROUTE         1     0.000     R53C62A.F0 to    R53C62A.DI0 n8907 (to fastclk_c)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R53C62A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R53C62A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.183ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              bitidx_i1  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i1  (to fastclk_c +)

   Delay:               0.302ns  (79.5% logic, 20.5% route), 2 logic levels.

 Constraint Details:

      0.302ns physical path delay SLICE_23 to SLICE_23 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.183ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R56C60B.CLK to     R56C60B.Q0 SLICE_23 (from fastclk_c)
ROUTE        14     0.062     R56C60B.Q0 to     R56C60B.D0 bitidx_1
CTOF_DEL    ---     0.076     R56C60B.D0 to     R56C60B.F0 SLICE_23
ROUTE         1     0.000     R56C60B.F0 to    R56C60B.DI0 n4581 (to fastclk_c)
                  --------
                    0.302   (79.5% logic, 20.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R56C60B.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R56C60B.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              bstate_i4  (from fastclk_c +)
   Destination:    FF         Data in        bstate_i4  (to fastclk_c +)

   Delay:               0.313ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay SLICE_28 to SLICE_28 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.194ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R54C56D.CLK to     R54C56D.Q0 SLICE_28 (from fastclk_c)
ROUTE        35     0.073     R54C56D.Q0 to     R54C56D.C0 bstate_4
CTOF_DEL    ---     0.076     R54C56D.C0 to     R54C56D.F0 SLICE_28
ROUTE         1     0.000     R54C56D.F0 to    R54C56D.DI0 bstate_4_N_30_4 (to fastclk_c)
                  --------
                    0.313   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R54C56D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R54C56D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              bitidx_i0  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i0  (to fastclk_c +)

   Delay:               0.314ns  (76.4% logic, 23.6% route), 2 logic levels.

 Constraint Details:

      0.314ns physical path delay SLICE_22 to SLICE_22 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.195ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R56C60D.CLK to     R56C60D.Q0 SLICE_22 (from fastclk_c)
ROUTE        22     0.074     R56C60D.Q0 to     R56C60D.C0 bitidx_0
CTOF_DEL    ---     0.076     R56C60D.C0 to     R56C60D.F0 SLICE_22
ROUTE         1     0.000     R56C60D.F0 to    R56C60D.DI0 n1 (to fastclk_c)
                  --------
                    0.314   (76.4% logic, 23.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R56C60D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R56C60D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hstate_i4  (from fastclk_c +)
   Destination:    FF         Data in        hstate_i4  (to fastclk_c +)

   Delay:               0.314ns  (76.4% logic, 23.6% route), 2 logic levels.

 Constraint Details:

      0.314ns physical path delay SLICE_53 to SLICE_53 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.195ns

 Physical Path Details:

      Data path SLICE_53 to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C66D.CLK to     R50C66D.Q0 SLICE_53 (from fastclk_c)
ROUTE        27     0.074     R50C66D.Q0 to     R50C66D.C0 hstate_4
CTOF_DEL    ---     0.076     R50C66D.C0 to     R50C66D.F0 SLICE_53
ROUTE         1     0.000     R50C66D.F0 to    R50C66D.DI0 hstate_4_N_46_4 (to fastclk_c)
                  --------
                    0.314   (76.4% logic, 23.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R50C66D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R50C66D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.205ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hstate_i3  (from fastclk_c +)
   Destination:    FF         Data in        hstate_i3  (to fastclk_c +)

   Delay:               0.324ns  (80.9% logic, 19.1% route), 2 logic levels.

 Constraint Details:

      0.324ns physical path delay SLICE_52 to SLICE_52 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.205ns

 Physical Path Details:

      Data path SLICE_52 to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C66A.CLK to     R50C66A.Q0 SLICE_52 (from fastclk_c)
ROUTE        49     0.062     R50C66A.Q0 to     R50C66A.D0 hstate_3
CTOOFX_DEL  ---     0.098     R50C66A.D0 to   R50C66A.OFX0 SLICE_52
ROUTE         1     0.000   R50C66A.OFX0 to    R50C66A.DI0 hstate_4_N_46_3 (to fastclk_c)
                  --------
                    0.324   (80.9% logic, 19.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R50C66A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R50C66A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_cnt_i0  (from fastclk_c +)
   Destination:    FF         Data in        delay_cnt_i0  (to fastclk_c +)

   Delay:               0.375ns  (63.7% logic, 36.3% route), 2 logic levels.

 Constraint Details:

      0.375ns physical path delay SLICE_11 to SLICE_11 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.256ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R38C66A.CLK to     R38C66A.Q1 SLICE_11 (from fastclk_c)
ROUTE         6     0.136     R38C66A.Q1 to     R38C66A.C1 delay_cnt_0
CTOF_DEL    ---     0.076     R38C66A.C1 to     R38C66A.F1 SLICE_11
ROUTE         1     0.000     R38C66A.F1 to    R38C66A.DI1 delay_cnt_22_N_267_0 (to fastclk_c)
                  --------
                    0.375   (63.7% logic, 36.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R38C66A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R38C66A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.257ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hstate_i4  (from fastclk_c +)
   Destination:    FF         Data in        hstate_i2  (to fastclk_c +)

   Delay:               0.376ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.376ns physical path delay SLICE_53 to SLICE_51 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.257ns

 Physical Path Details:

      Data path SLICE_53 to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C66D.CLK to     R50C66D.Q0 SLICE_53 (from fastclk_c)
ROUTE        27     0.136     R50C66D.Q0 to     R52C66C.D0 hstate_4
CTOF_DEL    ---     0.076     R52C66C.D0 to     R52C66C.F0 SLICE_51
ROUTE         1     0.000     R52C66C.F0 to    R52C66C.DI0 hstate_4_N_46_2 (to fastclk_c)
                  --------
                    0.376   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R50C66D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R52C66C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.258ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hstate_i4  (from fastclk_c +)
   Destination:    FF         Data in        hstate_i3  (to fastclk_c +)

   Delay:               0.377ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.377ns physical path delay SLICE_53 to SLICE_52 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.258ns

 Physical Path Details:

      Data path SLICE_53 to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C66D.CLK to     R50C66D.Q0 SLICE_53 (from fastclk_c)
ROUTE        27     0.139     R50C66D.Q0 to     R50C66A.M0 hstate_4
MTOF_DEL    ---     0.074     R50C66A.M0 to   R50C66A.OFX0 SLICE_52
ROUTE         1     0.000   R50C66A.OFX0 to    R50C66A.DI0 hstate_4_N_46_3 (to fastclk_c)
                  --------
                    0.377   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R50C66D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        61     0.787       P3.PADDI to    R50C66A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "fastclk" 25.000000 MHz  |             |             |
;                                       |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: fastclk_c   Source: fastclk.PAD   Loads: 61
   Covered under: FREQUENCY PORT "fastclk" 25.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4497 paths, 1 nets, and 1510 connections (98.95% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

