# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../dds.srcs/sources_1/bd/dds/ip/dds_proc_sys_reset_0_0/sim/dds_proc_sys_reset_0_0.vhd" \
"../../../../dds.srcs/sources_1/bd/dds/ip/dds_dds_compiler_0_0/sim/dds_dds_compiler_0_0.vhd" \
"../../../../dds.srcs/sources_1/bd/dds/sim/dds.vhd" \
"../../../../dds.srcs/sources_1/imports/hdl/dds_wrapper.vhd" \
"../../../../dds.srcs/sim_1/new/tb_dds_wrapper.vhd" \

# Do not sort compile order
nosort
