// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pe_pe,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu200-fsgd2104-2-e,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.867500,HLS_SYN_LAT=74,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=947,HLS_SYN_LUT=2369,HLS_VERSION=2020_1}" *)

module pe (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_buffers_Addr_A,
        input_buffers_EN_A,
        input_buffers_WEN_A,
        input_buffers_Din_A,
        input_buffers_Dout_A,
        input_buffers_Clk_A,
        input_buffers_Rst_A,
        input_buffers_Addr_B,
        input_buffers_EN_B,
        input_buffers_WEN_B,
        input_buffers_Din_B,
        input_buffers_Dout_B,
        input_buffers_Clk_B,
        input_buffers_Rst_B,
        weight_stream_V_dout,
        weight_stream_V_empty_n,
        weight_stream_V_read,
        pe_input_stream_V_0_din,
        pe_input_stream_V_0_full_n,
        pe_input_stream_V_0_write,
        pe_input_stream_V_1_din,
        pe_input_stream_V_1_full_n,
        pe_input_stream_V_1_write,
        pe_input_stream_V_2_din,
        pe_input_stream_V_2_full_n,
        pe_input_stream_V_2_write,
        pe_input_stream_V_3_din,
        pe_input_stream_V_3_full_n,
        pe_input_stream_V_3_write,
        pe_input_stream_V_4_din,
        pe_input_stream_V_4_full_n,
        pe_input_stream_V_4_write,
        pe_input_stream_V_5_din,
        pe_input_stream_V_5_full_n,
        pe_input_stream_V_5_write,
        pe_input_stream_V_6_din,
        pe_input_stream_V_6_full_n,
        pe_input_stream_V_6_write,
        pe_input_stream_V_7_din,
        pe_input_stream_V_7_full_n,
        pe_input_stream_V_7_write,
        pe_input_stream_V_8_din,
        pe_input_stream_V_8_full_n,
        pe_input_stream_V_8_write,
        pe_weight_stream_V_din,
        pe_weight_stream_V_full_n,
        pe_weight_stream_V_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_pp0_stage0 = 8'd2;
parameter    ap_ST_fsm_pp0_stage1 = 8'd4;
parameter    ap_ST_fsm_pp0_stage2 = 8'd8;
parameter    ap_ST_fsm_pp0_stage3 = 8'd16;
parameter    ap_ST_fsm_pp0_stage4 = 8'd32;
parameter    ap_ST_fsm_pp0_stage5 = 8'd64;
parameter    ap_ST_fsm_state9 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] input_buffers_Addr_A;
output   input_buffers_EN_A;
output  [0:0] input_buffers_WEN_A;
output  [7:0] input_buffers_Din_A;
input  [7:0] input_buffers_Dout_A;
output   input_buffers_Clk_A;
output   input_buffers_Rst_A;
output  [31:0] input_buffers_Addr_B;
output   input_buffers_EN_B;
output  [0:0] input_buffers_WEN_B;
output  [7:0] input_buffers_Din_B;
input  [7:0] input_buffers_Dout_B;
output   input_buffers_Clk_B;
output   input_buffers_Rst_B;
input  [7:0] weight_stream_V_dout;
input   weight_stream_V_empty_n;
output   weight_stream_V_read;
output  [7:0] pe_input_stream_V_0_din;
input   pe_input_stream_V_0_full_n;
output   pe_input_stream_V_0_write;
output  [7:0] pe_input_stream_V_1_din;
input   pe_input_stream_V_1_full_n;
output   pe_input_stream_V_1_write;
output  [7:0] pe_input_stream_V_2_din;
input   pe_input_stream_V_2_full_n;
output   pe_input_stream_V_2_write;
output  [7:0] pe_input_stream_V_3_din;
input   pe_input_stream_V_3_full_n;
output   pe_input_stream_V_3_write;
output  [7:0] pe_input_stream_V_4_din;
input   pe_input_stream_V_4_full_n;
output   pe_input_stream_V_4_write;
output  [7:0] pe_input_stream_V_5_din;
input   pe_input_stream_V_5_full_n;
output   pe_input_stream_V_5_write;
output  [7:0] pe_input_stream_V_6_din;
input   pe_input_stream_V_6_full_n;
output   pe_input_stream_V_6_write;
output  [7:0] pe_input_stream_V_7_din;
input   pe_input_stream_V_7_full_n;
output   pe_input_stream_V_7_write;
output  [7:0] pe_input_stream_V_8_din;
input   pe_input_stream_V_8_full_n;
output   pe_input_stream_V_8_write;
output  [7:0] pe_weight_stream_V_din;
input   pe_weight_stream_V_full_n;
output   pe_weight_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_buffers_EN_A;
reg input_buffers_EN_B;
reg weight_stream_V_read;
reg[7:0] pe_input_stream_V_0_din;
reg pe_input_stream_V_0_write;
reg[7:0] pe_input_stream_V_1_din;
reg pe_input_stream_V_1_write;
reg[7:0] pe_input_stream_V_2_din;
reg pe_input_stream_V_2_write;
reg[7:0] pe_input_stream_V_3_din;
reg pe_input_stream_V_3_write;
reg[7:0] pe_input_stream_V_4_din;
reg pe_input_stream_V_4_write;
reg[7:0] pe_input_stream_V_5_din;
reg pe_input_stream_V_5_write;
reg[7:0] pe_input_stream_V_6_din;
reg pe_input_stream_V_6_write;
reg[7:0] pe_input_stream_V_7_din;
reg pe_input_stream_V_7_write;
reg[7:0] pe_input_stream_V_8_din;
reg pe_input_stream_V_8_write;
reg[7:0] pe_weight_stream_V_din;
reg pe_weight_stream_V_write;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    weight_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln25_reg_1972;
reg   [0:0] select_ln27_2_reg_1993;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg    pe_input_stream_V_0_blk_n;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] cmp50_reg_2007;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg    pe_input_stream_V_1_blk_n;
reg    pe_input_stream_V_2_blk_n;
reg    pe_input_stream_V_3_blk_n;
reg    pe_input_stream_V_4_blk_n;
reg    pe_input_stream_V_5_blk_n;
reg    pe_input_stream_V_6_blk_n;
reg   [0:0] cmp98_reg_2015;
reg    pe_input_stream_V_7_blk_n;
reg    pe_input_stream_V_8_blk_n;
reg    pe_weight_stream_V_blk_n;
reg   [3:0] indvar_flatten26_reg_497;
reg   [1:0] output_x_reg_508;
reg   [3:0] indvar_flatten_reg_519;
reg   [1:0] output_y_reg_530;
reg   [1:0] kernel_y_reg_541;
reg   [3:0] p_lcssa611740_lcssa8311341_reg_552;
reg   [7:0] input_registers_0_1_V_reg_575;
reg   [7:0] input_registers_0_2_V_reg_587;
reg   [7:0] input_registers_1_2_V_reg_623;
reg   [7:0] reg_764;
reg   [7:0] inner_fifos_0_1_V_V_din;
wire    inner_fifos_0_1_V_V_full_n;
reg    inner_fifos_0_1_V_V_write;
reg    ap_predicate_op285_write_state5;
reg   [7:0] inner_fifos_0_2_V_V_din;
wire    inner_fifos_0_2_V_V_full_n;
reg    inner_fifos_0_2_V_V_write;
reg    ap_predicate_op289_write_state5;
reg   [7:0] inner_fifos_1_1_V_V_din;
wire    inner_fifos_1_1_V_V_full_n;
reg    inner_fifos_1_1_V_V_write;
reg    ap_predicate_op295_write_state5;
reg   [7:0] inner_fifos_1_2_V_V_din;
wire    inner_fifos_1_2_V_V_full_n;
reg    inner_fifos_1_2_V_V_write;
reg    ap_predicate_op300_write_state5;
reg    ap_predicate_op310_write_state5;
wire   [7:0] inner_fifos_1_0_V_V_dout;
wire    inner_fifos_1_0_V_V_empty_n;
reg    inner_fifos_1_0_V_V_read;
reg    ap_predicate_op316_read_state5;
reg    ap_predicate_op333_read_state5;
reg    ap_block_state5_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_predicate_op412_write_state7;
reg    ap_predicate_op416_write_state7;
reg    ap_predicate_op421_write_state7;
reg    ap_predicate_op423_write_state7;
reg    ap_predicate_op426_write_state7;
reg    ap_predicate_op433_write_state7;
reg    ap_predicate_op437_read_state7;
wire   [7:0] inner_fifos_1_1_V_V_dout;
wire    inner_fifos_1_1_V_V_empty_n;
reg    inner_fifos_1_1_V_V_read;
reg    ap_predicate_op440_read_state7;
reg    ap_block_state7_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
wire   [7:0] weight_registers_V_q0;
reg   [7:0] reg_770;
wire   [7:0] inner_fifos_0_0_V_V_dout;
wire    inner_fifos_0_0_V_V_empty_n;
reg    inner_fifos_0_0_V_V_read;
reg    ap_predicate_op351_read_state6;
reg    ap_predicate_op352_write_state6;
wire   [7:0] inner_fifos_0_1_V_V_dout;
wire    inner_fifos_0_1_V_V_empty_n;
reg    inner_fifos_0_1_V_V_read;
reg    ap_predicate_op353_read_state6;
wire   [7:0] inner_fifos_0_2_V_V_dout;
wire    inner_fifos_0_2_V_V_empty_n;
reg    inner_fifos_0_2_V_V_read;
reg    ap_predicate_op356_read_state6;
reg   [7:0] inner_fifos_0_0_V_V_din;
wire    inner_fifos_0_0_V_V_full_n;
reg    inner_fifos_0_0_V_V_write;
reg    ap_predicate_op368_write_state6;
reg    ap_predicate_op371_read_state6;
wire   [7:0] inner_fifos_1_2_V_V_dout;
wire    inner_fifos_1_2_V_V_empty_n;
reg    inner_fifos_1_2_V_V_read;
reg    ap_predicate_op374_read_state6;
reg   [7:0] inner_fifos_1_0_V_V_din;
wire    inner_fifos_1_0_V_V_full_n;
reg    inner_fifos_1_0_V_V_write;
reg    ap_predicate_op382_write_state6;
reg    ap_predicate_op383_write_state6;
reg    ap_block_state6_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
wire   [7:0] weight_registers_V_q1;
wire   [0:0] icmp_ln25_fu_790_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op455_read_state8;
reg    ap_predicate_op456_write_state8;
reg    ap_predicate_op457_read_state8;
reg    ap_predicate_op460_read_state8;
reg    ap_predicate_op473_read_state8;
reg    ap_block_state8_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [3:0] add_ln25_fu_796_p2;
reg   [3:0] add_ln25_reg_1976;
wire   [1:0] select_ln25_3_fu_860_p3;
reg   [1:0] select_ln25_3_reg_1981;
wire   [1:0] select_ln27_fu_880_p3;
reg   [1:0] select_ln27_reg_1986;
wire   [0:0] select_ln27_2_fu_906_p3;
wire   [1:0] select_ln27_3_fu_914_p3;
reg   [1:0] select_ln27_3_reg_1997;
wire   [1:0] mul1_fu_950_p3;
reg   [1:0] mul1_reg_2002;
wire   [0:0] cmp50_fu_958_p2;
wire   [0:0] cmp98_fu_964_p2;
wire   [5:0] zext_ln216_fu_970_p1;
reg   [5:0] zext_ln216_reg_2019;
wire   [4:0] sub_ln216_fu_990_p2;
reg   [4:0] sub_ln216_reg_2030;
wire   [0:0] icmp_ln874_1_fu_1082_p2;
reg   [0:0] icmp_ln874_1_reg_2046;
wire   [3:0] add_ln695_1_fu_1088_p2;
reg   [3:0] add_ln695_1_reg_2051;
wire   [3:0] select_ln27_4_fu_1100_p3;
reg   [3:0] select_ln27_4_reg_2056;
wire   [3:0] empty_15_fu_1118_p2;
reg   [3:0] empty_15_reg_2061;
reg    ap_predicate_op158_read_state3;
reg    ap_predicate_op162_read_state3;
reg    ap_predicate_op164_read_state3;
reg    ap_predicate_op170_read_state3;
reg    ap_predicate_op181_read_state3;
reg    ap_predicate_op211_write_state3;
reg    ap_block_state3_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
wire   [63:0] p_cast_fu_1124_p1;
reg   [63:0] p_cast_reg_2068;
wire   [4:0] sub_ln216_4_fu_1159_p2;
reg   [4:0] sub_ln216_4_reg_2098;
wire   [3:0] select_ln119_1_fu_1259_p3;
reg   [3:0] select_ln119_1_reg_2118;
wire   [4:0] sub_ln216_8_fu_1283_p2;
reg   [4:0] sub_ln216_8_reg_2124;
wire   [5:0] add_ln216_4_fu_1313_p2;
reg   [5:0] add_ln216_4_reg_2132;
reg    ap_predicate_op223_write_state4;
reg    ap_predicate_op226_read_state4;
reg    ap_predicate_op230_read_state4;
reg    ap_predicate_op269_read_state4;
reg    ap_block_state4_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
wire   [5:0] add_ln216_9_fu_1349_p2;
reg   [5:0] add_ln216_9_reg_2157;
wire   [5:0] add_ln216_14_fu_1460_p2;
reg   [5:0] add_ln216_14_reg_2172;
wire   [3:0] select_ln119_2_fu_1475_p3;
reg   [3:0] select_ln119_2_reg_2177;
wire   [3:0] select_ln119_3_fu_1505_p3;
reg   [3:0] select_ln119_3_reg_2188;
wire   [2:0] trunc_ln216_14_fu_1513_p1;
reg   [2:0] trunc_ln216_14_reg_2195;
reg   [7:0] input_registers_2_2_V_1_reg_2210;
wire   [4:0] sub_ln216_12_fu_1544_p2;
reg   [4:0] sub_ln216_12_reg_2217;
wire   [4:0] sub_ln216_14_fu_1560_p2;
reg   [4:0] sub_ln216_14_reg_2222;
wire   [4:0] sub_ln216_16_fu_1600_p2;
reg   [4:0] sub_ln216_16_reg_2232;
wire   [3:0] select_ln119_5_fu_1618_p3;
reg   [3:0] select_ln119_5_reg_2238;
wire   [7:0] input_registers_0_3_V_1_fu_1641_p3;
wire   [7:0] input_registers_1_3_V_1_fu_1648_p3;
wire   [5:0] add_ln216_18_fu_1741_p2;
reg   [5:0] add_ln216_18_reg_2289;
wire   [5:0] add_ln216_19_fu_1771_p2;
reg   [5:0] add_ln216_19_reg_2294;
wire   [3:0] select_ln119_7_fu_1807_p3;
reg   [3:0] select_ln119_7_reg_2299;
wire   [7:0] input_registers_0_3_V_3_fu_1825_p3;
wire   [3:0] select_ln155_fu_1875_p3;
reg   [3:0] select_ln155_reg_2335;
wire   [1:0] add_ln30_fu_1883_p2;
reg   [1:0] add_ln30_reg_2340;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage5_subdone;
reg   [3:0] weight_registers_V_address0;
reg    weight_registers_V_ce0;
reg    weight_registers_V_we0;
reg   [3:0] weight_registers_V_address1;
reg    weight_registers_V_ce1;
reg    weight_registers_V_we1;
reg   [3:0] ap_phi_mux_indvar_flatten26_phi_fu_501_p4;
reg   [1:0] ap_phi_mux_output_x_phi_fu_512_p4;
reg   [3:0] ap_phi_mux_indvar_flatten_phi_fu_523_p4;
reg   [1:0] ap_phi_mux_output_y_phi_fu_534_p4;
reg   [1:0] ap_phi_mux_kernel_y_phi_fu_545_p4;
reg   [3:0] ap_phi_mux_p_lcssa611740_lcssa8311341_phi_fu_556_p4;
reg   [7:0] ap_phi_reg_pp0_iter0_storemerge_reg_563;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_575;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_587;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_659;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683;
reg   [7:0] ap_phi_mux_input_registers_0_1_V_2_phi_fu_698_p4;
reg   [7:0] ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_695;
wire   [7:0] ap_phi_reg_pp0_iter0_input_registers_0_1_V_2_reg_695;
reg   [7:0] ap_phi_mux_input_registers_0_2_V_2_phi_fu_710_p4;
reg   [7:0] ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_707;
wire   [7:0] ap_phi_reg_pp0_iter0_input_registers_0_2_V_2_reg_707;
wire   [7:0] ap_phi_reg_pp0_iter0_input_registers_1_0_V_2_reg_718;
reg   [7:0] ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718;
wire   [7:0] ap_phi_reg_pp0_iter0_input_registers_1_1_V_2_reg_729;
reg   [7:0] ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729;
reg   [7:0] ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_741;
wire   [7:0] input_registers_1_3_V_3_fu_1888_p3;
wire   [63:0] zext_ln538_fu_1034_p1;
wire   [63:0] zext_ln538_1_fu_1077_p1;
wire   [63:0] zext_ln538_3_fu_1202_p1;
wire   [63:0] zext_ln538_4_fu_1238_p1;
wire   [63:0] zext_ln538_6_fu_1383_p1;
wire   [63:0] zext_ln538_7_fu_1424_p1;
wire   [63:0] zext_ln38_fu_1488_p1;
wire   [63:0] zext_ln538_2_fu_1517_p1;
wire   [63:0] zext_ln538_5_fu_1521_p1;
wire   [63:0] zext_ln125_fu_1631_p1;
wire   [63:0] zext_ln38_1_fu_1636_p1;
wire   [63:0] zext_ln538_8_fu_1655_p1;
wire   [63:0] zext_ln538_9_fu_1705_p1;
wire   [63:0] zext_ln125_1_fu_1815_p1;
wire   [63:0] zext_ln538_10_fu_1837_p1;
wire   [63:0] zext_ln538_11_fu_1841_p1;
reg   [7:0] input_registers_0_3_V_4_fu_138;
reg   [7:0] input_registers_1_0_V_3_fu_142;
reg   [7:0] input_registers_1_3_V_4_fu_146;
reg   [7:0] input_registers_2_0_V_fu_150;
reg   [7:0] input_registers_2_1_V_fu_154;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage4_01001;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage5_01001;
reg   [31:0] input_buffers_Addr_B_orig;
reg   [31:0] input_buffers_Addr_A_orig;
wire   [0:0] trunc_ln27_fu_780_p1;
wire   [0:0] trunc_ln25_fu_776_p1;
wire   [0:0] icmp_ln27_fu_802_p2;
wire   [1:0] add_ln25_1_fu_816_p2;
wire   [0:0] trunc_ln25_1_fu_822_p1;
wire   [0:0] empty_13_fu_784_p2;
wire   [0:0] icmp_ln30_fu_848_p2;
wire   [0:0] xor_ln25_fu_842_p2;
wire   [1:0] select_ln25_fu_808_p3;
wire   [0:0] and_ln25_fu_854_p2;
wire   [0:0] or_ln27_fu_874_p2;
wire   [1:0] output_y_2_fu_868_p2;
wire   [0:0] trunc_ln27_1_fu_896_p1;
wire   [0:0] select_ln25_1_fu_826_p3;
wire   [0:0] p_mid1_fu_900_p2;
wire   [0:0] select_ln25_2_fu_834_p3;
wire   [2:0] kernel_y_cast1_fu_922_p1;
wire   [2:0] empty_16_fu_926_p2;
wire   [4:0] mul_fu_936_p0;
wire   [2:0] mul_fu_936_p1;
wire   [6:0] mul_fu_936_p2;
wire   [0:0] tmp_fu_942_p3;
wire   [3:0] select_ln27_1_fu_888_p3;
wire   [2:0] trunc_ln216_fu_978_p1;
wire   [4:0] shl_ln_fu_982_p3;
wire   [4:0] zext_ln216_1_fu_974_p1;
wire   [4:0] add_ln216_fu_996_p2;
wire   [2:0] trunc_ln216_1_fu_1002_p1;
wire   [5:0] shl_ln216_1_fu_1006_p3;
wire   [5:0] shl_ln216_2_fu_1014_p3;
wire   [5:0] sub_ln216_1_fu_1022_p2;
wire   [5:0] add_ln216_1_fu_1028_p2;
wire   [4:0] add_ln216_2_fu_1039_p2;
wire   [2:0] trunc_ln216_2_fu_1045_p1;
wire   [5:0] shl_ln216_3_fu_1049_p3;
wire   [5:0] shl_ln216_4_fu_1057_p3;
wire   [5:0] sub_ln216_2_fu_1065_p2;
wire   [5:0] add_ln216_3_fu_1071_p2;
wire   [3:0] add_ln27_1_fu_1094_p2;
wire   [3:0] p_shl_fu_1111_p3;
wire   [3:0] zext_ln30_fu_1108_p1;
wire   [3:0] select_ln119_fu_1137_p3;
wire   [2:0] trunc_ln216_4_fu_1147_p1;
wire   [4:0] shl_ln216_7_fu_1151_p3;
wire   [4:0] zext_ln216_2_fu_1143_p1;
wire   [4:0] add_ln216_5_fu_1165_p2;
wire   [2:0] trunc_ln216_5_fu_1171_p1;
wire   [5:0] shl_ln216_8_fu_1175_p3;
wire   [5:0] shl_ln216_9_fu_1183_p3;
wire   [5:0] sub_ln216_5_fu_1191_p2;
wire   [5:0] add_ln216_6_fu_1197_p2;
wire   [2:0] trunc_ln216_6_fu_1207_p1;
wire   [5:0] shl_ln216_s_fu_1211_p3;
wire   [5:0] shl_ln216_10_fu_1219_p3;
wire   [5:0] sub_ln216_6_fu_1227_p2;
wire   [5:0] add_ln216_7_fu_1233_p2;
wire   [0:0] icmp_ln874_2_fu_1247_p2;
wire   [3:0] add_ln695_2_fu_1253_p2;
wire   [2:0] trunc_ln216_8_fu_1271_p1;
wire   [4:0] shl_ln216_13_fu_1275_p3;
wire   [4:0] zext_ln216_3_fu_1267_p1;
wire   [2:0] trunc_ln216_3_fu_1289_p1;
wire   [5:0] shl_ln216_5_fu_1292_p3;
wire   [5:0] shl_ln216_6_fu_1300_p3;
wire   [5:0] sub_ln216_3_fu_1307_p2;
wire   [4:0] add_ln216_8_fu_1318_p2;
wire   [2:0] trunc_ln216_7_fu_1323_p1;
wire   [5:0] shl_ln216_11_fu_1327_p3;
wire   [5:0] shl_ln216_12_fu_1335_p3;
wire   [5:0] sub_ln216_7_fu_1343_p2;
wire   [2:0] trunc_ln216_9_fu_1354_p1;
wire   [5:0] shl_ln216_14_fu_1357_p3;
wire   [5:0] shl_ln216_15_fu_1365_p3;
wire   [5:0] sub_ln216_9_fu_1372_p2;
wire   [5:0] add_ln216_10_fu_1378_p2;
wire   [4:0] add_ln216_11_fu_1388_p2;
wire   [2:0] trunc_ln216_10_fu_1393_p1;
wire   [5:0] shl_ln216_16_fu_1397_p3;
wire   [5:0] shl_ln216_17_fu_1405_p3;
wire   [5:0] sub_ln216_10_fu_1413_p2;
wire   [5:0] add_ln216_12_fu_1419_p2;
wire   [4:0] add_ln216_13_fu_1429_p2;
wire   [2:0] trunc_ln216_11_fu_1434_p1;
wire   [5:0] shl_ln216_18_fu_1438_p3;
wire   [5:0] shl_ln216_19_fu_1446_p3;
wire   [5:0] sub_ln216_11_fu_1454_p2;
wire   [0:0] icmp_ln874_3_fu_1465_p2;
wire   [3:0] add_ln695_3_fu_1470_p2;
wire   [3:0] add_ln38_fu_1483_p2;
wire   [0:0] icmp_ln874_4_fu_1493_p2;
wire   [3:0] add_ln695_4_fu_1499_p2;
wire   [2:0] trunc_ln216_12_fu_1533_p1;
wire   [4:0] shl_ln216_20_fu_1536_p3;
wire   [4:0] zext_ln216_5_fu_1530_p1;
wire   [4:0] shl_ln216_23_fu_1553_p3;
wire   [4:0] zext_ln216_6_fu_1550_p1;
wire   [0:0] icmp_ln874_5_fu_1566_p2;
wire   [3:0] add_ln695_5_fu_1571_p2;
wire   [3:0] select_ln119_4_fu_1576_p3;
wire   [2:0] trunc_ln216_16_fu_1588_p1;
wire   [4:0] shl_ln216_26_fu_1592_p3;
wire   [4:0] zext_ln216_7_fu_1584_p1;
wire   [0:0] icmp_ln874_6_fu_1606_p2;
wire   [3:0] add_ln695_6_fu_1612_p2;
wire   [3:0] add_ln125_fu_1626_p2;
wire   [3:0] grp_fu_753_p2;
wire   [1:0] conv_i302_145_fu_1659_p2;
wire   [4:0] add_ln216_15_fu_1668_p2;
wire   [2:0] trunc_ln216_13_fu_1673_p1;
wire   [5:0] shl_ln216_21_fu_1677_p3;
wire   [5:0] shl_ln216_22_fu_1685_p3;
wire   [5:0] sub_ln216_13_fu_1693_p2;
wire   [5:0] zext_ln216_4_fu_1664_p1;
wire   [5:0] add_ln216_16_fu_1699_p2;
wire   [4:0] add_ln216_17_fu_1710_p2;
wire   [2:0] trunc_ln216_15_fu_1715_p1;
wire   [5:0] shl_ln216_24_fu_1719_p3;
wire   [5:0] shl_ln216_25_fu_1727_p3;
wire   [5:0] sub_ln216_15_fu_1735_p2;
wire   [2:0] trunc_ln216_17_fu_1747_p1;
wire   [5:0] shl_ln216_27_fu_1750_p3;
wire   [5:0] shl_ln216_28_fu_1758_p3;
wire   [5:0] sub_ln216_17_fu_1765_p2;
wire   [0:0] icmp_ln874_7_fu_1777_p2;
wire   [3:0] add_ln695_7_fu_1782_p2;
wire   [3:0] select_ln119_6_fu_1787_p3;
wire   [0:0] icmp_ln874_8_fu_1795_p2;
wire   [3:0] add_ln695_8_fu_1801_p2;
wire   [0:0] icmp_ln874_9_fu_1845_p2;
wire   [3:0] add_ln695_9_fu_1850_p2;
wire   [3:0] select_ln119_8_fu_1855_p3;
wire   [0:0] icmp_ln874_fu_1863_p2;
wire   [3:0] add_ln695_fu_1869_p2;
wire    ap_CS_fsm_state9;
reg   [7:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [6:0] mul_fu_936_p10;
reg    ap_condition_1816;
reg    ap_condition_1820;
reg    ap_condition_910;
reg    ap_condition_472;
reg    ap_condition_342;
reg    ap_condition_1834;
reg    ap_condition_548;
reg    ap_condition_911;
reg    ap_condition_392;
reg    ap_condition_903;
reg    ap_condition_945;
reg    ap_condition_933;
reg    ap_condition_920;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

pe_weight_registers_V #(
    .DataWidth( 8 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
weight_registers_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_registers_V_address0),
    .ce0(weight_registers_V_ce0),
    .we0(weight_registers_V_we0),
    .d0(weight_stream_V_dout),
    .q0(weight_registers_V_q0),
    .address1(weight_registers_V_address1),
    .ce1(weight_registers_V_ce1),
    .we1(weight_registers_V_we1),
    .d1(weight_stream_V_dout),
    .q1(weight_registers_V_q1)
);

pe_mul_5ns_3ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_5ns_3ns_7_1_1_U1(
    .din0(mul_fu_936_p0),
    .din1(mul_fu_936_p1),
    .dout(mul_fu_936_p2)
);

pe_fifo_w8_d6_S inner_fifos_0_0_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(inner_fifos_0_0_V_V_din),
    .if_full_n(inner_fifos_0_0_V_V_full_n),
    .if_write(inner_fifos_0_0_V_V_write),
    .if_dout(inner_fifos_0_0_V_V_dout),
    .if_empty_n(inner_fifos_0_0_V_V_empty_n),
    .if_read(inner_fifos_0_0_V_V_read)
);

pe_fifo_w8_d6_S inner_fifos_0_1_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(inner_fifos_0_1_V_V_din),
    .if_full_n(inner_fifos_0_1_V_V_full_n),
    .if_write(inner_fifos_0_1_V_V_write),
    .if_dout(inner_fifos_0_1_V_V_dout),
    .if_empty_n(inner_fifos_0_1_V_V_empty_n),
    .if_read(inner_fifos_0_1_V_V_read)
);

pe_fifo_w8_d6_S inner_fifos_0_2_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(inner_fifos_0_2_V_V_din),
    .if_full_n(inner_fifos_0_2_V_V_full_n),
    .if_write(inner_fifos_0_2_V_V_write),
    .if_dout(inner_fifos_0_2_V_V_dout),
    .if_empty_n(inner_fifos_0_2_V_V_empty_n),
    .if_read(inner_fifos_0_2_V_V_read)
);

pe_fifo_w8_d6_S inner_fifos_1_0_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(inner_fifos_1_0_V_V_din),
    .if_full_n(inner_fifos_1_0_V_V_full_n),
    .if_write(inner_fifos_1_0_V_V_write),
    .if_dout(inner_fifos_1_0_V_V_dout),
    .if_empty_n(inner_fifos_1_0_V_V_empty_n),
    .if_read(inner_fifos_1_0_V_V_read)
);

pe_fifo_w8_d6_S inner_fifos_1_1_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(inner_fifos_1_1_V_V_din),
    .if_full_n(inner_fifos_1_1_V_V_full_n),
    .if_write(inner_fifos_1_1_V_V_write),
    .if_dout(inner_fifos_1_1_V_V_dout),
    .if_empty_n(inner_fifos_1_1_V_V_empty_n),
    .if_read(inner_fifos_1_1_V_V_read)
);

pe_fifo_w8_d6_S inner_fifos_1_2_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(inner_fifos_1_2_V_V_din),
    .if_full_n(inner_fifos_1_2_V_V_full_n),
    .if_write(inner_fifos_1_2_V_V_write),
    .if_dout(inner_fifos_1_2_V_V_dout),
    .if_empty_n(inner_fifos_1_2_V_V_empty_n),
    .if_read(inner_fifos_1_2_V_V_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0))) begin
        if ((1'b1 == ap_condition_1820)) begin
            ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647 <= input_registers_0_2_V_reg_587;
        end else if ((1'b1 == ap_condition_1816)) begin
            ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647 <= inner_fifos_0_1_V_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_910)) begin
        if ((cmp50_reg_2007 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_575 <= inner_fifos_0_1_V_V_dout;
        end else if ((cmp50_reg_2007 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_575 <= input_buffers_Dout_B;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_472)) begin
        if ((cmp50_reg_2007 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_659 <= input_registers_0_3_V_1_fu_1641_p3;
        end else if ((cmp50_reg_2007 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_659 <= inner_fifos_0_2_V_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_910)) begin
        if ((cmp50_reg_2007 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_587 <= inner_fifos_0_2_V_V_dout;
        end else if ((cmp50_reg_2007 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_587 <= input_buffers_Dout_A;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_342)) begin
        if ((cmp50_reg_2007 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635 <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611;
        end else if ((cmp50_reg_2007 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635 <= inner_fifos_1_0_V_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_548)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598 <= 8'd0;
        end else if ((1'b1 == ap_condition_1834)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598 <= inner_fifos_1_0_V_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_472)) begin
        if ((cmp50_reg_2007 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670 <= input_registers_1_2_V_reg_623;
        end else if ((cmp50_reg_2007 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670 <= inner_fifos_1_1_V_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_911)) begin
        if ((cmp50_reg_2007 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611 <= inner_fifos_1_1_V_V_dout;
        end else if ((cmp50_reg_2007 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611 <= input_buffers_Dout_B;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_472)) begin
        if ((cmp50_reg_2007 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683 <= input_registers_1_3_V_1_fu_1648_p3;
        end else if ((cmp50_reg_2007 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683 <= inner_fifos_1_2_V_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_911)) begin
        if ((cmp50_reg_2007 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623 <= inner_fifos_1_2_V_V_dout;
        end else if ((cmp50_reg_2007 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623 <= input_buffers_Dout_A;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_548)) begin
            ap_phi_reg_pp0_iter0_storemerge_reg_563 <= 8'd0;
        end else if ((1'b1 == ap_condition_1834)) begin
            ap_phi_reg_pp0_iter0_storemerge_reg_563 <= inner_fifos_0_0_V_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_392)) begin
        if (((cmp50_reg_2007 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_695 <= ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_659;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_695 <= ap_phi_reg_pp0_iter0_input_registers_0_1_V_2_reg_695;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_392)) begin
        if (((cmp50_reg_2007 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_707 <= input_registers_0_3_V_3_fu_1825_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_707 <= ap_phi_reg_pp0_iter0_input_registers_0_2_V_2_reg_707;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_392)) begin
        if (((cmp50_reg_2007 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718 <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670;
        end else if (((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718 <= inner_fifos_1_0_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718 <= ap_phi_reg_pp0_iter0_input_registers_1_0_V_2_reg_718;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_392)) begin
        if (((cmp50_reg_2007 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729 <= ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683;
        end else if (((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729 <= inner_fifos_1_1_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729 <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_2_reg_729;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten26_reg_497 <= add_ln25_reg_1976;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten26_reg_497 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_519 <= select_ln27_4_reg_2056;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_519 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        kernel_y_reg_541 <= add_ln30_reg_2340;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        kernel_y_reg_541 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_x_reg_508 <= select_ln25_3_reg_1981;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        output_x_reg_508 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_y_reg_530 <= select_ln27_3_reg_1997;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        output_y_reg_530 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_lcssa611740_lcssa8311341_reg_552 <= select_ln155_reg_2335;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_lcssa611740_lcssa8311341_reg_552 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
            reg_770 <= weight_registers_V_q1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
            reg_770 <= weight_registers_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln216_14_reg_2172[5 : 1] <= add_ln216_14_fu_1460_p2[5 : 1];
        select_ln119_2_reg_2177 <= select_ln119_2_fu_1475_p3;
        select_ln119_3_reg_2188 <= select_ln119_3_fu_1505_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (cmp50_reg_2007 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        add_ln216_18_reg_2289[5 : 1] <= add_ln216_18_fu_1741_p2[5 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        add_ln216_19_reg_2294[5 : 1] <= add_ln216_19_fu_1771_p2[5 : 1];
        select_ln119_7_reg_2299 <= select_ln119_7_fu_1807_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (cmp50_reg_2007 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln216_4_reg_2132[5 : 1] <= add_ln216_4_fu_1313_p2[5 : 1];
        add_ln216_9_reg_2157[5 : 1] <= add_ln216_9_fu_1349_p2[5 : 1];
        trunc_ln216_14_reg_2195 <= trunc_ln216_14_fu_1513_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln25_reg_1976 <= add_ln25_fu_796_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        add_ln30_reg_2340 <= add_ln30_fu_1883_p2;
        input_registers_0_3_V_4_fu_138 <= input_registers_0_3_V_3_fu_1825_p3;
        input_registers_2_1_V_fu_154 <= input_buffers_Dout_B;
        select_ln155_reg_2335 <= select_ln155_fu_1875_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_790_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln695_1_reg_2051 <= add_ln695_1_fu_1088_p2;
        cmp50_reg_2007 <= cmp50_fu_958_p2;
        cmp98_reg_2015 <= cmp98_fu_964_p2;
        icmp_ln874_1_reg_2046 <= icmp_ln874_1_fu_1082_p2;
        mul1_reg_2002[1] <= mul1_fu_950_p3[1];
        select_ln27_2_reg_1993 <= select_ln27_2_fu_906_p3;
        select_ln27_reg_1986 <= select_ln27_fu_880_p3;
        sub_ln216_reg_2030 <= sub_ln216_fu_990_p2;
        zext_ln216_reg_2019[1] <= zext_ln216_fu_970_p1[1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        empty_15_reg_2061 <= empty_15_fu_1118_p2;
        p_cast_reg_2068[3 : 0] <= p_cast_fu_1124_p1[3 : 0];
        select_ln119_1_reg_2118 <= select_ln119_1_fu_1259_p3;
        sub_ln216_4_reg_2098 <= sub_ln216_4_fu_1159_p2;
        sub_ln216_8_reg_2124 <= sub_ln216_8_fu_1283_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln25_reg_1972 <= icmp_ln25_fu_790_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        input_registers_0_1_V_reg_575 <= ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_575;
        input_registers_0_2_V_reg_587 <= ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_registers_1_0_V_3_fu_142 <= ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        input_registers_1_2_V_reg_623 <= ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_registers_1_3_V_4_fu_146 <= input_registers_1_3_V_3_fu_1888_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        input_registers_2_0_V_fu_150 <= input_buffers_Dout_A;
        input_registers_2_2_V_1_reg_2210 <= input_buffers_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_764 <= input_buffers_Dout_B;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        select_ln119_5_reg_2238 <= select_ln119_5_fu_1618_p3;
        sub_ln216_16_reg_2232 <= sub_ln216_16_fu_1600_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln25_fu_790_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln25_3_reg_1981 <= select_ln25_3_fu_860_p3;
        select_ln27_3_reg_1997 <= select_ln27_3_fu_914_p3;
        select_ln27_4_reg_2056 <= select_ln27_4_fu_1100_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (cmp50_reg_2007 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        sub_ln216_12_reg_2217 <= sub_ln216_12_fu_1544_p2;
        sub_ln216_14_reg_2222 <= sub_ln216_14_fu_1560_p2;
    end
end

always @ (*) begin
    if ((icmp_ln25_fu_790_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten26_phi_fu_501_p4 = add_ln25_reg_1976;
    end else begin
        ap_phi_mux_indvar_flatten26_phi_fu_501_p4 = indvar_flatten26_reg_497;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_523_p4 = select_ln27_4_reg_2056;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_523_p4 = indvar_flatten_reg_519;
    end
end

always @ (*) begin
    if (((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0))) begin
        ap_phi_mux_input_registers_0_1_V_2_phi_fu_698_p4 = inner_fifos_0_1_V_V_dout;
    end else begin
        ap_phi_mux_input_registers_0_1_V_2_phi_fu_698_p4 = ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_695;
    end
end

always @ (*) begin
    if (((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0))) begin
        ap_phi_mux_input_registers_0_2_V_2_phi_fu_710_p4 = inner_fifos_0_2_V_V_dout;
    end else begin
        ap_phi_mux_input_registers_0_2_V_2_phi_fu_710_p4 = ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_707;
    end
end

always @ (*) begin
    if ((icmp_ln25_reg_1972 == 1'd0)) begin
        if ((cmp50_reg_2007 == 1'd1)) begin
            ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4 = input_registers_1_3_V_3_fu_1888_p3;
        end else if ((cmp50_reg_2007 == 1'd0)) begin
            ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4 = inner_fifos_1_2_V_V_dout;
        end else begin
            ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4 = ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_741;
        end
    end else begin
        ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4 = ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_741;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_y_phi_fu_545_p4 = add_ln30_reg_2340;
    end else begin
        ap_phi_mux_kernel_y_phi_fu_545_p4 = kernel_y_reg_541;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_output_x_phi_fu_512_p4 = select_ln25_3_reg_1981;
    end else begin
        ap_phi_mux_output_x_phi_fu_512_p4 = output_x_reg_508;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_output_y_phi_fu_534_p4 = select_ln27_3_reg_1997;
    end else begin
        ap_phi_mux_output_y_phi_fu_534_p4 = output_y_reg_530;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_lcssa611740_lcssa8311341_phi_fu_556_p4 = select_ln155_reg_2335;
    end else begin
        ap_phi_mux_p_lcssa611740_lcssa8311341_phi_fu_556_p4 = p_lcssa611740_lcssa8311341_reg_552;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((cmp98_reg_2015 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        inner_fifos_0_0_V_V_din = ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op368_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001))) begin
        inner_fifos_0_0_V_V_din = ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op223_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001))) begin
        inner_fifos_0_0_V_V_din = ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598;
    end else begin
        inner_fifos_0_0_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op162_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op351_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op455_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_0_0_V_V_read = 1'b1;
    end else begin
        inner_fifos_0_0_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op223_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op368_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((cmp98_reg_2015 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_0_0_V_V_write = 1'b1;
    end else begin
        inner_fifos_0_0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((cmp98_reg_2015 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        inner_fifos_0_1_V_V_din = ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op412_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        inner_fifos_0_1_V_V_din = ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op285_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        inner_fifos_0_1_V_V_din = ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611;
    end else begin
        inner_fifos_0_1_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op164_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op353_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op457_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_0_1_V_V_read = 1'b1;
    end else begin
        inner_fifos_0_1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op412_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op285_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((cmp98_reg_2015 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_0_1_V_V_write = 1'b1;
    end else begin
        inner_fifos_0_1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((cmp98_reg_2015 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        inner_fifos_0_2_V_V_din = ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op416_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        inner_fifos_0_2_V_V_din = ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op289_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        inner_fifos_0_2_V_V_din = ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623;
    end else begin
        inner_fifos_0_2_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op170_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op356_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op460_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_0_2_V_V_read = 1'b1;
    end else begin
        inner_fifos_0_2_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op416_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op289_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((cmp98_reg_2015 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_0_2_V_V_write = 1'b1;
    end else begin
        inner_fifos_0_2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((cmp98_reg_2015 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        inner_fifos_1_0_V_V_din = input_registers_2_2_V_1_reg_2210;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op382_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001))) begin
        inner_fifos_1_0_V_V_din = reg_764;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op211_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
        inner_fifos_1_0_V_V_din = 8'd0;
    end else begin
        inner_fifos_1_0_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op181_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op437_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op316_read_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        inner_fifos_1_0_V_V_read = 1'b1;
    end else begin
        inner_fifos_1_0_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op211_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op382_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((cmp98_reg_2015 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_1_0_V_V_write = 1'b1;
    end else begin
        inner_fifos_1_0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((cmp98_reg_2015 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        inner_fifos_1_1_V_V_din = reg_764;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op383_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001))) begin
        inner_fifos_1_1_V_V_din = input_registers_2_2_V_1_reg_2210;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op295_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        inner_fifos_1_1_V_V_din = input_buffers_Dout_B;
    end else begin
        inner_fifos_1_1_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op226_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op371_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op440_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        inner_fifos_1_1_V_V_read = 1'b1;
    end else begin
        inner_fifos_1_1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op383_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op295_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((cmp98_reg_2015 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_1_1_V_V_write = 1'b1;
    end else begin
        inner_fifos_1_1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op426_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        inner_fifos_1_2_V_V_din = input_buffers_Dout_B;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op300_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001)) | ((cmp98_reg_2015 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        inner_fifos_1_2_V_V_din = input_buffers_Dout_A;
    end else begin
        inner_fifos_1_2_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op230_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op374_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op473_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_1_2_V_V_read = 1'b1;
    end else begin
        inner_fifos_1_2_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op426_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op300_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((cmp98_reg_2015 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_1_2_V_V_write = 1'b1;
    end else begin
        inner_fifos_1_2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            input_buffers_Addr_A_orig = zext_ln538_11_fu_1841_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            input_buffers_Addr_A_orig = zext_ln538_9_fu_1705_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_buffers_Addr_A_orig = zext_ln538_5_fu_1521_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_buffers_Addr_A_orig = zext_ln538_7_fu_1424_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_buffers_Addr_A_orig = zext_ln538_4_fu_1238_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_buffers_Addr_A_orig = zext_ln538_1_fu_1077_p1;
        end else begin
            input_buffers_Addr_A_orig = 'bx;
        end
    end else begin
        input_buffers_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            input_buffers_Addr_B_orig = zext_ln538_10_fu_1837_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            input_buffers_Addr_B_orig = zext_ln538_8_fu_1655_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_buffers_Addr_B_orig = zext_ln538_2_fu_1517_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_buffers_Addr_B_orig = zext_ln538_6_fu_1383_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_buffers_Addr_B_orig = zext_ln538_3_fu_1202_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_buffers_Addr_B_orig = zext_ln538_fu_1034_p1;
        end else begin
            input_buffers_Addr_B_orig = 'bx;
        end
    end else begin
        input_buffers_Addr_B_orig = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        input_buffers_EN_A = 1'b1;
    end else begin
        input_buffers_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        input_buffers_EN_B = 1'b1;
    end else begin
        input_buffers_EN_B = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (cmp50_reg_2007 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (cmp50_reg_2007 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        pe_input_stream_V_0_blk_n = pe_input_stream_V_0_full_n;
    end else begin
        pe_input_stream_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op433_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        pe_input_stream_V_0_din = ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op352_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001)) | ((ap_predicate_op456_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        pe_input_stream_V_0_din = inner_fifos_0_0_V_V_dout;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op310_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        pe_input_stream_V_0_din = input_registers_0_1_V_reg_575;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2_01001))) begin
        pe_input_stream_V_0_din = ap_phi_reg_pp0_iter0_storemerge_reg_563;
    end else begin
        pe_input_stream_V_0_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op352_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op433_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op310_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op456_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pe_input_stream_V_0_write = 1'b1;
    end else begin
        pe_input_stream_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        pe_input_stream_V_1_blk_n = pe_input_stream_V_1_full_n;
    end else begin
        pe_input_stream_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001))) begin
            pe_input_stream_V_1_din = ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001))) begin
            pe_input_stream_V_1_din = ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
            pe_input_stream_V_1_din = input_registers_1_0_V_3_fu_142;
        end else begin
            pe_input_stream_V_1_din = 'bx;
        end
    end else begin
        pe_input_stream_V_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        pe_input_stream_V_1_write = 1'b1;
    end else begin
        pe_input_stream_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        pe_input_stream_V_2_blk_n = pe_input_stream_V_2_full_n;
    end else begin
        pe_input_stream_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001))) begin
            pe_input_stream_V_2_din = input_buffers_Dout_B;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001))) begin
            pe_input_stream_V_2_din = 8'd0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
            pe_input_stream_V_2_din = input_registers_2_0_V_fu_150;
        end else begin
            pe_input_stream_V_2_din = 'bx;
        end
    end else begin
        pe_input_stream_V_2_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        pe_input_stream_V_2_write = 1'b1;
    end else begin
        pe_input_stream_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        pe_input_stream_V_3_blk_n = pe_input_stream_V_3_full_n;
    end else begin
        pe_input_stream_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((icmp_ln25_reg_1972 == 1'd0)) begin
        if ((1'b1 == ap_condition_933)) begin
            pe_input_stream_V_3_din = ap_phi_mux_input_registers_0_1_V_2_phi_fu_698_p4;
        end else if ((1'b1 == ap_condition_945)) begin
            pe_input_stream_V_3_din = ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647;
        end else if ((1'b1 == ap_condition_903)) begin
            pe_input_stream_V_3_din = ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_575;
        end else begin
            pe_input_stream_V_3_din = 'bx;
        end
    end else begin
        pe_input_stream_V_3_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pe_input_stream_V_3_write = 1'b1;
    end else begin
        pe_input_stream_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        pe_input_stream_V_4_blk_n = pe_input_stream_V_4_full_n;
    end else begin
        pe_input_stream_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((icmp_ln25_reg_1972 == 1'd0)) begin
        if ((1'b1 == ap_condition_933)) begin
            pe_input_stream_V_4_din = ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729;
        end else if ((1'b1 == ap_condition_945)) begin
            pe_input_stream_V_4_din = ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670;
        end else if ((1'b1 == ap_condition_920)) begin
            pe_input_stream_V_4_din = ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611;
        end else begin
            pe_input_stream_V_4_din = 'bx;
        end
    end else begin
        pe_input_stream_V_4_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pe_input_stream_V_4_write = 1'b1;
    end else begin
        pe_input_stream_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3)))) begin
        pe_input_stream_V_5_blk_n = pe_input_stream_V_5_full_n;
    end else begin
        pe_input_stream_V_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001))) begin
            pe_input_stream_V_5_din = input_registers_2_2_V_1_reg_2210;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001))) begin
            pe_input_stream_V_5_din = input_buffers_Dout_B;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
            pe_input_stream_V_5_din = input_registers_2_1_V_fu_154;
        end else begin
            pe_input_stream_V_5_din = 'bx;
        end
    end else begin
        pe_input_stream_V_5_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        pe_input_stream_V_5_write = 1'b1;
    end else begin
        pe_input_stream_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (cmp98_reg_2015 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (cmp98_reg_2015 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((cmp98_reg_2015 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((cmp98_reg_2015 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        pe_input_stream_V_6_blk_n = pe_input_stream_V_6_full_n;
    end else begin
        pe_input_stream_V_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((cmp98_reg_2015 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((cmp98_reg_2015 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        pe_input_stream_V_6_din = ap_phi_mux_input_registers_0_2_V_2_phi_fu_710_p4;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op423_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op421_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001)))) begin
        pe_input_stream_V_6_din = ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2_01001))) begin
        pe_input_stream_V_6_din = ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_587;
    end else begin
        pe_input_stream_V_6_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op423_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op421_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)) | ((cmp98_reg_2015 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp98_reg_2015 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pe_input_stream_V_6_write = 1'b1;
    end else begin
        pe_input_stream_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        pe_input_stream_V_7_blk_n = pe_input_stream_V_7_full_n;
    end else begin
        pe_input_stream_V_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        pe_input_stream_V_7_din = ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        pe_input_stream_V_7_din = ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        pe_input_stream_V_7_din = ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623;
    end else begin
        pe_input_stream_V_7_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pe_input_stream_V_7_write = 1'b1;
    end else begin
        pe_input_stream_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        pe_input_stream_V_8_blk_n = pe_input_stream_V_8_full_n;
    end else begin
        pe_input_stream_V_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        pe_input_stream_V_8_din = input_buffers_Dout_B;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_01001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        pe_input_stream_V_8_din = input_buffers_Dout_A;
    end else begin
        pe_input_stream_V_8_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pe_input_stream_V_8_write = 1'b1;
    end else begin
        pe_input_stream_V_8_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        pe_weight_stream_V_blk_n = pe_weight_stream_V_full_n;
    end else begin
        pe_weight_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5_01001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        pe_weight_stream_V_din = reg_770;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        pe_weight_stream_V_din = weight_registers_V_q1;
    end else begin
        pe_weight_stream_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pe_weight_stream_V_write = 1'b1;
    end else begin
        pe_weight_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            weight_registers_V_address0 = zext_ln125_fu_1631_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            weight_registers_V_address0 = zext_ln38_fu_1488_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            weight_registers_V_address0 = p_cast_fu_1124_p1;
        end else begin
            weight_registers_V_address0 = 'bx;
        end
    end else begin
        weight_registers_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            weight_registers_V_address1 = zext_ln125_1_fu_1815_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            weight_registers_V_address1 = zext_ln38_1_fu_1636_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            weight_registers_V_address1 = p_cast_reg_2068;
        end else begin
            weight_registers_V_address1 = 'bx;
        end
    end else begin
        weight_registers_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        weight_registers_V_ce0 = 1'b1;
    end else begin
        weight_registers_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        weight_registers_V_ce1 = 1'b1;
    end else begin
        weight_registers_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln27_2_reg_1993 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln27_2_reg_1993 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        weight_registers_V_we0 = 1'b1;
    end else begin
        weight_registers_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln27_2_reg_1993 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        weight_registers_V_we1 = 1'b1;
    end else begin
        weight_registers_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln27_2_reg_1993 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln27_2_reg_1993 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln27_2_reg_1993 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        weight_stream_V_blk_n = weight_stream_V_empty_n;
    end else begin
        weight_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op269_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op158_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op333_read_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        weight_stream_V_read = 1'b1;
    end else begin
        weight_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln25_fu_790_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln25_fu_790_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln125_fu_1626_p2 = (4'd1 + empty_15_reg_2061);

assign add_ln216_10_fu_1378_p2 = (sub_ln216_9_fu_1372_p2 + zext_ln216_reg_2019);

assign add_ln216_11_fu_1388_p2 = (5'd1 + sub_ln216_8_reg_2124);

assign add_ln216_12_fu_1419_p2 = (sub_ln216_10_fu_1413_p2 + zext_ln216_reg_2019);

assign add_ln216_13_fu_1429_p2 = (5'd2 + sub_ln216_8_reg_2124);

assign add_ln216_14_fu_1460_p2 = (sub_ln216_11_fu_1454_p2 + zext_ln216_reg_2019);

assign add_ln216_15_fu_1668_p2 = (5'd1 + sub_ln216_12_reg_2217);

assign add_ln216_16_fu_1699_p2 = (sub_ln216_13_fu_1693_p2 + zext_ln216_4_fu_1664_p1);

assign add_ln216_17_fu_1710_p2 = (5'd2 + sub_ln216_14_reg_2222);

assign add_ln216_18_fu_1741_p2 = (sub_ln216_15_fu_1735_p2 + zext_ln216_4_fu_1664_p1);

assign add_ln216_19_fu_1771_p2 = (sub_ln216_17_fu_1765_p2 + zext_ln216_4_fu_1664_p1);

assign add_ln216_1_fu_1028_p2 = (sub_ln216_1_fu_1022_p2 + zext_ln216_fu_970_p1);

assign add_ln216_2_fu_1039_p2 = (5'd2 + sub_ln216_fu_990_p2);

assign add_ln216_3_fu_1071_p2 = (sub_ln216_2_fu_1065_p2 + zext_ln216_fu_970_p1);

assign add_ln216_4_fu_1313_p2 = (sub_ln216_3_fu_1307_p2 + zext_ln216_reg_2019);

assign add_ln216_5_fu_1165_p2 = (5'd2 + sub_ln216_4_fu_1159_p2);

assign add_ln216_6_fu_1197_p2 = (sub_ln216_5_fu_1191_p2 + zext_ln216_reg_2019);

assign add_ln216_7_fu_1233_p2 = (sub_ln216_6_fu_1227_p2 + zext_ln216_reg_2019);

assign add_ln216_8_fu_1318_p2 = (5'd1 + sub_ln216_4_reg_2098);

assign add_ln216_9_fu_1349_p2 = (sub_ln216_7_fu_1343_p2 + zext_ln216_reg_2019);

assign add_ln216_fu_996_p2 = (5'd1 + sub_ln216_fu_990_p2);

assign add_ln25_1_fu_816_p2 = (2'd1 + ap_phi_mux_output_x_phi_fu_512_p4);

assign add_ln25_fu_796_p2 = (4'd1 + ap_phi_mux_indvar_flatten26_phi_fu_501_p4);

assign add_ln27_1_fu_1094_p2 = (ap_phi_mux_indvar_flatten_phi_fu_523_p4 + 4'd1);

assign add_ln30_fu_1883_p2 = (select_ln27_reg_1986 + 2'd1);

assign add_ln38_fu_1483_p2 = (empty_15_reg_2061 + 4'd1);

assign add_ln695_1_fu_1088_p2 = (4'd1 + select_ln27_1_fu_888_p3);

assign add_ln695_2_fu_1253_p2 = (4'd1 + select_ln119_fu_1137_p3);

assign add_ln695_3_fu_1470_p2 = (4'd1 + select_ln119_1_reg_2118);

assign add_ln695_4_fu_1499_p2 = (4'd1 + select_ln119_2_fu_1475_p3);

assign add_ln695_5_fu_1571_p2 = (4'd1 + select_ln119_3_reg_2188);

assign add_ln695_6_fu_1612_p2 = (4'd1 + select_ln119_4_fu_1576_p3);

assign add_ln695_7_fu_1782_p2 = (select_ln119_5_reg_2238 + 4'd1);

assign add_ln695_8_fu_1801_p2 = (select_ln119_6_fu_1787_p3 + 4'd1);

assign add_ln695_9_fu_1850_p2 = (select_ln119_7_reg_2299 + 4'd1);

assign add_ln695_fu_1869_p2 = (select_ln119_8_fu_1855_p3 + 4'd1);

assign and_ln25_fu_854_p2 = (xor_ln25_fu_842_p2 & icmp_ln30_fu_848_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((pe_input_stream_V_7_full_n == 1'b0) | ((ap_predicate_op473_read_state8 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op460_read_state8 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op457_read_state8 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op455_read_state8 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((inner_fifos_1_0_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((inner_fifos_0_0_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((pe_input_stream_V_6_full_n == 1'b0) & (cmp98_reg_2015 == 1'd0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op456_write_state8 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((inner_fifos_1_2_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((inner_fifos_1_1_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((inner_fifos_0_2_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((inner_fifos_0_1_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((pe_input_stream_V_7_full_n == 1'b0) | ((ap_predicate_op473_read_state8 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op460_read_state8 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op457_read_state8 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op455_read_state8 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((inner_fifos_1_0_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((inner_fifos_0_0_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((pe_input_stream_V_6_full_n == 1'b0) & (cmp98_reg_2015 == 1'd0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op456_write_state8 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((inner_fifos_1_2_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((inner_fifos_1_1_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((inner_fifos_0_2_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((inner_fifos_0_1_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((pe_input_stream_V_7_full_n == 1'b0) | ((ap_predicate_op473_read_state8 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op460_read_state8 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op457_read_state8 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op455_read_state8 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((inner_fifos_1_0_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((inner_fifos_0_0_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((pe_input_stream_V_6_full_n == 1'b0) & (cmp98_reg_2015 == 1'd0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op456_write_state8 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((inner_fifos_1_2_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((inner_fifos_1_1_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((inner_fifos_0_2_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((inner_fifos_0_1_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op211_write_state3 == 1'b1) & (inner_fifos_1_0_V_V_full_n == 1'b0)) | ((ap_predicate_op181_read_state3 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op170_read_state3 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op164_read_state3 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op162_read_state3 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op158_read_state3 == 1'b1) & (weight_stream_V_empty_n == 1'b0)) | ((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op211_write_state3 == 1'b1) & (inner_fifos_1_0_V_V_full_n == 1'b0)) | ((ap_predicate_op181_read_state3 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op170_read_state3 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op164_read_state3 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op162_read_state3 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op158_read_state3 == 1'b1) & (weight_stream_V_empty_n == 1'b0)) | ((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op211_write_state3 == 1'b1) & (inner_fifos_1_0_V_V_full_n == 1'b0)) | ((ap_predicate_op181_read_state3 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op170_read_state3 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op164_read_state3 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op162_read_state3 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op158_read_state3 == 1'b1) & (weight_stream_V_empty_n == 1'b0)) | ((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op269_read_state4 == 1'b1) & (weight_stream_V_empty_n == 1'b0)) | ((ap_predicate_op230_read_state4 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op226_read_state4 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op223_write_state4 == 1'b1) & (inner_fifos_0_0_V_V_full_n == 1'b0)) | ((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op269_read_state4 == 1'b1) & (weight_stream_V_empty_n == 1'b0)) | ((ap_predicate_op230_read_state4 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op226_read_state4 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op223_write_state4 == 1'b1) & (inner_fifos_0_0_V_V_full_n == 1'b0)) | ((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op269_read_state4 == 1'b1) & (weight_stream_V_empty_n == 1'b0)) | ((ap_predicate_op230_read_state4 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op226_read_state4 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op223_write_state4 == 1'b1) & (inner_fifos_0_0_V_V_full_n == 1'b0)) | ((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((weight_stream_V_empty_n == 1'b0) & (ap_predicate_op333_read_state5 == 1'b1)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op316_read_state5 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op310_write_state5 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op300_write_state5 == 1'b1) & (inner_fifos_1_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_7_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op295_write_state5 == 1'b1) & (inner_fifos_1_1_V_V_full_n == 1'b0)) | ((ap_predicate_op289_write_state5 == 1'b1) & (inner_fifos_0_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op285_write_state5 == 1'b1) & (inner_fifos_0_1_V_V_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((weight_stream_V_empty_n == 1'b0) & (ap_predicate_op333_read_state5 == 1'b1)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op316_read_state5 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op310_write_state5 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op300_write_state5 == 1'b1) & (inner_fifos_1_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_7_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op295_write_state5 == 1'b1) & (inner_fifos_1_1_V_V_full_n == 1'b0)) | ((ap_predicate_op289_write_state5 == 1'b1) & (inner_fifos_0_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op285_write_state5 == 1'b1) & (inner_fifos_0_1_V_V_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((weight_stream_V_empty_n == 1'b0) & (ap_predicate_op333_read_state5 == 1'b1)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op316_read_state5 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op310_write_state5 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op300_write_state5 == 1'b1) & (inner_fifos_1_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_7_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op295_write_state5 == 1'b1) & (inner_fifos_1_1_V_V_full_n == 1'b0)) | ((ap_predicate_op289_write_state5 == 1'b1) & (inner_fifos_0_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op285_write_state5 == 1'b1) & (inner_fifos_0_1_V_V_full_n == 1'b0))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op383_write_state6 == 1'b1) & (inner_fifos_1_1_V_V_full_n == 1'b0)) | ((ap_predicate_op382_write_state6 == 1'b1) & (inner_fifos_1_0_V_V_full_n == 1'b0)) | ((ap_predicate_op374_read_state6 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op371_read_state6 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op368_write_state6 == 1'b1) & (inner_fifos_0_0_V_V_full_n == 1'b0)) | ((ap_predicate_op356_read_state6 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op353_read_state6 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op351_read_state6 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op352_write_state6 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op383_write_state6 == 1'b1) & (inner_fifos_1_1_V_V_full_n == 1'b0)) | ((ap_predicate_op382_write_state6 == 1'b1) & (inner_fifos_1_0_V_V_full_n == 1'b0)) | ((ap_predicate_op374_read_state6 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op371_read_state6 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op368_write_state6 == 1'b1) & (inner_fifos_0_0_V_V_full_n == 1'b0)) | ((ap_predicate_op356_read_state6 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op353_read_state6 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op351_read_state6 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op352_write_state6 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op383_write_state6 == 1'b1) & (inner_fifos_1_1_V_V_full_n == 1'b0)) | ((ap_predicate_op382_write_state6 == 1'b1) & (inner_fifos_1_0_V_V_full_n == 1'b0)) | ((ap_predicate_op374_read_state6 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op371_read_state6 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op368_write_state6 == 1'b1) & (inner_fifos_0_0_V_V_full_n == 1'b0)) | ((ap_predicate_op356_read_state6 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op353_read_state6 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op351_read_state6 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op352_write_state6 == 1'b1))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op440_read_state7 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op437_read_state7 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op426_write_state7 == 1'b1) & (inner_fifos_1_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (ap_predicate_op423_write_state7 == 1'b1)) | ((pe_input_stream_V_6_full_n == 1'b0) & (ap_predicate_op421_write_state7 == 1'b1)) | ((ap_predicate_op416_write_state7 == 1'b1) & (inner_fifos_0_2_V_V_full_n == 1'b0)) | ((ap_predicate_op412_write_state7 == 1'b1) & (inner_fifos_0_1_V_V_full_n == 1'b0)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op433_write_state7 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_7_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op440_read_state7 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op437_read_state7 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op426_write_state7 == 1'b1) & (inner_fifos_1_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (ap_predicate_op423_write_state7 == 1'b1)) | ((pe_input_stream_V_6_full_n == 1'b0) & (ap_predicate_op421_write_state7 == 1'b1)) | ((ap_predicate_op416_write_state7 == 1'b1) & (inner_fifos_0_2_V_V_full_n == 1'b0)) | ((ap_predicate_op412_write_state7 == 1'b1) & (inner_fifos_0_1_V_V_full_n == 1'b0)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op433_write_state7 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_7_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op440_read_state7 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op437_read_state7 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op426_write_state7 == 1'b1) & (inner_fifos_1_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (ap_predicate_op423_write_state7 == 1'b1)) | ((pe_input_stream_V_6_full_n == 1'b0) & (ap_predicate_op421_write_state7 == 1'b1)) | ((ap_predicate_op416_write_state7 == 1'b1) & (inner_fifos_0_2_V_V_full_n == 1'b0)) | ((ap_predicate_op412_write_state7 == 1'b1) & (inner_fifos_0_1_V_V_full_n == 1'b0)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op433_write_state7 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_7_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = (((ap_predicate_op211_write_state3 == 1'b1) & (inner_fifos_1_0_V_V_full_n == 1'b0)) | ((ap_predicate_op181_read_state3 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op170_read_state3 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op164_read_state3 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op162_read_state3 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op158_read_state3 == 1'b1) & (weight_stream_V_empty_n == 1'b0)) | ((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage2_iter0 = (((ap_predicate_op269_read_state4 == 1'b1) & (weight_stream_V_empty_n == 1'b0)) | ((ap_predicate_op230_read_state4 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op226_read_state4 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op223_write_state4 == 1'b1) & (inner_fifos_0_0_V_V_full_n == 1'b0)) | ((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage3_iter0 = (((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((weight_stream_V_empty_n == 1'b0) & (ap_predicate_op333_read_state5 == 1'b1)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op316_read_state5 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op310_write_state5 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op300_write_state5 == 1'b1) & (inner_fifos_1_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_7_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op295_write_state5 == 1'b1) & (inner_fifos_1_1_V_V_full_n == 1'b0)) | ((ap_predicate_op289_write_state5 == 1'b1) & (inner_fifos_0_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op285_write_state5 == 1'b1) & (inner_fifos_0_1_V_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state6_pp0_stage4_iter0 = (((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((ap_predicate_op383_write_state6 == 1'b1) & (inner_fifos_1_1_V_V_full_n == 1'b0)) | ((ap_predicate_op382_write_state6 == 1'b1) & (inner_fifos_1_0_V_V_full_n == 1'b0)) | ((ap_predicate_op374_read_state6 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op371_read_state6 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op368_write_state6 == 1'b1) & (inner_fifos_0_0_V_V_full_n == 1'b0)) | ((ap_predicate_op356_read_state6 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op353_read_state6 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op351_read_state6 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op352_write_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_state7_pp0_stage5_iter0 = (((ap_predicate_op440_read_state7 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op437_read_state7 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op426_write_state7 == 1'b1) & (inner_fifos_1_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (ap_predicate_op423_write_state7 == 1'b1)) | ((pe_input_stream_V_6_full_n == 1'b0) & (ap_predicate_op421_write_state7 == 1'b1)) | ((ap_predicate_op416_write_state7 == 1'b1) & (inner_fifos_0_2_V_V_full_n == 1'b0)) | ((ap_predicate_op412_write_state7 == 1'b1) & (inner_fifos_0_1_V_V_full_n == 1'b0)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op433_write_state7 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_7_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)));
end

always @ (*) begin
    ap_block_state8_pp0_stage0_iter1 = ((pe_input_stream_V_7_full_n == 1'b0) | ((ap_predicate_op473_read_state8 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op460_read_state8 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op457_read_state8 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op455_read_state8 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((inner_fifos_1_0_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((inner_fifos_0_0_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((pe_input_stream_V_6_full_n == 1'b0) & (cmp98_reg_2015 == 1'd0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op456_write_state8 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((inner_fifos_1_2_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((inner_fifos_1_1_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((inner_fifos_0_2_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1972 == 1'd0)) | ((inner_fifos_0_1_V_V_full_n == 1'b0) & (cmp98_reg_2015 == 1'd1)));
end

always @ (*) begin
    ap_condition_1816 = ((1'b1 == ap_CS_fsm_pp0_stage4) & (cmp50_reg_2007 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001));
end

always @ (*) begin
    ap_condition_1820 = ((1'b1 == ap_CS_fsm_pp0_stage3) & (cmp50_reg_2007 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001));
end

always @ (*) begin
    ap_condition_1834 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_342 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001));
end

always @ (*) begin
    ap_condition_392 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001));
end

always @ (*) begin
    ap_condition_472 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001));
end

always @ (*) begin
    ap_condition_548 = ((cmp50_fu_958_p2 == 1'd1) & (icmp_ln25_fu_790_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_903 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001));
end

always @ (*) begin
    ap_condition_910 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_911 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1972 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_920 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001));
end

always @ (*) begin
    ap_condition_933 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_945 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_input_registers_0_1_V_2_reg_695 = 'bx;

assign ap_phi_reg_pp0_iter0_input_registers_0_2_V_2_reg_707 = 'bx;

assign ap_phi_reg_pp0_iter0_input_registers_1_0_V_2_reg_718 = 'bx;

assign ap_phi_reg_pp0_iter0_input_registers_1_1_V_2_reg_729 = 'bx;

assign ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_741 = 'bx;

always @ (*) begin
    ap_predicate_op158_read_state3 = ((select_ln27_2_reg_1993 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op162_read_state3 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op164_read_state3 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op170_read_state3 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op181_read_state3 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op211_write_state3 = ((cmp98_reg_2015 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op223_write_state4 = ((cmp98_reg_2015 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op226_read_state4 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op230_read_state4 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op269_read_state4 = ((select_ln27_2_reg_1993 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op285_write_state5 = ((cmp98_reg_2015 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op289_write_state5 = ((cmp98_reg_2015 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op295_write_state5 = ((cmp98_reg_2015 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op300_write_state5 = ((cmp98_reg_2015 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op310_write_state5 = ((cmp50_reg_2007 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op316_read_state5 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op333_read_state5 = ((select_ln27_2_reg_1993 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op351_read_state6 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op352_write_state6 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op353_read_state6 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op356_read_state6 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op368_write_state6 = ((cmp98_reg_2015 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op371_read_state6 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op374_read_state6 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op382_write_state6 = ((cmp98_reg_2015 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op383_write_state6 = ((cmp98_reg_2015 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op412_write_state7 = ((cmp98_reg_2015 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op416_write_state7 = ((cmp98_reg_2015 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op421_write_state7 = ((cmp98_reg_2015 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op423_write_state7 = ((cmp98_reg_2015 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op426_write_state7 = ((cmp98_reg_2015 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op433_write_state7 = ((cmp50_reg_2007 == 1'd1) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op437_read_state7 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op440_read_state7 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op455_read_state8 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op456_write_state8 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op457_read_state8 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op460_read_state8 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

always @ (*) begin
    ap_predicate_op473_read_state8 = ((cmp50_reg_2007 == 1'd0) & (icmp_ln25_reg_1972 == 1'd0));
end

assign cmp50_fu_958_p2 = ((select_ln27_fu_880_p3 == 2'd0) ? 1'b1 : 1'b0);

assign cmp98_fu_964_p2 = ((select_ln27_fu_880_p3 != 2'd2) ? 1'b1 : 1'b0);

assign conv_i302_145_fu_1659_p2 = (mul1_reg_2002 | 2'd1);

assign empty_13_fu_784_p2 = (trunc_ln27_fu_780_p1 | trunc_ln25_fu_776_p1);

assign empty_15_fu_1118_p2 = (p_shl_fu_1111_p3 - zext_ln30_fu_1108_p1);

assign empty_16_fu_926_p2 = (3'd2 + kernel_y_cast1_fu_922_p1);

assign grp_fu_753_p2 = (empty_15_reg_2061 + 4'd2);

assign icmp_ln25_fu_790_p2 = ((ap_phi_mux_indvar_flatten26_phi_fu_501_p4 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_802_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_523_p4 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_848_p2 = ((ap_phi_mux_kernel_y_phi_fu_545_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln874_1_fu_1082_p2 = ((select_ln27_1_fu_888_p3 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln874_2_fu_1247_p2 = ((select_ln119_fu_1137_p3 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln874_3_fu_1465_p2 = ((select_ln119_1_reg_2118 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln874_4_fu_1493_p2 = ((select_ln119_2_fu_1475_p3 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln874_5_fu_1566_p2 = ((select_ln119_3_reg_2188 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln874_6_fu_1606_p2 = ((select_ln119_4_fu_1576_p3 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln874_7_fu_1777_p2 = ((select_ln119_5_reg_2238 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln874_8_fu_1795_p2 = ((select_ln119_6_fu_1787_p3 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln874_9_fu_1845_p2 = ((select_ln119_7_reg_2299 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_1863_p2 = ((select_ln119_8_fu_1855_p3 == 4'd2) ? 1'b1 : 1'b0);

assign input_buffers_Addr_A = input_buffers_Addr_A_orig << 32'd0;

assign input_buffers_Addr_B = input_buffers_Addr_B_orig << 32'd0;

assign input_buffers_Clk_A = ap_clk;

assign input_buffers_Clk_B = ap_clk;

assign input_buffers_Din_A = 8'd0;

assign input_buffers_Din_B = 8'd0;

assign input_buffers_Rst_A = ap_rst;

assign input_buffers_Rst_B = ap_rst;

assign input_buffers_WEN_A = 1'd0;

assign input_buffers_WEN_B = 1'd0;

assign input_registers_0_3_V_1_fu_1641_p3 = ((cmp50_reg_2007[0:0] === 1'b1) ? input_buffers_Dout_B : input_registers_0_3_V_4_fu_138);

assign input_registers_0_3_V_3_fu_1825_p3 = ((cmp50_reg_2007[0:0] === 1'b1) ? input_buffers_Dout_A : input_registers_0_3_V_4_fu_138);

assign input_registers_1_3_V_1_fu_1648_p3 = ((cmp50_reg_2007[0:0] === 1'b1) ? input_buffers_Dout_A : input_registers_1_3_V_4_fu_146);

assign input_registers_1_3_V_3_fu_1888_p3 = ((cmp50_reg_2007[0:0] === 1'b1) ? input_buffers_Dout_B : input_registers_1_3_V_4_fu_146);

assign kernel_y_cast1_fu_922_p1 = select_ln27_fu_880_p3;

assign mul1_fu_950_p3 = {{tmp_fu_942_p3}, {1'd0}};

assign mul_fu_936_p0 = 7'd11;

assign mul_fu_936_p1 = mul_fu_936_p10;

assign mul_fu_936_p10 = empty_16_fu_926_p2;

assign or_ln27_fu_874_p2 = (icmp_ln27_fu_802_p2 | and_ln25_fu_854_p2);

assign output_y_2_fu_868_p2 = (2'd1 + select_ln25_fu_808_p3);

assign p_cast_fu_1124_p1 = empty_15_fu_1118_p2;

assign p_mid1_fu_900_p2 = (trunc_ln27_1_fu_896_p1 | select_ln25_1_fu_826_p3);

assign p_shl_fu_1111_p3 = {{select_ln27_reg_1986}, {2'd0}};

assign select_ln119_1_fu_1259_p3 = ((icmp_ln874_2_fu_1247_p2[0:0] === 1'b1) ? 4'd0 : add_ln695_2_fu_1253_p2);

assign select_ln119_2_fu_1475_p3 = ((icmp_ln874_3_fu_1465_p2[0:0] === 1'b1) ? 4'd0 : add_ln695_3_fu_1470_p2);

assign select_ln119_3_fu_1505_p3 = ((icmp_ln874_4_fu_1493_p2[0:0] === 1'b1) ? 4'd0 : add_ln695_4_fu_1499_p2);

assign select_ln119_4_fu_1576_p3 = ((icmp_ln874_5_fu_1566_p2[0:0] === 1'b1) ? 4'd0 : add_ln695_5_fu_1571_p2);

assign select_ln119_5_fu_1618_p3 = ((icmp_ln874_6_fu_1606_p2[0:0] === 1'b1) ? 4'd0 : add_ln695_6_fu_1612_p2);

assign select_ln119_6_fu_1787_p3 = ((icmp_ln874_7_fu_1777_p2[0:0] === 1'b1) ? 4'd0 : add_ln695_7_fu_1782_p2);

assign select_ln119_7_fu_1807_p3 = ((icmp_ln874_8_fu_1795_p2[0:0] === 1'b1) ? 4'd0 : add_ln695_8_fu_1801_p2);

assign select_ln119_8_fu_1855_p3 = ((icmp_ln874_9_fu_1845_p2[0:0] === 1'b1) ? 4'd0 : add_ln695_9_fu_1850_p2);

assign select_ln119_fu_1137_p3 = ((icmp_ln874_1_reg_2046[0:0] === 1'b1) ? 4'd0 : add_ln695_1_reg_2051);

assign select_ln155_fu_1875_p3 = ((icmp_ln874_fu_1863_p2[0:0] === 1'b1) ? 4'd0 : add_ln695_fu_1869_p2);

assign select_ln25_1_fu_826_p3 = ((icmp_ln27_fu_802_p2[0:0] === 1'b1) ? trunc_ln25_1_fu_822_p1 : trunc_ln25_fu_776_p1);

assign select_ln25_2_fu_834_p3 = ((icmp_ln27_fu_802_p2[0:0] === 1'b1) ? trunc_ln25_1_fu_822_p1 : empty_13_fu_784_p2);

assign select_ln25_3_fu_860_p3 = ((icmp_ln27_fu_802_p2[0:0] === 1'b1) ? add_ln25_1_fu_816_p2 : ap_phi_mux_output_x_phi_fu_512_p4);

assign select_ln25_fu_808_p3 = ((icmp_ln27_fu_802_p2[0:0] === 1'b1) ? 2'd0 : ap_phi_mux_output_y_phi_fu_534_p4);

assign select_ln27_1_fu_888_p3 = ((or_ln27_fu_874_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_p_lcssa611740_lcssa8311341_phi_fu_556_p4);

assign select_ln27_2_fu_906_p3 = ((and_ln25_fu_854_p2[0:0] === 1'b1) ? p_mid1_fu_900_p2 : select_ln25_2_fu_834_p3);

assign select_ln27_3_fu_914_p3 = ((and_ln25_fu_854_p2[0:0] === 1'b1) ? output_y_2_fu_868_p2 : select_ln25_fu_808_p3);

assign select_ln27_4_fu_1100_p3 = ((icmp_ln27_fu_802_p2[0:0] === 1'b1) ? 4'd1 : add_ln27_1_fu_1094_p2);

assign select_ln27_fu_880_p3 = ((or_ln27_fu_874_p2[0:0] === 1'b1) ? 2'd0 : ap_phi_mux_kernel_y_phi_fu_545_p4);

assign shl_ln216_10_fu_1219_p3 = {{sub_ln216_4_fu_1159_p2}, {1'd0}};

assign shl_ln216_11_fu_1327_p3 = {{trunc_ln216_7_fu_1323_p1}, {3'd0}};

assign shl_ln216_12_fu_1335_p3 = {{add_ln216_8_fu_1318_p2}, {1'd0}};

assign shl_ln216_13_fu_1275_p3 = {{trunc_ln216_8_fu_1271_p1}, {2'd0}};

assign shl_ln216_14_fu_1357_p3 = {{trunc_ln216_9_fu_1354_p1}, {3'd0}};

assign shl_ln216_15_fu_1365_p3 = {{sub_ln216_8_reg_2124}, {1'd0}};

assign shl_ln216_16_fu_1397_p3 = {{trunc_ln216_10_fu_1393_p1}, {3'd0}};

assign shl_ln216_17_fu_1405_p3 = {{add_ln216_11_fu_1388_p2}, {1'd0}};

assign shl_ln216_18_fu_1438_p3 = {{trunc_ln216_11_fu_1434_p1}, {3'd0}};

assign shl_ln216_19_fu_1446_p3 = {{add_ln216_13_fu_1429_p2}, {1'd0}};

assign shl_ln216_1_fu_1006_p3 = {{trunc_ln216_1_fu_1002_p1}, {3'd0}};

assign shl_ln216_20_fu_1536_p3 = {{trunc_ln216_12_fu_1533_p1}, {2'd0}};

assign shl_ln216_21_fu_1677_p3 = {{trunc_ln216_13_fu_1673_p1}, {3'd0}};

assign shl_ln216_22_fu_1685_p3 = {{add_ln216_15_fu_1668_p2}, {1'd0}};

assign shl_ln216_23_fu_1553_p3 = {{trunc_ln216_14_reg_2195}, {2'd0}};

assign shl_ln216_24_fu_1719_p3 = {{trunc_ln216_15_fu_1715_p1}, {3'd0}};

assign shl_ln216_25_fu_1727_p3 = {{add_ln216_17_fu_1710_p2}, {1'd0}};

assign shl_ln216_26_fu_1592_p3 = {{trunc_ln216_16_fu_1588_p1}, {2'd0}};

assign shl_ln216_27_fu_1750_p3 = {{trunc_ln216_17_fu_1747_p1}, {3'd0}};

assign shl_ln216_28_fu_1758_p3 = {{sub_ln216_16_reg_2232}, {1'd0}};

assign shl_ln216_2_fu_1014_p3 = {{add_ln216_fu_996_p2}, {1'd0}};

assign shl_ln216_3_fu_1049_p3 = {{trunc_ln216_2_fu_1045_p1}, {3'd0}};

assign shl_ln216_4_fu_1057_p3 = {{add_ln216_2_fu_1039_p2}, {1'd0}};

assign shl_ln216_5_fu_1292_p3 = {{trunc_ln216_3_fu_1289_p1}, {3'd0}};

assign shl_ln216_6_fu_1300_p3 = {{sub_ln216_reg_2030}, {1'd0}};

assign shl_ln216_7_fu_1151_p3 = {{trunc_ln216_4_fu_1147_p1}, {2'd0}};

assign shl_ln216_8_fu_1175_p3 = {{trunc_ln216_5_fu_1171_p1}, {3'd0}};

assign shl_ln216_9_fu_1183_p3 = {{add_ln216_5_fu_1165_p2}, {1'd0}};

assign shl_ln216_s_fu_1211_p3 = {{trunc_ln216_6_fu_1207_p1}, {3'd0}};

assign shl_ln_fu_982_p3 = {{trunc_ln216_fu_978_p1}, {2'd0}};

assign sub_ln216_10_fu_1413_p2 = (shl_ln216_16_fu_1397_p3 - shl_ln216_17_fu_1405_p3);

assign sub_ln216_11_fu_1454_p2 = (shl_ln216_18_fu_1438_p3 - shl_ln216_19_fu_1446_p3);

assign sub_ln216_12_fu_1544_p2 = (shl_ln216_20_fu_1536_p3 - zext_ln216_5_fu_1530_p1);

assign sub_ln216_13_fu_1693_p2 = (shl_ln216_21_fu_1677_p3 - shl_ln216_22_fu_1685_p3);

assign sub_ln216_14_fu_1560_p2 = (shl_ln216_23_fu_1553_p3 - zext_ln216_6_fu_1550_p1);

assign sub_ln216_15_fu_1735_p2 = (shl_ln216_24_fu_1719_p3 - shl_ln216_25_fu_1727_p3);

assign sub_ln216_16_fu_1600_p2 = (shl_ln216_26_fu_1592_p3 - zext_ln216_7_fu_1584_p1);

assign sub_ln216_17_fu_1765_p2 = (shl_ln216_27_fu_1750_p3 - shl_ln216_28_fu_1758_p3);

assign sub_ln216_1_fu_1022_p2 = (shl_ln216_1_fu_1006_p3 - shl_ln216_2_fu_1014_p3);

assign sub_ln216_2_fu_1065_p2 = (shl_ln216_3_fu_1049_p3 - shl_ln216_4_fu_1057_p3);

assign sub_ln216_3_fu_1307_p2 = (shl_ln216_5_fu_1292_p3 - shl_ln216_6_fu_1300_p3);

assign sub_ln216_4_fu_1159_p2 = (shl_ln216_7_fu_1151_p3 - zext_ln216_2_fu_1143_p1);

assign sub_ln216_5_fu_1191_p2 = (shl_ln216_8_fu_1175_p3 - shl_ln216_9_fu_1183_p3);

assign sub_ln216_6_fu_1227_p2 = (shl_ln216_s_fu_1211_p3 - shl_ln216_10_fu_1219_p3);

assign sub_ln216_7_fu_1343_p2 = (shl_ln216_11_fu_1327_p3 - shl_ln216_12_fu_1335_p3);

assign sub_ln216_8_fu_1283_p2 = (shl_ln216_13_fu_1275_p3 - zext_ln216_3_fu_1267_p1);

assign sub_ln216_9_fu_1372_p2 = (shl_ln216_14_fu_1357_p3 - shl_ln216_15_fu_1365_p3);

assign sub_ln216_fu_990_p2 = (shl_ln_fu_982_p3 - zext_ln216_1_fu_974_p1);

assign tmp_fu_942_p3 = mul_fu_936_p2[32'd5];

assign trunc_ln216_10_fu_1393_p1 = add_ln216_11_fu_1388_p2[2:0];

assign trunc_ln216_11_fu_1434_p1 = add_ln216_13_fu_1429_p2[2:0];

assign trunc_ln216_12_fu_1533_p1 = select_ln119_2_reg_2177[2:0];

assign trunc_ln216_13_fu_1673_p1 = add_ln216_15_fu_1668_p2[2:0];

assign trunc_ln216_14_fu_1513_p1 = select_ln119_3_fu_1505_p3[2:0];

assign trunc_ln216_15_fu_1715_p1 = add_ln216_17_fu_1710_p2[2:0];

assign trunc_ln216_16_fu_1588_p1 = select_ln119_4_fu_1576_p3[2:0];

assign trunc_ln216_17_fu_1747_p1 = sub_ln216_16_reg_2232[2:0];

assign trunc_ln216_1_fu_1002_p1 = add_ln216_fu_996_p2[2:0];

assign trunc_ln216_2_fu_1045_p1 = add_ln216_2_fu_1039_p2[2:0];

assign trunc_ln216_3_fu_1289_p1 = sub_ln216_reg_2030[2:0];

assign trunc_ln216_4_fu_1147_p1 = select_ln119_fu_1137_p3[2:0];

assign trunc_ln216_5_fu_1171_p1 = add_ln216_5_fu_1165_p2[2:0];

assign trunc_ln216_6_fu_1207_p1 = sub_ln216_4_fu_1159_p2[2:0];

assign trunc_ln216_7_fu_1323_p1 = add_ln216_8_fu_1318_p2[2:0];

assign trunc_ln216_8_fu_1271_p1 = select_ln119_1_fu_1259_p3[2:0];

assign trunc_ln216_9_fu_1354_p1 = sub_ln216_8_reg_2124[2:0];

assign trunc_ln216_fu_978_p1 = select_ln27_1_fu_888_p3[2:0];

assign trunc_ln25_1_fu_822_p1 = add_ln25_1_fu_816_p2[0:0];

assign trunc_ln25_fu_776_p1 = ap_phi_mux_output_x_phi_fu_512_p4[0:0];

assign trunc_ln27_1_fu_896_p1 = output_y_2_fu_868_p2[0:0];

assign trunc_ln27_fu_780_p1 = ap_phi_mux_output_y_phi_fu_534_p4[0:0];

assign xor_ln25_fu_842_p2 = (icmp_ln27_fu_802_p2 ^ 1'd1);

assign zext_ln125_1_fu_1815_p1 = grp_fu_753_p2;

assign zext_ln125_fu_1631_p1 = add_ln125_fu_1626_p2;

assign zext_ln216_1_fu_974_p1 = select_ln27_1_fu_888_p3;

assign zext_ln216_2_fu_1143_p1 = select_ln119_fu_1137_p3;

assign zext_ln216_3_fu_1267_p1 = select_ln119_1_fu_1259_p3;

assign zext_ln216_4_fu_1664_p1 = conv_i302_145_fu_1659_p2;

assign zext_ln216_5_fu_1530_p1 = select_ln119_2_reg_2177;

assign zext_ln216_6_fu_1550_p1 = select_ln119_3_reg_2188;

assign zext_ln216_7_fu_1584_p1 = select_ln119_4_fu_1576_p3;

assign zext_ln216_fu_970_p1 = mul1_fu_950_p3;

assign zext_ln30_fu_1108_p1 = select_ln27_reg_1986;

assign zext_ln38_1_fu_1636_p1 = grp_fu_753_p2;

assign zext_ln38_fu_1488_p1 = add_ln38_fu_1483_p2;

assign zext_ln538_10_fu_1837_p1 = add_ln216_18_reg_2289;

assign zext_ln538_11_fu_1841_p1 = add_ln216_19_reg_2294;

assign zext_ln538_1_fu_1077_p1 = add_ln216_3_fu_1071_p2;

assign zext_ln538_2_fu_1517_p1 = add_ln216_4_reg_2132;

assign zext_ln538_3_fu_1202_p1 = add_ln216_6_fu_1197_p2;

assign zext_ln538_4_fu_1238_p1 = add_ln216_7_fu_1233_p2;

assign zext_ln538_5_fu_1521_p1 = add_ln216_9_reg_2157;

assign zext_ln538_6_fu_1383_p1 = add_ln216_10_fu_1378_p2;

assign zext_ln538_7_fu_1424_p1 = add_ln216_12_fu_1419_p2;

assign zext_ln538_8_fu_1655_p1 = add_ln216_14_reg_2172;

assign zext_ln538_9_fu_1705_p1 = add_ln216_16_fu_1699_p2;

assign zext_ln538_fu_1034_p1 = add_ln216_1_fu_1028_p2;

always @ (posedge ap_clk) begin
    mul1_reg_2002[0] <= 1'b0;
    zext_ln216_reg_2019[0] <= 1'b0;
    zext_ln216_reg_2019[5:2] <= 4'b0000;
    p_cast_reg_2068[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln216_4_reg_2132[0] <= 1'b0;
    add_ln216_9_reg_2157[0] <= 1'b0;
    add_ln216_14_reg_2172[0] <= 1'b0;
    add_ln216_18_reg_2289[0] <= 1'b1;
    add_ln216_19_reg_2294[0] <= 1'b1;
end

endmodule //pe
