<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('tmp', sum_test/src/sum.cpp:15) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('tmp_1', sum_test/src/sum.cpp:15) (3.02 ns)&#xD;&#xA;&#x9;'getelementptr' operation ('targetBlocks_V_addr', sum_test/src/sum.cpp:15) (0 ns)&#xD;&#xA;&#x9;'load' operation ('targetBlocks_V_load', sum_test/src/sum.cpp:15) on array 'targetBlocks_V' (3.25 ns)" projectName="sum_test" solutionName="solution4" date="2018-09-12T19:16:54.412+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="sum_test" solutionName="solution4" date="2018-09-12T19:16:54.409+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'sum/sum' to 'sum/sum_r' to avoid the conflict with HDL keywords or other object names." projectName="sum_test" solutionName="solution4" date="2018-09-12T19:16:54.379+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'AddSub_DSP' cannot be applied: Variable 'tmpSum' has no assigment in 'sum/calOFInnerLoop1'." projectName="sum_test" solutionName="solution4" date="2018-09-12T19:16:51.267+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'sum/sum' to 'sum/sum_r' to avoid the conflict with HDL keywords or other object names." projectName="sum_test" solutionName="solution2" date="2018-09-12T18:12:47.739+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('refBlock_V_load_2', sum_test/src/sum.cpp:15) on array 'refBlock_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'refBlock_V'." projectName="sum_test" solutionName="solution6" date="2018-09-12T17:59:13.530+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'sum/sum' to 'sum/sum_r' to avoid the conflict with HDL keywords or other object names." projectName="sum_test" solutionName="solution6" date="2018-09-12T17:59:11.744+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('refBlock_V_load_2', sum_test/src/sum.cpp:15) on array 'refBlock_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'refBlock_V'." projectName="sum_test" solutionName="solution5" date="2018-09-12T17:58:09.002+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'sum/sum' to 'sum/sum_r' to avoid the conflict with HDL keywords or other object names." projectName="sum_test" solutionName="solution5" date="2018-09-12T17:58:07.299+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'AddSub_DSP' cannot be applied: Variable 'tmpSum' has no assigment in 'sum/calOFInnerLoop1'." projectName="sum_test" solutionName="solution5" date="2018-09-12T17:58:03.741+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'sum/sum' to 'sum/sum_r' to avoid the conflict with HDL keywords or other object names." projectName="sum_test" solutionName="solution3" date="2018-09-12T17:49:14.523+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'AddSub_DSP' cannot be applied: Variable 'tmpSum' has no assigment in 'sum/calOFInnerLoop1'." projectName="sum_test" solutionName="solution3" date="2018-09-12T17:49:11.439+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'sum/sum' to 'sum/sum_r' to avoid the conflict with HDL keywords or other object names." projectName="sum_test" solutionName="solution1" date="2018-09-12T17:40:14.738+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
