Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Apr  4 10:51:12 2021
| Host         : T480 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (113)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (113)
--------------------------------------------------
 There are 113 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.256        0.000                      0                   46        0.191        0.000                      0                   46        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.256        0.000                      0                   46        0.191        0.000                      0                   46        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 slow_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.890ns (28.161%)  route 2.270ns (71.839%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.637     5.158    clkin_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  slow_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  slow_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.487    slow_counter_reg[4]
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     6.611 r  slow_counter[0]_i_6/O
                         net (fo=1, routed)           0.406     7.017    slow_counter[0]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  slow_counter[0]_i_3/O
                         net (fo=1, routed)           0.407     7.548    slow_counter[0]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     7.672 r  slow_counter[0]_i_1/O
                         net (fo=19, routed)          0.647     8.319    slow_counter[0]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  slow_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.519    14.860    clkin_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  slow_counter_reg[12]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    14.575    slow_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 slow_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.890ns (28.161%)  route 2.270ns (71.839%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.637     5.158    clkin_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  slow_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  slow_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.487    slow_counter_reg[4]
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     6.611 r  slow_counter[0]_i_6/O
                         net (fo=1, routed)           0.406     7.017    slow_counter[0]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  slow_counter[0]_i_3/O
                         net (fo=1, routed)           0.407     7.548    slow_counter[0]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     7.672 r  slow_counter[0]_i_1/O
                         net (fo=19, routed)          0.647     8.319    slow_counter[0]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  slow_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.519    14.860    clkin_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  slow_counter_reg[13]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    14.575    slow_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 slow_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.890ns (28.161%)  route 2.270ns (71.839%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.637     5.158    clkin_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  slow_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  slow_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.487    slow_counter_reg[4]
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     6.611 r  slow_counter[0]_i_6/O
                         net (fo=1, routed)           0.406     7.017    slow_counter[0]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  slow_counter[0]_i_3/O
                         net (fo=1, routed)           0.407     7.548    slow_counter[0]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     7.672 r  slow_counter[0]_i_1/O
                         net (fo=19, routed)          0.647     8.319    slow_counter[0]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  slow_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.519    14.860    clkin_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  slow_counter_reg[14]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    14.575    slow_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 slow_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.890ns (28.161%)  route 2.270ns (71.839%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.637     5.158    clkin_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  slow_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  slow_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.487    slow_counter_reg[4]
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     6.611 r  slow_counter[0]_i_6/O
                         net (fo=1, routed)           0.406     7.017    slow_counter[0]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  slow_counter[0]_i_3/O
                         net (fo=1, routed)           0.407     7.548    slow_counter[0]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     7.672 r  slow_counter[0]_i_1/O
                         net (fo=19, routed)          0.647     8.319    slow_counter[0]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  slow_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.519    14.860    clkin_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  slow_counter_reg[15]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    14.575    slow_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 slow_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.890ns (29.128%)  route 2.165ns (70.872%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.637     5.158    clkin_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  slow_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  slow_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.487    slow_counter_reg[4]
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     6.611 r  slow_counter[0]_i_6/O
                         net (fo=1, routed)           0.406     7.017    slow_counter[0]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  slow_counter[0]_i_3/O
                         net (fo=1, routed)           0.407     7.548    slow_counter[0]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     7.672 r  slow_counter[0]_i_1/O
                         net (fo=19, routed)          0.542     8.214    slow_counter[0]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  slow_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.519    14.860    clkin_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  slow_counter_reg[16]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y44          FDRE (Setup_fdre_C_R)       -0.524    14.575    slow_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 slow_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.890ns (29.128%)  route 2.165ns (70.872%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.637     5.158    clkin_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  slow_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  slow_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.487    slow_counter_reg[4]
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     6.611 r  slow_counter[0]_i_6/O
                         net (fo=1, routed)           0.406     7.017    slow_counter[0]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  slow_counter[0]_i_3/O
                         net (fo=1, routed)           0.407     7.548    slow_counter[0]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     7.672 r  slow_counter[0]_i_1/O
                         net (fo=19, routed)          0.542     8.214    slow_counter[0]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  slow_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.519    14.860    clkin_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  slow_counter_reg[17]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y44          FDRE (Setup_fdre_C_R)       -0.524    14.575    slow_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 slow_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.890ns (29.128%)  route 2.165ns (70.872%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.637     5.158    clkin_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  slow_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  slow_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.487    slow_counter_reg[4]
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     6.611 r  slow_counter[0]_i_6/O
                         net (fo=1, routed)           0.406     7.017    slow_counter[0]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  slow_counter[0]_i_3/O
                         net (fo=1, routed)           0.407     7.548    slow_counter[0]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     7.672 r  slow_counter[0]_i_1/O
                         net (fo=19, routed)          0.542     8.214    slow_counter[0]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  slow_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.519    14.860    clkin_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  slow_counter_reg[18]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y44          FDRE (Setup_fdre_C_R)       -0.524    14.575    slow_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 slow_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.890ns (29.255%)  route 2.152ns (70.745%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.637     5.158    clkin_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  slow_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  slow_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.487    slow_counter_reg[4]
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     6.611 r  slow_counter[0]_i_6/O
                         net (fo=1, routed)           0.406     7.017    slow_counter[0]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  slow_counter[0]_i_3/O
                         net (fo=1, routed)           0.407     7.548    slow_counter[0]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     7.672 r  slow_counter[0]_i_1/O
                         net (fo=19, routed)          0.528     8.200    slow_counter[0]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  slow_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517    14.858    clkin_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  slow_counter_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y40          FDRE (Setup_fdre_C_R)       -0.524    14.573    slow_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 slow_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.890ns (29.255%)  route 2.152ns (70.745%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.637     5.158    clkin_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  slow_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  slow_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.487    slow_counter_reg[4]
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     6.611 r  slow_counter[0]_i_6/O
                         net (fo=1, routed)           0.406     7.017    slow_counter[0]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  slow_counter[0]_i_3/O
                         net (fo=1, routed)           0.407     7.548    slow_counter[0]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     7.672 r  slow_counter[0]_i_1/O
                         net (fo=19, routed)          0.528     8.200    slow_counter[0]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  slow_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517    14.858    clkin_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  slow_counter_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y40          FDRE (Setup_fdre_C_R)       -0.524    14.573    slow_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 slow_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.890ns (29.255%)  route 2.152ns (70.745%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.637     5.158    clkin_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  slow_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  slow_counter_reg[4]/Q
                         net (fo=2, routed)           0.810     6.487    slow_counter_reg[4]
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     6.611 r  slow_counter[0]_i_6/O
                         net (fo=1, routed)           0.406     7.017    slow_counter[0]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  slow_counter[0]_i_3/O
                         net (fo=1, routed)           0.407     7.548    slow_counter[0]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     7.672 r  slow_counter[0]_i_1/O
                         net (fo=19, routed)          0.528     8.200    slow_counter[0]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  slow_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517    14.858    clkin_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  slow_counter_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y40          FDRE (Setup_fdre_C_R)       -0.524    14.573    slow_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  6.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.563     1.446    clkin_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  counter_reg[1]/Q
                         net (fo=4, routed)           0.109     1.696    counter_reg[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.741 r  clk_i_1/O
                         net (fo=1, routed)           0.000     1.741    clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    clk_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 slow_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.586%)  route 0.125ns (37.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.595     1.478    clkin_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  slow_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slow_counter_reg[18]/Q
                         net (fo=3, routed)           0.125     1.767    slow_counter_reg[18]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.045     1.812 r  slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.812    slow_clk_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.866     1.993    clkin_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  slow_clk_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.091     1.585    slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slow_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.595     1.478    clkin_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  slow_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  slow_counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.769    slow_counter_reg[18]
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  slow_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    slow_counter_reg[16]_i_1_n_5
    SLICE_X2Y44          FDRE                                         r  slow_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.866     1.993    clkin_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  slow_counter_reg[18]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.134     1.612    slow_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slow_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.594     1.477    clkin_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  slow_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  slow_counter_reg[10]/Q
                         net (fo=3, routed)           0.127     1.768    slow_counter_reg[10]
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  slow_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    slow_counter_reg[8]_i_1_n_5
    SLICE_X2Y42          FDRE                                         r  slow_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.865     1.992    clkin_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  slow_counter_reg[10]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.134     1.611    slow_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 slow_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.595     1.478    clkin_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  slow_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  slow_counter_reg[14]/Q
                         net (fo=3, routed)           0.137     1.779    slow_counter_reg[14]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.889 r  slow_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    slow_counter_reg[12]_i_1_n_5
    SLICE_X2Y43          FDRE                                         r  slow_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.866     1.993    clkin_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  slow_counter_reg[14]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.134     1.612    slow_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 slow_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.594     1.477    clkin_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  slow_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  slow_counter_reg[6]/Q
                         net (fo=3, routed)           0.137     1.778    slow_counter_reg[6]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.888 r  slow_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    slow_counter_reg[4]_i_1_n_5
    SLICE_X2Y41          FDRE                                         r  slow_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.865     1.992    clkin_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  slow_counter_reg[6]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.134     1.611    slow_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 slow_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.594     1.477    clkin_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  slow_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  slow_counter_reg[10]/Q
                         net (fo=3, routed)           0.127     1.768    slow_counter_reg[10]
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.914 r  slow_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    slow_counter_reg[8]_i_1_n_4
    SLICE_X2Y42          FDRE                                         r  slow_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.865     1.992    clkin_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  slow_counter_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.134     1.611    slow_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 slow_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.310ns (69.415%)  route 0.137ns (30.585%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.595     1.478    clkin_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  slow_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  slow_counter_reg[14]/Q
                         net (fo=3, routed)           0.137     1.779    slow_counter_reg[14]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.925 r  slow_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    slow_counter_reg[12]_i_1_n_4
    SLICE_X2Y43          FDRE                                         r  slow_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.866     1.993    clkin_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  slow_counter_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.134     1.612    slow_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 slow_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.310ns (69.415%)  route 0.137ns (30.585%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.594     1.477    clkin_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  slow_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  slow_counter_reg[6]/Q
                         net (fo=3, routed)           0.137     1.778    slow_counter_reg[6]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.924 r  slow_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    slow_counter_reg[4]_i_1_n_4
    SLICE_X2Y41          FDRE                                         r  slow_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.865     1.992    clkin_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  slow_counter_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.134     1.611    slow_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.185ns (43.416%)  route 0.241ns (56.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.563     1.446    clkin_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.241     1.828    counter_reg[0]
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.872 r  counter[2]_i_2/O
                         net (fo=1, routed)           0.000     1.872    p_0_in__3[2]
    SLICE_X37Y46         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    clkin_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clkin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42    slow_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42    slow_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y43    slow_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y43    slow_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y43    slow_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42    slow_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42    slow_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    slow_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    slow_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    slow_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    slow_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    slow_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    slow_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    slow_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    slow_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   counter_reg[0]/C



