=====
SETUP
5.050
15.746
20.796
debug/UART_TX/n21_s0
12.067
13.166
debug/UART_TX/n39_s1
14.647
15.746
debug/UART_TX/send_cnt_0_s0
15.746
=====
SETUP
5.215
15.581
20.796
debug/UART_TX/n21_s0
12.067
13.166
debug/UART_TX/n34_s1
14.482
15.581
debug/UART_TX/send_cnt_5_s0
15.581
=====
SETUP
5.304
15.492
20.796
debug/UART_TX/n53_s2
12.067
13.166
debug/UART_TX/n53_s0
14.460
15.492
debug/UART_TX/send_reg_7_s0
15.492
=====
SETUP
5.526
15.269
20.796
debug/UART_TX/n21_s0
12.067
13.166
debug/UART_TX/n32_s1
14.170
15.269
debug/UART_TX/send_cnt_7_s0
15.269
=====
SETUP
5.551
15.245
20.796
debug/UART_TX/n57_s3
12.067
12.693
debug/UART_TX/n57_s0
14.146
15.245
debug/UART_TX/send_reg_3_s0
15.245
=====
SETUP
5.704
15.091
20.796
debug/UART_TX/n53_s2
12.067
13.166
debug/UART_TX/n54_s0
14.465
15.091
debug/UART_TX/send_reg_6_s0
15.091
=====
SETUP
5.704
15.091
20.796
debug/UART_TX/n53_s2
12.067
13.166
debug/UART_TX/n55_s0
14.465
15.091
debug/UART_TX/send_reg_5_s0
15.091
=====
SETUP
5.808
14.988
20.796
debug/UART_TX/n21_s0
12.067
13.166
debug/UART_TX/n33_s1
14.166
14.988
debug/UART_TX/send_cnt_6_s0
14.988
=====
SETUP
6.172
14.624
20.796
debug/UART_TX/n21_s0
12.067
13.166
debug/UART_TX/n35_s1
13.998
14.624
debug/UART_TX/send_cnt_4_s0
14.624
=====
SETUP
6.856
14.296
21.152
debug/UART_TX/n21_s0
12.067
13.128
debug/UART_TX/send_reg_3_s0
14.296
=====
SETUP
6.856
14.296
21.152
debug/UART_TX/n21_s0
12.067
13.128
debug/UART_TX/send_reg_5_s0
14.296
=====
SETUP
6.867
14.286
21.152
debug/UART_TX/n21_s0
12.067
13.128
debug/UART_TX/send_reg_0_s0
14.286
=====
SETUP
6.905
14.247
21.152
debug/UART_TX/n21_s0
12.067
13.128
debug/UART_TX/send_reg_1_s0
14.247
=====
SETUP
6.905
14.247
21.152
debug/UART_TX/n21_s0
12.067
13.128
debug/UART_TX/send_reg_8_s0
14.247
=====
SETUP
6.915
13.880
20.796
debug/UART_TX/n61_s1
12.044
13.076
debug/UART_TX/send_reg_0_s0
13.880
=====
SETUP
7.268
13.884
21.152
debug/UART_TX/n21_s0
12.067
13.128
debug/UART_TX/send_reg_6_s0
13.884
=====
SETUP
7.268
13.884
21.152
debug/UART_TX/n21_s0
12.067
13.128
debug/UART_TX/send_reg_7_s0
13.884
=====
SETUP
7.314
13.482
20.796
clkdiv/n9_s
12.781
13.482
clkdiv/cnt_25_s0
13.482
=====
SETUP
7.522
13.273
20.796
dpb_inst_0
1.397
4.857
debug/n279_s30
6.321
7.420
debug/n279_s27
7.756
8.228
debug/UART_TX/n59_s2
8.654
9.753
debug/UART_TX/n59_s1
10.574
11.673
debug/UART_TX/n59_s0
12.647
13.273
debug/UART_TX/send_reg_1_s0
13.273
=====
SETUP
7.640
13.512
21.152
debug/UART_TX/n21_s0
12.067
13.128
debug/UART_TX/send_reg_2_s0
13.512
=====
SETUP
7.640
13.512
21.152
debug/UART_TX/n21_s0
12.067
13.128
debug/UART_TX/send_reg_4_s0
13.512
=====
SETUP
7.642
13.154
20.796
debug/UART_TX/n58_s0
12.055
13.154
debug/UART_TX/send_reg_2_s0
13.154
=====
SETUP
7.642
13.154
20.796
debug/UART_TX/n56_s0
12.055
13.154
debug/UART_TX/send_reg_4_s0
13.154
=====
SETUP
7.653
13.143
20.796
debug/UART_TX/n36_s1
12.044
13.143
debug/UART_TX/send_cnt_3_s0
13.143
=====
SETUP
7.720
13.076
20.796
debug/UART_TX/n37_s1
12.044
13.076
debug/UART_TX/send_cnt_2_s0
13.076
=====
HOLD
-0.685
0.374
1.059
debug/n8_s0
0.002
0.374
debug/sendbyte_s0
0.374
=====
HOLD
-0.663
0.396
1.059
clkdiv/n22_s
0.002
0.396
clkdiv/cnt_12_s0
0.396
=====
HOLD
-0.329
0.730
1.059
clkdiv/n22_s
0.002
0.304
clkdiv/n21_s
0.304
0.730
clkdiv/cnt_13_s0
0.730
=====
HOLD
-0.298
0.761
1.059
clkdiv/n22_s
0.002
0.304
clkdiv/n21_s
0.304
0.335
clkdiv/n20_s
0.335
0.761
clkdiv/cnt_14_s0
0.761
=====
HOLD
-0.267
0.792
1.059
clkdiv/n22_s
0.002
0.304
clkdiv/n21_s
0.304
0.335
clkdiv/n20_s
0.335
0.366
clkdiv/n19_s
0.366
0.792
clkdiv/cnt_15_s0
0.792
=====
HOLD
-0.236
0.823
1.059
clkdiv/n22_s
0.002
0.304
clkdiv/n21_s
0.304
0.335
clkdiv/n20_s
0.335
0.366
clkdiv/n19_s
0.366
0.397
clkdiv/n18_s
0.397
0.823
clkdiv/cnt_16_s0
0.823
=====
HOLD
-0.205
0.854
1.059
clkdiv/n22_s
0.002
0.304
clkdiv/n21_s
0.304
0.335
clkdiv/n20_s
0.335
0.366
clkdiv/n19_s
0.366
0.397
clkdiv/n18_s
0.397
0.428
clkdiv/n17_s
0.428
0.854
clkdiv/cnt_17_s0
0.854
=====
HOLD
-0.174
0.885
1.059
clkdiv/n22_s
0.002
0.304
clkdiv/n21_s
0.304
0.335
clkdiv/n20_s
0.335
0.366
clkdiv/n19_s
0.366
0.397
clkdiv/n18_s
0.397
0.428
clkdiv/n17_s
0.428
0.459
clkdiv/n16_s
0.459
0.885
clkdiv/cnt_18_s0
0.885
=====
HOLD
-0.143
0.916
1.059
clkdiv/n22_s
0.002
0.304
clkdiv/n21_s
0.304
0.335
clkdiv/n20_s
0.335
0.366
clkdiv/n19_s
0.366
0.397
clkdiv/n18_s
0.397
0.428
clkdiv/n17_s
0.428
0.459
clkdiv/n16_s
0.459
0.490
clkdiv/n15_s
0.490
0.916
clkdiv/cnt_19_s0
0.916
=====
HOLD
-0.112
0.947
1.059
clkdiv/n22_s
0.002
0.304
clkdiv/n21_s
0.304
0.335
clkdiv/n20_s
0.335
0.366
clkdiv/n19_s
0.366
0.397
clkdiv/n18_s
0.397
0.428
clkdiv/n17_s
0.428
0.459
clkdiv/n16_s
0.459
0.490
clkdiv/n15_s
0.490
0.521
clkdiv/n14_s
0.521
0.947
clkdiv/cnt_20_s0
0.947
=====
HOLD
-0.081
0.978
1.059
clkdiv/n22_s
0.002
0.304
clkdiv/n21_s
0.304
0.335
clkdiv/n20_s
0.335
0.366
clkdiv/n19_s
0.366
0.397
clkdiv/n18_s
0.397
0.428
clkdiv/n17_s
0.428
0.459
clkdiv/n16_s
0.459
0.490
clkdiv/n15_s
0.490
0.521
clkdiv/n14_s
0.521
0.552
clkdiv/n13_s
0.552
0.978
clkdiv/cnt_21_s0
0.978
=====
HOLD
-0.050
1.009
1.059
clkdiv/n22_s
0.002
0.304
clkdiv/n21_s
0.304
0.335
clkdiv/n20_s
0.335
0.366
clkdiv/n19_s
0.366
0.397
clkdiv/n18_s
0.397
0.428
clkdiv/n17_s
0.428
0.459
clkdiv/n16_s
0.459
0.490
clkdiv/n15_s
0.490
0.521
clkdiv/n14_s
0.521
0.552
clkdiv/n13_s
0.552
0.583
clkdiv/n12_s
0.583
1.009
clkdiv/cnt_22_s0
1.009
=====
HOLD
-0.019
1.040
1.059
clkdiv/n22_s
0.002
0.304
clkdiv/n21_s
0.304
0.335
clkdiv/n20_s
0.335
0.366
clkdiv/n19_s
0.366
0.397
clkdiv/n18_s
0.397
0.428
clkdiv/n17_s
0.428
0.459
clkdiv/n16_s
0.459
0.490
clkdiv/n15_s
0.490
0.521
clkdiv/n14_s
0.521
0.552
clkdiv/n13_s
0.552
0.583
clkdiv/n12_s
0.583
0.614
clkdiv/n11_s
0.614
1.040
clkdiv/cnt_23_s0
1.040
=====
HOLD
0.012
1.071
1.059
clkdiv/n22_s
0.002
0.304
clkdiv/n21_s
0.304
0.335
clkdiv/n20_s
0.335
0.366
clkdiv/n19_s
0.366
0.397
clkdiv/n18_s
0.397
0.428
clkdiv/n17_s
0.428
0.459
clkdiv/n16_s
0.459
0.490
clkdiv/n15_s
0.490
0.521
clkdiv/n14_s
0.521
0.552
clkdiv/n13_s
0.552
0.583
clkdiv/n12_s
0.583
0.614
clkdiv/n11_s
0.614
0.645
clkdiv/n10_s
0.645
1.071
clkdiv/cnt_24_s0
1.071
=====
HOLD
0.043
1.102
1.059
clkdiv/n22_s
0.002
0.304
clkdiv/n21_s
0.304
0.335
clkdiv/n20_s
0.335
0.366
clkdiv/n19_s
0.366
0.397
clkdiv/n18_s
0.397
0.428
clkdiv/n17_s
0.428
0.459
clkdiv/n16_s
0.459
0.490
clkdiv/n15_s
0.490
0.521
clkdiv/n14_s
0.521
0.552
clkdiv/n13_s
0.552
0.583
clkdiv/n12_s
0.583
0.614
clkdiv/n11_s
0.614
0.645
clkdiv/n10_s
0.645
0.676
clkdiv/n9_s
0.676
1.102
clkdiv/cnt_25_s0
1.102
=====
HOLD
0.586
1.645
1.059
debug/UART_TX/n52_s3
1.273
1.645
debug/UART_TX/send_reg_8_s0
1.645
=====
HOLD
0.650
1.709
1.059
debug/Tpulse_s0
1.709
=====
HOLD
0.708
1.737
1.029
clk_24MHz_ibuf
0.000
0.844
debug/UART_TX/send_cnt_7_s0
1.029
1.362
debug/UART_TX/n32_s1
1.365
1.737
debug/UART_TX/send_cnt_7_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_24MHz_ibuf
0.000
0.844
debug/UART_TX/send_cnt_3_s0
1.029
1.362
debug/UART_TX/n36_s1
1.365
1.737
debug/UART_TX/send_cnt_3_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_24MHz_ibuf
0.000
0.844
clkdiv/cnt_0_s0
1.029
1.362
clkdiv/n34_s2
1.365
1.737
clkdiv/cnt_0_s0
1.737
=====
HOLD
0.709
1.738
1.029
clk_24MHz_ibuf
0.000
0.844
debug/UART_TX/send_cnt_2_s0
1.029
1.362
debug/UART_TX/n37_s1
1.366
1.738
debug/UART_TX/send_cnt_2_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_24MHz_ibuf
0.000
0.844
debug/UART_TX/send_cnt_5_s0
1.029
1.362
debug/UART_TX/n34_s1
1.366
1.738
debug/UART_TX/send_cnt_5_s0
1.738
=====
HOLD
0.710
2.254
1.544
microcode/count_0_s0
1.544
1.877
microcode/n10_s1
1.882
2.254
microcode/count_0_s0
2.254
=====
HOLD
0.711
1.740
1.029
clk_24MHz_ibuf
0.000
0.844
debug/UART_TX/send_cnt_0_s0
1.029
1.362
debug/UART_TX/n39_s1
1.368
1.740
debug/UART_TX/send_cnt_0_s0
1.740
=====
HOLD
0.714
1.681
0.967
debug/uart_stage_0_s0
0.967
1.300
debug/n77_s1
1.309
1.681
debug/uart_stage_0_s0
1.681
