---
layout: page
title: "Quartus Block Diagrams: RTL View & Technology Map"
categories: [FPGA, EDA]
day: 44
date: 2025-11-16
---

## ğŸ“Œ Introduction
ç•¶æˆ‘å€‘æ’°å¯«å®ŒRTL codeï¼Œæƒ³å¯è¦–åŒ–ä»¥åŠç¢ºèªç¶œåˆ(Synthesis)æ˜¯å¦ç¬¦åˆé æœŸã€‚æœ‰è¨±å¤šå·¥å…·å¯ä»¥ä½¿ç”¨ï¼Œé€™é‚Šç­†è¨˜ä½¿ç”¨Quartus Primeä¸­çš„RTL Viewerä»¥åŠTechnology Map Viewerã€‚

- **RTL Viewer** â€“ æ ¹æ“šHDL code æè¿°çš„é‚è¼¯ç•«å‡ºBlock Diagram.  
- **Technology Map Viewer** â€“ Technology Mapæ˜¯å·²ç¶“æ ¹æ“šé¸æ“‡çš„Deviceæ‰€æœ‰çš„è³‡æºé€²è¡Œç¶œåˆï¼Œéç¨‹ä¸­ç”¢ç”Ÿçš„é–€ç´šç¶²è¡¨çš„å¯è¦–åŒ–åœ–ã€‚ é¸æ“‡Toolæ™‚æœƒçœ‹åˆ°æœ‰Post Mapping / Post Fitting. Post Mapping ä¸­å·²ç¶“è½‰æ›æˆFPGAé‚è¼¯å–®å…ƒï¼Œä½†é‚„æ²’ä½ˆå±€å¸ƒç·šã€‚ Post Fittingå‰‡æ˜¯å·²ç¶“å®Œæˆä½ˆå±€å¸ƒç·šã€‚

## ğŸ”· RTL View

![alt text](../assets/day44/RTL_View_tool.png)
![alt text](../assets/day44/RTL_Diagram.png)

## ğŸŸ© Technology Map Viewer  
![alt text](../assets/day44/Post_mapping.png)

![alt text](../assets/day44/Post_fitting.png)

## ğŸ“š Reference
* [Intel Quartus Prime â€“ RTL Viewer Documentation  ](https://www.intel.com/content/www/us/en/docs/programmable/683230/18-1/rtl-viewer-overview.html)
* [Intel Quartus Prime â€“ Technology Map Viewer ](https://www.intel.com/content/www/us/en/docs/programmable/683641/21-3/technology-map-viewer-overview.html) 
