// Seed: 1723041098
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  inout id_5;
  input id_4;
  inout id_3;
  output id_2;
  inout id_1;
  always @(*) begin
    id_1 <= 1'b0;
  end
endmodule
