# RISC-V_workshop

ğŸš€ **RISC-V MYTH Workshop Summary**  
This repository documents my learnings and progress from the **"RISC-V based MYTH (Microprocessor for You in Thirty Hours)"** workshop conducted by [VLSI System Design](https://www.vlsisystemdesign.com/riscv-based-myth/).

The 30-hour hands-on workshop provides a beginner-friendly introduction to:

- **RISC-V Architecture:** Instruction formats, registers, memory access, and assembly programming using the open-source RISC-V ISA.
- **TL-Verilog:** High-level hardware design using transaction-level modeling.
- **Processor Design:** Building a 5-stage pipelined processor based on RISC-V ISA.
- **Pipelining Concepts:** Implementing and simulating instruction flow and resolving hazards.

---

## ğŸ“ Repository Structure

```text
MYTH-Workshop/
â”œâ”€â”€ 01_RISC-V_Assembly/         â†’ Learning basic RISC-V instructions and toolchain
â”œâ”€â”€ 02_Memory_and_IO/           â†’ Exploring memory access and interfacing in RISC-V
â”œâ”€â”€ 03_TL-Verilog_Intro/        â†’ Introduction to TL-Verilog syntax and concepts
â”œâ”€â”€ 04_Designing_Core/          â†’ Building a RISC-V processor core step-by-step
â”œâ”€â”€ 05_Pipelining/              â†’ Implementing pipelining and handling hazards
â”œâ”€â”€ 06_Final_Project/           â†’ Integration and testing of the final pipelined CPU
â”œâ”€â”€ images/                     â†’ Architecture diagrams, waveform snapshots, etc.
â”œâ”€â”€ README.md
â””â”€â”€ LICENSE

```


## **ğŸ§  Tools & Platforms Used**
**Makerchip:** Online TL-Verilog development platform  
**TL-Verilog:** Hardware description language for processor design

