<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p755" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_755{left:96px;bottom:47px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t2_755{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_755{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_755{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_755{left:96px;bottom:1031px;letter-spacing:0.19px;}
#t6_755{left:192px;bottom:1031px;letter-spacing:0.23px;word-spacing:-0.31px;}
#t7_755{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.53px;}
#t8_755{left:96px;bottom:974px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t9_755{left:96px;bottom:944px;}
#ta_755{left:124px;bottom:944px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tb_755{left:124px;bottom:916px;}
#tc_755{left:151px;bottom:916px;letter-spacing:0.14px;word-spacing:-0.45px;}
#td_755{left:124px;bottom:889px;}
#te_755{left:151px;bottom:889px;letter-spacing:0.07px;word-spacing:-0.38px;}
#tf_755{left:124px;bottom:861px;}
#tg_755{left:151px;bottom:861px;letter-spacing:0.14px;word-spacing:-0.45px;}
#th_755{left:124px;bottom:834px;}
#ti_755{left:151px;bottom:834px;letter-spacing:0.15px;word-spacing:-0.45px;}
#tj_755{left:96px;bottom:806px;}
#tk_755{left:124px;bottom:806px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tl_755{left:124px;bottom:779px;}
#tm_755{left:151px;bottom:779px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tn_755{left:418px;bottom:779px;}
#to_755{left:423px;bottom:779px;letter-spacing:0.16px;}
#tp_755{left:124px;bottom:751px;}
#tq_755{left:151px;bottom:751px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tr_755{left:408px;bottom:751px;}
#ts_755{left:413px;bottom:751px;letter-spacing:-0.32px;}
#tt_755{left:124px;bottom:724px;}
#tu_755{left:151px;bottom:724px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tv_755{left:421px;bottom:724px;}
#tw_755{left:426px;bottom:724px;letter-spacing:0.19px;}
#tx_755{left:124px;bottom:696px;}
#ty_755{left:151px;bottom:696px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_755{left:691px;bottom:696px;}
#t10_755{left:696px;bottom:696px;letter-spacing:0.16px;}
#t11_755{left:124px;bottom:669px;letter-spacing:0.13px;word-spacing:4.36px;}
#t12_755{left:124px;bottom:647px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t13_755{left:96px;bottom:620px;}
#t14_755{left:124px;bottom:620px;letter-spacing:0.02px;word-spacing:-0.47px;}
#t15_755{left:96px;bottom:585px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t16_755{left:96px;bottom:563px;letter-spacing:0.12px;word-spacing:-0.75px;}
#t17_755{left:96px;bottom:542px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t18_755{left:96px;bottom:520px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t19_755{left:96px;bottom:499px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1a_755{left:96px;bottom:464px;letter-spacing:0.14px;word-spacing:-0.48px;}
#t1b_755{left:96px;bottom:442px;letter-spacing:0.14px;word-spacing:-0.66px;}
#t1c_755{left:96px;bottom:421px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t1d_755{left:96px;bottom:381px;letter-spacing:0.11px;}
#t1e_755{left:147px;bottom:381px;letter-spacing:0.16px;word-spacing:0.02px;}
#t1f_755{left:96px;bottom:346px;letter-spacing:0.05px;word-spacing:-0.35px;}
#t1g_755{left:96px;bottom:325px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t1h_755{left:96px;bottom:288px;letter-spacing:-0.09px;}
#t1i_755{left:157px;bottom:288px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1j_755{left:96px;bottom:253px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1k_755{left:158px;bottom:253px;}
#t1l_755{left:164px;bottom:253px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1m_755{left:96px;bottom:232px;letter-spacing:0.13px;word-spacing:-0.66px;}
#t1n_755{left:96px;bottom:210px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1o_755{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_755{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_755{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_755{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_755{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_755{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_755{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_755{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_755{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s9_755{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.sa_755{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.sb_755{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts755" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg755Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg755" style="-webkit-user-select: none;"><object width="935" height="1210" data="755/755.svg" type="image/svg+xml" id="pdf755" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_755" class="t s1_755">Machine Check Architecture </span><span id="t2_755" class="t s2_755">300 </span>
<span id="t3_755" class="t s3_755">24593—Rev. 3.41—June 2023 </span><span id="t4_755" class="t s3_755">AMD64 Technology </span>
<span id="t5_755" class="t s4_755">9.3 </span><span id="t6_755" class="t s4_755">Machine Check Architecture MSRs </span>
<span id="t7_755" class="t s5_755">The AMD64 Machine-Check Architecture defines the set of model-specific registers (MCA MSRs) </span>
<span id="t8_755" class="t s5_755">used to log and report hardware errors. These registers are: </span>
<span id="t9_755" class="t s6_755">• </span><span id="ta_755" class="t s5_755">Global status and control registers: </span>
<span id="tb_755" class="t s5_755">- </span><span id="tc_755" class="t s5_755">Machine-check global-capabilities register (MCG_CAP) </span>
<span id="td_755" class="t s5_755">- </span><span id="te_755" class="t s5_755">Machine-check global-status register (MCG_STATUS) </span>
<span id="tf_755" class="t s5_755">- </span><span id="tg_755" class="t s5_755">Machine-check global-control register (MCG_CTL) </span>
<span id="th_755" class="t s5_755">- </span><span id="ti_755" class="t s5_755">Machine-check exception configuration register (MCA_INTR_CFG) </span>
<span id="tj_755" class="t s6_755">• </span><span id="tk_755" class="t s5_755">One or more error-reporting register banks, each containing: </span>
<span id="tl_755" class="t s5_755">- </span><span id="tm_755" class="t s5_755">Machine-check control register (MC</span><span id="tn_755" class="t s7_755">i</span><span id="to_755" class="t s5_755">_CTL) </span>
<span id="tp_755" class="t s5_755">- </span><span id="tq_755" class="t s5_755">Machine-check status register (MC</span><span id="tr_755" class="t s7_755">i</span><span id="ts_755" class="t s5_755">_STATUS) </span>
<span id="tt_755" class="t s5_755">- </span><span id="tu_755" class="t s5_755">Machine-check address register (MC</span><span id="tv_755" class="t s7_755">i</span><span id="tw_755" class="t s5_755">_ADDR) </span>
<span id="tx_755" class="t s5_755">- </span><span id="ty_755" class="t s5_755">At least one machine-check miscellaneous error-information register (MC</span><span id="tz_755" class="t s7_755">i</span><span id="t10_755" class="t s5_755">_MISC0) </span>
<span id="t11_755" class="t s5_755">Each error-reporting register bank is associated with a specific processor unit (or group of </span>
<span id="t12_755" class="t s5_755">processor units). </span>
<span id="t13_755" class="t s6_755">• </span><span id="t14_755" class="t s5_755">CPU Watchdog Timer register (CPU_WATCHDOG_TIMER) </span>
<span id="t15_755" class="t s5_755">The error-reporting registers retain their values through a warm reset. (A warm reset occurs while </span>
<span id="t16_755" class="t s5_755">power to the processor is stable. This in contrast to a cold reset, which occurs during the application of </span>
<span id="t17_755" class="t s5_755">power after a period of power loss.) This preservation of error information allows the platform </span>
<span id="t18_755" class="t s5_755">firmware or other system-boot software to recover and report information associated with the error </span>
<span id="t19_755" class="t s5_755">when the processor is forced into a shutdown state. </span>
<span id="t1a_755" class="t s5_755">The RDMSR and WRMSR instructions are used to read and write the machine-check MSRs. See </span>
<span id="t1b_755" class="t s5_755">“Machine-Check MSRs” on page 722 for a listing of the machine-check MSR numbers and their reset </span>
<span id="t1c_755" class="t s5_755">values. The following sections describe each MCA MSR and its function. </span>
<span id="t1d_755" class="t s8_755">9.3.1 </span><span id="t1e_755" class="t s8_755">Global Status and Control Registers </span>
<span id="t1f_755" class="t s5_755">The global status and control MSRs are the MCG_CAP, MCG_STATUS, MCG_CTL and </span>
<span id="t1g_755" class="t s5_755">MCA_INTR_CFG registers. </span>
<span id="t1h_755" class="t s9_755">9.3.1.1 </span><span id="t1i_755" class="t s9_755">Machine-Check Global-Capabilities Register </span>
<span id="t1j_755" class="t s5_755">Figure 9</span><span id="t1k_755" class="t sa_755">-</span><span id="t1l_755" class="t s5_755">1 shows the format of the machine-check global-capabilities register (MCG_CAP). </span>
<span id="t1m_755" class="t s5_755">MCG_CAP is a read-only register that specifies the machine-check mechanism capabilities supported </span>
<span id="t1n_755" class="t s5_755">by the processor implementation. </span>
<span id="t1o_755" class="t sb_755">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
