`timescale 1ns / 1ps

// 8 bit data
// 4 bit wide address for memories and reg file
// 32 bit wide instruction
// 4 bit immediate

module cpu(
    rst,
	 clk,
	 initialize,
	 instruction_initialize_data,
	 instruction_initialize_address
    );
	 
	 	 
     input rst;
	 input clk;
	 input initialize;
	 input [31:0] instruction_initialize_data;
	 input [31:0] instruction_initialize_address;
	 wire [31:0] PC_out;
	 wire [31:0] instruction;
	 wire [31:0] instruction_mem_out;
	 assign instruction = (initialize) ? 32'hFFFF_FFFF : instruction_mem_out;
     InstrMem InstructionMemory (instruction_mem_out , instruction_initialize_data  , (initialize) ? instruction_initialize_address : PC_out , initialize , clk);
	
	
	
	 wire [1:0] ALUOp;
	 wire MemRead;
	 wire MemtoReg;
	 wire RegDst;
	 wire Branch; 
     wire branch_ne;
	 wire ALUSrc;
	 wire MemWrite;
	 wire RegWrite;
     wire jump;
     wire lui_select;
  control Control(instruction [31:26], ALUOp, MemRead, MemtoReg, RegDst, Branch, branch_ne, ALUSrc, MemWrite, RegWrite, jump, lui_select); 
	 
	 
	 
	 wire           [31:0]            write_data;
     wire           [4:0]             write_register;
     wire		    [31:0]            read_data_1, read_data_2;
	 wire		    [31:0]            ALUOut, MemOut;
	
	 mux #(5) Write_Reg_MUX (RegDst, instruction[20:16], instruction[15:11], write_register);
	 wire [31:0] write_data_2;
	 nbit_register_file Register_File(write_data_2, read_data_1, read_data_2, instruction[25:21] , instruction[20:16], write_register, RegWrite, clk);
    
	 
	 
	 wire [31:0] immediate;
    sign_extend Sign_Extend( instruction[15:0], immediate);
	 
	 
	 
	 wire [31:0] ALU_input_2;
     wire zero_flag;
     wire not_zero_flag;
	 wire [2:0] ALU_function;
	 mux #(32) ALU_Input_2_Mux (ALUSrc, read_data_2, immediate, ALU_input_2);
	 ALU_control ALU_Control(instruction[5:0], ALUOp, ALU_function);
     ALU ALU(read_data_1, ALU_input_2, ALU_function, ALUOut, zero_flag, not_zero_flag);
	 
	 
	 Memory Data_Memory(ALUOut, read_data_2, MemOut, MemRead, MemWrite, clk);

// mux between data memory and write data in reg file
   mux #(32) ALU_Mem_Select_MUX (MemtoReg, ALUOut, MemOut, write_data);	 
	 
	 wire [31:0] PC_jump_mux;
	 wire [31:0] PC_in;
	 PC Program_Counter(PC_out, PC_jump_mux, clk, rst);
	 
	 wire [31:0] PC_plus_4;
	 Adder #(32) PC_Increment_Adder (PC_out, 32'd4, PC_plus_4);


	 wire [31:0] Branch_target_address;
	 wire [31:0] immediate_x_4;
	 shift_left_2 #(32) Shift_Left_Two (immediate, immediate_x_4);
	 Adder #(32) Branch_Target_Adder (PC_plus_4, immediate_x_4, Branch_target_address);
	 
	 
	 wire PCSrc;
     wire pcsrc_bne;
	 and Branch_And (PCSrc, Branch, zero_flag);
     and BNE_And (pcsrc_bne, branch_ne, not_zero_flag);  
     wire pcsrc_mux_en;
     or Branch_or (pcsrc_mux_en, PCSrc, pcsrc_bne);
	 mux #(32) PC_Input_MUX (pcsrc_mux_en, PC_plus_4, Branch_target_address, PC_in);
   
     wire [27:0] shifted_immediate;
     shift_left shift_immediate_left (instruction [25:0], shifted_immediate);
     wire [31:0] new_jump_instr;
     jump_PC PC_jump (PC_plus_4[31:28], shifted_immediate, new_jump_instr);
     jump_mux mux_jump (new_jump_instr, PC_in, jump, PC_jump_mux);
 
	 wire [31:0] loaded_ui; 
	
         load_upper_i upperimm(instruction[15:0], loaded_ui);     
         mux_lui lui_mux (write_data, loaded_ui, lui_select, write_data_2); 
     
	 
	 
	 							 
endmodule

