
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab12/CS21_Lab12_SCP/CS21_Lab12_SCP.srcs/utils_1/imports/synth_1/testbench.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab12/CS21_Lab12_SCP/CS21_Lab12_SCP.srcs/utils_1/imports/synth_1/testbench.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7728
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 834.715 ; gain = 408.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab12/CS 21 Lab 12 SystemVerilog Files/top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab12/CS 21 Lab 12 SystemVerilog Files/mips.sv:2]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab12/CS 21 Lab 12 SystemVerilog Files/controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab12/CS 21 Lab 12 SystemVerilog Files/maindec.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (0#1) [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab12/CS 21 Lab 12 SystemVerilog Files/maindec.sv:2]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab11/src/aludec.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (0#1) [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab11/src/aludec.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab12/CS 21 Lab 12 SystemVerilog Files/controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab11/src/datapath.sv:3]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/flopr.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/flopr.sv:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/adder.sv:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/adder.sv:3]
WARNING: [Synth 8-7071] port 'cout' of module 'adder' is unconnected for instance 'pcadd1' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab11/src/datapath.sv:22]
WARNING: [Synth 8-7023] instance 'pcadd1' of module 'adder' has 5 connections declared, but only 4 given [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab11/src/datapath.sv:22]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/sl2.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (0#1) [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/sl2.sv:1]
WARNING: [Synth 8-7071] port 'cout' of module 'adder' is unconnected for instance 'pcadd2' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab11/src/datapath.sv:24]
WARNING: [Synth 8-7023] instance 'pcadd2' of module 'adder' has 5 connections declared, but only 4 given [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab11/src/datapath.sv:24]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/mux2.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/mux2.sv:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/regfile.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/regfile.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/mux2.sv:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/mux2.sv:1]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/signext.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'signext' (0#1) [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/signext.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab10/CS21_Lab10_voltin/CS21_Lab10_voltin.srcs/sources_1/new/alu.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab10/CS21_Lab10_voltin/CS21_Lab10_voltin.srcs/sources_1/new/alu.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab11/src/datapath.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mips' (0#1) [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab12/CS 21 Lab 12 SystemVerilog Files/mips.sv:2]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab11/src/imem.sv:2]
INFO: [Synth 8-3876] $readmem data file 'memfile.mem' is read successfully [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab11/src/imem.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'imem' (0#1) [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab11/src/imem.sv:2]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab12/CS 21 Lab 12 SystemVerilog Files/dmem.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab12/CS 21 Lab 12 SystemVerilog Files/dmem.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab12/CS 21 Lab 12 SystemVerilog Files/top.sv:2]
WARNING: [Synth 8-7129] Port a[31] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[29] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[28] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[27] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[26] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[25] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[24] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[23] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[22] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[21] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[20] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[19] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[18] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[17] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[16] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[15] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[14] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[13] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[12] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[11] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[10] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[9] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[8] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[31] in module sl2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module sl2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[30] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module datapath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 925.082 ; gain = 498.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 925.082 ; gain = 498.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 925.082 ; gain = 498.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab12/CS21_Lab12_SCP/CS21_Lab12_SCP.srcs/utils_1/imports/synth_1/testbench.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 925.082 ; gain = 498.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 925.082 ; gain = 498.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 925.082 ; gain = 498.754
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 1     
	  65 Input   32 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1106.523 ; gain = 680.195
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1106.523 ; gain = 680.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1106.523 ; gain = 680.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1106.523 ; gain = 680.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1106.523 ; gain = 680.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1106.523 ; gain = 680.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1106.523 ; gain = 680.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1106.523 ; gain = 680.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1106.523 ; gain = 680.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    65|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    65|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1106.523 ; gain = 680.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1106.523 ; gain = 680.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1106.523 ; gain = 680.195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1111.441 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1215.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2594ff75
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 39 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 1215.375 ; gain = 795.875
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab12/CS21_Lab12_SCP/CS21_Lab12_SCP.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 11:13:53 2023...
