ARM GAS  /tmp/cclJm0Av.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32f7xx_it.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.NMI_Handler,"ax",%progbits
  17              		.align	1
  18              		.global	NMI_Handler
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	NMI_Handler:
  25              	.LFB138:
  26              		.file 1 "Src/stm32f7xx_it.c"
   1:Src/stm32f7xx_it.c **** /**
   2:Src/stm32f7xx_it.c ****   ******************************************************************************
   3:Src/stm32f7xx_it.c ****   * @file    stm32f7xx_it.c
   4:Src/stm32f7xx_it.c ****   * @brief   Interrupt Service Routines.
   5:Src/stm32f7xx_it.c ****   ******************************************************************************
   6:Src/stm32f7xx_it.c ****   *
   7:Src/stm32f7xx_it.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
   8:Src/stm32f7xx_it.c ****   *
   9:Src/stm32f7xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  10:Src/stm32f7xx_it.c ****   * are permitted provided that the following conditions are met:
  11:Src/stm32f7xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  12:Src/stm32f7xx_it.c ****   *      this list of conditions and the following disclaimer.
  13:Src/stm32f7xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  14:Src/stm32f7xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  15:Src/stm32f7xx_it.c ****   *      and/or other materials provided with the distribution.
  16:Src/stm32f7xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  17:Src/stm32f7xx_it.c ****   *      may be used to endorse or promote products derived from this software
  18:Src/stm32f7xx_it.c ****   *      without specific prior written permission.
  19:Src/stm32f7xx_it.c ****   *
  20:Src/stm32f7xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:Src/stm32f7xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:Src/stm32f7xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23:Src/stm32f7xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24:Src/stm32f7xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  25:Src/stm32f7xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26:Src/stm32f7xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27:Src/stm32f7xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28:Src/stm32f7xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29:Src/stm32f7xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:Src/stm32f7xx_it.c ****   *
  31:Src/stm32f7xx_it.c ****   ******************************************************************************
  32:Src/stm32f7xx_it.c ****   */
ARM GAS  /tmp/cclJm0Av.s 			page 2


  33:Src/stm32f7xx_it.c **** /* Includes ------------------------------------------------------------------*/
  34:Src/stm32f7xx_it.c **** #include "stm32f7xx_hal.h"
  35:Src/stm32f7xx_it.c **** #include "stm32f7xx.h"
  36:Src/stm32f7xx_it.c **** #include "stm32f7xx_it.h"
  37:Src/stm32f7xx_it.c **** 
  38:Src/stm32f7xx_it.c **** /* USER CODE BEGIN 0 */
  39:Src/stm32f7xx_it.c **** 
  40:Src/stm32f7xx_it.c **** /* USER CODE END 0 */
  41:Src/stm32f7xx_it.c **** 
  42:Src/stm32f7xx_it.c **** /* External variables --------------------------------------------------------*/
  43:Src/stm32f7xx_it.c **** 
  44:Src/stm32f7xx_it.c **** /******************************************************************************/
  45:Src/stm32f7xx_it.c **** /*            Cortex-M7 Processor Interruption and Exception Handlers         */ 
  46:Src/stm32f7xx_it.c **** /******************************************************************************/
  47:Src/stm32f7xx_it.c **** 
  48:Src/stm32f7xx_it.c **** /**
  49:Src/stm32f7xx_it.c **** * @brief This function handles Non maskable interrupt.
  50:Src/stm32f7xx_it.c **** */
  51:Src/stm32f7xx_it.c **** void NMI_Handler(void)
  52:Src/stm32f7xx_it.c **** {
  27              		.loc 1 52 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  53:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  54:Src/stm32f7xx_it.c **** 
  55:Src/stm32f7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  56:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  57:Src/stm32f7xx_it.c **** 
  58:Src/stm32f7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  59:Src/stm32f7xx_it.c **** }
  32              		.loc 1 59 0
  33 0000 7047     		bx	lr
  34              		.cfi_endproc
  35              	.LFE138:
  37              		.section	.text.HardFault_Handler,"ax",%progbits
  38              		.align	1
  39              		.global	HardFault_Handler
  40              		.syntax unified
  41              		.thumb
  42              		.thumb_func
  43              		.fpu fpv5-d16
  45              	HardFault_Handler:
  46              	.LFB139:
  60:Src/stm32f7xx_it.c **** 
  61:Src/stm32f7xx_it.c **** /**
  62:Src/stm32f7xx_it.c **** * @brief This function handles Hard fault interrupt.
  63:Src/stm32f7xx_it.c **** */
  64:Src/stm32f7xx_it.c **** void HardFault_Handler(void)
  65:Src/stm32f7xx_it.c **** {
  47              		.loc 1 65 0
  48              		.cfi_startproc
  49              		@ Volatile: function does not return.
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 0, uses_anonymous_args = 0
  52              		@ link register save eliminated.
ARM GAS  /tmp/cclJm0Av.s 			page 3


  53              	.L3:
  54 0000 FEE7     		b	.L3
  55              		.cfi_endproc
  56              	.LFE139:
  58              		.section	.text.MemManage_Handler,"ax",%progbits
  59              		.align	1
  60              		.global	MemManage_Handler
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  64              		.fpu fpv5-d16
  66              	MemManage_Handler:
  67              	.LFB140:
  66:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  67:Src/stm32f7xx_it.c **** 
  68:Src/stm32f7xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  69:Src/stm32f7xx_it.c ****   while (1)
  70:Src/stm32f7xx_it.c ****   {
  71:Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  72:Src/stm32f7xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  73:Src/stm32f7xx_it.c ****   }
  74:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 1 */
  75:Src/stm32f7xx_it.c **** 
  76:Src/stm32f7xx_it.c ****   /* USER CODE END HardFault_IRQn 1 */
  77:Src/stm32f7xx_it.c **** }
  78:Src/stm32f7xx_it.c **** 
  79:Src/stm32f7xx_it.c **** /**
  80:Src/stm32f7xx_it.c **** * @brief This function handles Memory management fault.
  81:Src/stm32f7xx_it.c **** */
  82:Src/stm32f7xx_it.c **** void MemManage_Handler(void)
  83:Src/stm32f7xx_it.c **** {
  68              		.loc 1 83 0
  69              		.cfi_startproc
  70              		@ Volatile: function does not return.
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 0, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  74              	.L5:
  75 0000 FEE7     		b	.L5
  76              		.cfi_endproc
  77              	.LFE140:
  79              		.section	.text.BusFault_Handler,"ax",%progbits
  80              		.align	1
  81              		.global	BusFault_Handler
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  85              		.fpu fpv5-d16
  87              	BusFault_Handler:
  88              	.LFB141:
  84:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  85:Src/stm32f7xx_it.c **** 
  86:Src/stm32f7xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
  87:Src/stm32f7xx_it.c ****   while (1)
  88:Src/stm32f7xx_it.c ****   {
  89:Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  90:Src/stm32f7xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
ARM GAS  /tmp/cclJm0Av.s 			page 4


  91:Src/stm32f7xx_it.c ****   }
  92:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 1 */
  93:Src/stm32f7xx_it.c **** 
  94:Src/stm32f7xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 1 */
  95:Src/stm32f7xx_it.c **** }
  96:Src/stm32f7xx_it.c **** 
  97:Src/stm32f7xx_it.c **** /**
  98:Src/stm32f7xx_it.c **** * @brief This function handles Pre-fetch fault, memory access fault.
  99:Src/stm32f7xx_it.c **** */
 100:Src/stm32f7xx_it.c **** void BusFault_Handler(void)
 101:Src/stm32f7xx_it.c **** {
  89              		.loc 1 101 0
  90              		.cfi_startproc
  91              		@ Volatile: function does not return.
  92              		@ args = 0, pretend = 0, frame = 0
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  95              	.L7:
  96 0000 FEE7     		b	.L7
  97              		.cfi_endproc
  98              	.LFE141:
 100              		.section	.text.UsageFault_Handler,"ax",%progbits
 101              		.align	1
 102              		.global	UsageFault_Handler
 103              		.syntax unified
 104              		.thumb
 105              		.thumb_func
 106              		.fpu fpv5-d16
 108              	UsageFault_Handler:
 109              	.LFB142:
 102:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 103:Src/stm32f7xx_it.c **** 
 104:Src/stm32f7xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 105:Src/stm32f7xx_it.c ****   while (1)
 106:Src/stm32f7xx_it.c ****   {
 107:Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 108:Src/stm32f7xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 109:Src/stm32f7xx_it.c ****   }
 110:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 1 */
 111:Src/stm32f7xx_it.c **** 
 112:Src/stm32f7xx_it.c ****   /* USER CODE END BusFault_IRQn 1 */
 113:Src/stm32f7xx_it.c **** }
 114:Src/stm32f7xx_it.c **** 
 115:Src/stm32f7xx_it.c **** /**
 116:Src/stm32f7xx_it.c **** * @brief This function handles Undefined instruction or illegal state.
 117:Src/stm32f7xx_it.c **** */
 118:Src/stm32f7xx_it.c **** void UsageFault_Handler(void)
 119:Src/stm32f7xx_it.c **** {
 110              		.loc 1 119 0
 111              		.cfi_startproc
 112              		@ Volatile: function does not return.
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115              		@ link register save eliminated.
 116              	.L9:
 117 0000 FEE7     		b	.L9
 118              		.cfi_endproc
ARM GAS  /tmp/cclJm0Av.s 			page 5


 119              	.LFE142:
 121              		.section	.text.SVC_Handler,"ax",%progbits
 122              		.align	1
 123              		.global	SVC_Handler
 124              		.syntax unified
 125              		.thumb
 126              		.thumb_func
 127              		.fpu fpv5-d16
 129              	SVC_Handler:
 130              	.LFB143:
 120:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 121:Src/stm32f7xx_it.c **** 
 122:Src/stm32f7xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 123:Src/stm32f7xx_it.c ****   while (1)
 124:Src/stm32f7xx_it.c ****   {
 125:Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 126:Src/stm32f7xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 127:Src/stm32f7xx_it.c ****   }
 128:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 1 */
 129:Src/stm32f7xx_it.c **** 
 130:Src/stm32f7xx_it.c ****   /* USER CODE END UsageFault_IRQn 1 */
 131:Src/stm32f7xx_it.c **** }
 132:Src/stm32f7xx_it.c **** 
 133:Src/stm32f7xx_it.c **** /**
 134:Src/stm32f7xx_it.c **** * @brief This function handles System service call via SWI instruction.
 135:Src/stm32f7xx_it.c **** */
 136:Src/stm32f7xx_it.c **** void SVC_Handler(void)
 137:Src/stm32f7xx_it.c **** {
 131              		.loc 1 137 0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 0
 134              		@ frame_needed = 0, uses_anonymous_args = 0
 135              		@ link register save eliminated.
 138:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 139:Src/stm32f7xx_it.c **** 
 140:Src/stm32f7xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 141:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 142:Src/stm32f7xx_it.c **** 
 143:Src/stm32f7xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 144:Src/stm32f7xx_it.c **** }
 136              		.loc 1 144 0
 137 0000 7047     		bx	lr
 138              		.cfi_endproc
 139              	.LFE143:
 141              		.section	.text.DebugMon_Handler,"ax",%progbits
 142              		.align	1
 143              		.global	DebugMon_Handler
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 147              		.fpu fpv5-d16
 149              	DebugMon_Handler:
 150              	.LFB144:
 145:Src/stm32f7xx_it.c **** 
 146:Src/stm32f7xx_it.c **** /**
 147:Src/stm32f7xx_it.c **** * @brief This function handles Debug monitor.
 148:Src/stm32f7xx_it.c **** */
ARM GAS  /tmp/cclJm0Av.s 			page 6


 149:Src/stm32f7xx_it.c **** void DebugMon_Handler(void)
 150:Src/stm32f7xx_it.c **** {
 151              		.loc 1 150 0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 0
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		@ link register save eliminated.
 151:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 152:Src/stm32f7xx_it.c **** 
 153:Src/stm32f7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 154:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 155:Src/stm32f7xx_it.c **** 
 156:Src/stm32f7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 157:Src/stm32f7xx_it.c **** }
 156              		.loc 1 157 0
 157 0000 7047     		bx	lr
 158              		.cfi_endproc
 159              	.LFE144:
 161              		.section	.text.PendSV_Handler,"ax",%progbits
 162              		.align	1
 163              		.global	PendSV_Handler
 164              		.syntax unified
 165              		.thumb
 166              		.thumb_func
 167              		.fpu fpv5-d16
 169              	PendSV_Handler:
 170              	.LFB145:
 158:Src/stm32f7xx_it.c **** 
 159:Src/stm32f7xx_it.c **** /**
 160:Src/stm32f7xx_it.c **** * @brief This function handles Pendable request for system service.
 161:Src/stm32f7xx_it.c **** */
 162:Src/stm32f7xx_it.c **** void PendSV_Handler(void)
 163:Src/stm32f7xx_it.c **** {
 171              		.loc 1 163 0
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 0
 174              		@ frame_needed = 0, uses_anonymous_args = 0
 175              		@ link register save eliminated.
 164:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 165:Src/stm32f7xx_it.c **** 
 166:Src/stm32f7xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 167:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 168:Src/stm32f7xx_it.c **** 
 169:Src/stm32f7xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 170:Src/stm32f7xx_it.c **** }
 176              		.loc 1 170 0
 177 0000 7047     		bx	lr
 178              		.cfi_endproc
 179              	.LFE145:
 181              		.section	.text.SysTick_Handler,"ax",%progbits
 182              		.align	1
 183              		.global	SysTick_Handler
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 187              		.fpu fpv5-d16
 189              	SysTick_Handler:
ARM GAS  /tmp/cclJm0Av.s 			page 7


 190              	.LFB146:
 171:Src/stm32f7xx_it.c **** 
 172:Src/stm32f7xx_it.c **** /**
 173:Src/stm32f7xx_it.c **** * @brief This function handles System tick timer.
 174:Src/stm32f7xx_it.c **** */
 175:Src/stm32f7xx_it.c **** void SysTick_Handler(void)
 176:Src/stm32f7xx_it.c **** {
 191              		.loc 1 176 0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195 0000 08B5     		push	{r3, lr}
 196              	.LCFI0:
 197              		.cfi_def_cfa_offset 8
 198              		.cfi_offset 3, -8
 199              		.cfi_offset 14, -4
 177:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 178:Src/stm32f7xx_it.c **** 
 179:Src/stm32f7xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 180:Src/stm32f7xx_it.c ****   HAL_IncTick();
 200              		.loc 1 180 0
 201 0002 FFF7FEFF 		bl	HAL_IncTick
 202              	.LVL0:
 181:Src/stm32f7xx_it.c ****   HAL_SYSTICK_IRQHandler();
 203              		.loc 1 181 0
 204 0006 FFF7FEFF 		bl	HAL_SYSTICK_IRQHandler
 205              	.LVL1:
 182:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 183:Src/stm32f7xx_it.c **** 
 184:Src/stm32f7xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 185:Src/stm32f7xx_it.c **** }
 206              		.loc 1 185 0
 207 000a 08BD     		pop	{r3, pc}
 208              		.cfi_endproc
 209              	.LFE146:
 211              		.text
 212              	.Letext0:
 213              		.file 2 "/home/marina/Documents/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/machine/_d
 214              		.file 3 "/home/marina/Documents/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_stdin
 215              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 216              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 217              		.file 6 "/home/marina/Documents/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/lock.h
 218              		.file 7 "/home/marina/Documents/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_types
 219              		.file 8 "/home/marina/Documents/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/incl
 220              		.file 9 "/home/marina/Documents/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/reent.
 221              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 222              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
ARM GAS  /tmp/cclJm0Av.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f7xx_it.c
     /tmp/cclJm0Av.s:17     .text.NMI_Handler:0000000000000000 $t
     /tmp/cclJm0Av.s:24     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/cclJm0Av.s:38     .text.HardFault_Handler:0000000000000000 $t
     /tmp/cclJm0Av.s:45     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/cclJm0Av.s:59     .text.MemManage_Handler:0000000000000000 $t
     /tmp/cclJm0Av.s:66     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/cclJm0Av.s:80     .text.BusFault_Handler:0000000000000000 $t
     /tmp/cclJm0Av.s:87     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/cclJm0Av.s:101    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/cclJm0Av.s:108    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/cclJm0Av.s:122    .text.SVC_Handler:0000000000000000 $t
     /tmp/cclJm0Av.s:129    .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/cclJm0Av.s:142    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/cclJm0Av.s:149    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/cclJm0Av.s:162    .text.PendSV_Handler:0000000000000000 $t
     /tmp/cclJm0Av.s:169    .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/cclJm0Av.s:182    .text.SysTick_Handler:0000000000000000 $t
     /tmp/cclJm0Av.s:189    .text.SysTick_Handler:0000000000000000 SysTick_Handler

UNDEFINED SYMBOLS
HAL_IncTick
HAL_SYSTICK_IRQHandler
