

================================================================
== Vivado HLS Report for 'crc32_partial'
================================================================
* Date:           Sun May 24 04:25:23 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.509|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %data) nounwind, !map !35"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %len) nounwind, !map !41"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %crc) nounwind, !map !47"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !51"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @crc32_partial_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%crc_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %crc) nounwind" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:19]   --->   Operation 8 'read' 'crc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%len_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %len) nounwind" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:19]   --->   Operation 9 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %len_read, i32 5, i32 31)" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:25]   --->   Operation 10 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x = sext i27 %trunc_ln to i32" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:25]   --->   Operation 11 'sext' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.06ns)   --->   "br label %1" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:25]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.50>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_0 = phi i32 [ %crc_read, %0 ], [ 0, %2 ]" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:19]   --->   Operation 13 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%x_0 = phi i32 [ %x, %0 ], [ %x_1, %2 ]"   --->   Operation 14 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.54ns)   --->   "%icmp_ln25 = icmp sgt i32 %x_0, 0" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:25]   --->   Operation 15 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %2, label %._crit_edge" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:25]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%x_1 = add nsw i32 %x_0, -1" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:25]   --->   Operation 17 'add' 'x_1' <Predicate = (icmp_ln25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br label %1" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:25]   --->   Operation 18 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %len_read, i32 4)" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:30]   --->   Operation 19 'bitselect' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %len_read, i32 3)" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:34]   --->   Operation 20 'bitselect' 'tmp_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %len_read, i32 2)" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:39]   --->   Operation 21 'bitselect' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.61ns)   --->   "%or_ln39 = or i1 %tmp_2, %tmp_1" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:39]   --->   Operation 22 'or' 'or_ln39' <Predicate = (!icmp_ln25)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%select_ln39_1 = select i1 %or_ln39, i32 0, i32 0" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:39]   --->   Operation 23 'select' 'select_ln39_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%or_ln39_1 = or i1 %or_ln39, %tmp" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:39]   --->   Operation 24 'or' 'or_ln39_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.63ns) (out node of the LUT)   --->   "%select_ln39 = select i1 %or_ln39_1, i32 %select_ln39_1, i32 %p_0" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:39]   --->   Operation 25 'select' 'select_ln39' <Predicate = (!icmp_ln25)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %len_read, i32 1)" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:49]   --->   Operation 26 'bitselect' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%crc_assign = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %select_ln39, i32 16, i32 31)" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:50]   --->   Operation 27 'partselect' 'crc_assign' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i16 %crc_assign to i32" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:50]   --->   Operation 28 'zext' 'zext_ln50' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.63ns)   --->   "%select_ln49 = select i1 %tmp_3, i32 %zext_ln50, i32 %select_ln39" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:49]   --->   Operation 29 'select' 'select_ln49' <Predicate = (!icmp_ln25)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %len_read to i1" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:54]   --->   Operation 30 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%crc_assign_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %select_ln49, i32 8, i32 31)" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:55]   --->   Operation 31 'partselect' 'crc_assign_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i24 %crc_assign_2 to i32" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:55]   --->   Operation 32 'zext' 'zext_ln55' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.63ns)   --->   "%select_ln54 = select i1 %trunc_ln54, i32 %zext_ln55, i32 %select_ln49" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:54]   --->   Operation 33 'select' 'select_ln54' <Predicate = (!icmp_ln25)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret i32 %select_ln54" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:57]   --->   Operation 34 'ret' <Predicate = (!icmp_ln25)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_0', extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:19) with incoming values : ('crc', extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:19) [15]  (1.06 ns)

 <State 2>: 2.51ns
The critical path consists of the following:
	'or' operation ('or_ln39', extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:39) [26]  (0.616 ns)
	'or' operation ('or_ln39_1', extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:39) [28]  (0 ns)
	'select' operation ('select_ln39', extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:39) [29]  (0.631 ns)
	'select' operation ('crc', extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:49) [33]  (0.631 ns)
	'select' operation ('select_ln54', extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:54) [37]  (0.631 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
