v 20130925 2
C 35800 53400 1 0 0 vcc-1.sym
C 35900 52200 1 0 0 gnd-1.sym
C 36200 53400 1 90 1 voltage-3.sym
{
T 35500 53200 5 8 0 0 270 2 1
device=VOLTAGE_SOURCE
T 36200 53200 5 10 1 1 0 2 1
refdes=V1
}
C 36900 53400 1 270 0 resistor-1.sym
{
T 37300 53100 5 10 0 0 270 0 1
device=RESISTOR
T 37150 53050 5 10 1 1 0 0 1
refdes=R1
}
N 36000 53400 37000 53400 4
N 36000 52500 37000 52500 4
L 35600 53200 35600 53900 3 0 0 0 -1 -1
L 35600 53900 37200 53900 3 0 0 0 -1 -1
L 37200 53900 37200 53500 3 0 0 0 -1 -1
L 37200 53500 37300 53700 3 0 0 0 -1 -1
L 37200 53500 37100 53700 3 0 0 0 -1 -1
T 35350 53950 9 10 1 0 0 0 1
Conventional Current Flow
C 38900 53900 1 0 0 in-1.sym
{
T 38900 54200 5 10 0 0 0 0 1
device=INPUT
T 39000 54050 5 10 1 1 0 0 1
refdes=Vin
}
C 39500 53000 1 0 0 out-1.sym
{
T 39500 53300 5 10 0 0 0 0 1
device=OUTPUT
T 39600 53150 5 10 1 1 0 0 1
refdes=Vout
}
C 39400 51900 1 0 0 gnd-1.sym
C 39400 54000 1 270 0 resistor-1.sym
{
T 39800 53700 5 10 0 0 270 0 1
device=RESISTOR
T 39650 53650 5 10 1 1 0 0 1
refdes=R1
}
C 39400 53100 1 270 0 resistor-1.sym
{
T 39800 52800 5 10 0 0 270 0 1
device=RESISTOR
T 39650 52750 5 10 1 1 0 0 1
refdes=R2
}
C 41400 53900 1 0 0 in-1.sym
{
T 41400 54200 5 10 0 0 0 0 1
device=INPUT
T 41500 54050 5 10 1 1 0 0 1
refdes=Vin
}
C 42000 53000 1 0 0 out-1.sym
{
T 42000 53300 5 10 0 0 0 0 1
device=OUTPUT
T 42100 53150 5 10 1 1 0 0 1
refdes=Vout
}
C 41900 51900 1 0 0 gnd-1.sym
C 41900 54000 1 270 0 resistor-1.sym
{
T 42300 53700 5 10 0 0 270 0 1
device=RESISTOR
T 42150 53650 5 10 1 1 0 0 1
refdes=R1
}
C 41800 53100 1 270 0 capacitor-1.sym
{
T 42500 52900 5 10 0 0 270 0 1
device=CAPACITOR
T 42050 52750 5 10 1 1 0 0 1
refdes=C1
T 42700 52900 5 10 0 0 270 0 1
symversion=0.1
}
C 44350 53400 1 90 1 inductor-1.sym
{
T 43850 53200 5 10 0 0 270 2 1
device=INDUCTOR
T 44500 53050 5 10 1 1 0 6 1
refdes=L1
T 43650 53200 5 10 0 0 270 2 1
symversion=0.1
}
C 44800 53400 1 270 0 capacitor-1.sym
{
T 45500 53200 5 10 0 0 270 0 1
device=CAPACITOR
T 45050 53050 5 10 1 1 0 0 1
refdes=C1
T 45700 53200 5 10 0 0 270 0 1
symversion=0.1
}
N 44250 53400 45000 53400 4
N 44250 52500 45000 52500 4
L 45200 53400 45300 53600 3 0 0 0 -1 -1
L 45200 53400 45100 53600 3 0 0 0 -1 -1
L 44100 53400 44200 53600 3 0 0 0 -1 -1
L 44100 53400 44000 53600 3 0 0 0 -1 -1
L 44100 53400 44100 53700 3 0 0 0 -1 -1
L 44100 53700 45200 53700 3 0 0 0 -1 -1
L 45200 53700 45200 53400 3 0 0 0 -1 -1
C 36800 50300 1 0 1 switcap-switch-1.sym
{
T 36700 50700 5 10 0 0 0 6 1
device=SWITCAP-switch
T 36300 50600 5 10 1 1 0 6 1
refdes=S1
}
L 36500 50900 36600 50900 3 0 0 0 -1 -1
L 36500 50900 36500 50800 3 0 0 0 -1 -1
L 36800 50600 36800 50700 3 0 0 0 -1 -1
L 36800 50600 36700 50600 3 0 0 0 -1 -1
L 36800 50600 36500 50900 3 0 0 0 -1 -1
L 36650 50850 36650 50650 3 0 0 0 -1 -1
L 36750 50750 36550 50750 3 0 0 0 -1 -1
L 36575 50675 36725 50825 3 0 0 0 -1 -1
T 36900 50500 9 10 1 0 0 0 3
Arc (spark) when
switch opened.

C 36200 50500 1 90 1 voltage-3.sym
{
T 35500 50300 5 8 0 0 270 2 1
device=VOLTAGE_SOURCE
T 36200 50300 5 10 1 1 0 2 1
refdes=V1
}
C 36900 49700 1 180 0 resistor-1.sym
{
T 36600 49300 5 10 0 0 180 0 1
device=RESISTOR
T 36550 49350 5 10 1 1 0 0 1
refdes=R1
}
C 37000 50500 1 90 1 inductor-1.sym
{
T 36500 50300 5 10 0 0 270 2 1
device=INDUCTOR
T 37150 50150 5 10 1 1 0 6 1
refdes=L1
T 36300 50300 5 10 0 0 270 2 1
symversion=0.1
}
N 36800 50500 36900 50500 4
L 37300 49600 37300 50400 3 0 0 0 -1 -1
L 37300 49600 37200 49800 3 0 0 0 -1 -1
L 37300 49600 37400 49800 3 0 0 0 -1 -1
T 37500 49500 9 10 1 0 0 0 5
Inductor Current
(when switch closed)

High Voltage
(when switch open)
C 41500 49900 1 0 0 transformer-1.sym
{
T 41900 51100 5 10 1 1 0 0 1
refdes=T1
T 41800 51200 5 10 0 0 0 0 1
device=transformer
}
C 40800 50000 1 270 1 voltage-1.sym
{
T 41300 50100 5 10 0 0 90 2 1
device=VOLTAGE_SOURCE
T 41400 50600 5 10 1 1 180 2 1
refdes=V1
}
N 41500 51000 41000 51000 4
N 41000 51000 41000 50900 4
N 41500 50000 41000 50000 4
C 40900 49700 1 0 0 gnd-1.sym
C 42900 51000 1 270 0 resistor-1.sym
{
T 43300 50700 5 10 0 0 270 0 1
device=RESISTOR
T 43150 50650 5 10 1 1 0 0 1
refdes=R1
}
N 43000 50100 43000 50000 4
T 41200 49700 9 10 1 0 0 0 1
Ground may be isolated.
T 40900 51300 9 10 1 0 0 0 1
Voltage may be transformed.
C 36400 47000 1 0 0 npn-3.sym
{
T 37300 47500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 37200 47700 5 10 1 1 0 0 1
refdes=Q1
}
C 36800 48000 1 0 0 vcc-1.sym
C 36900 45800 1 0 0 gnd-1.sym
C 36900 47000 1 270 0 resistor-1.sym
{
T 37300 46700 5 10 0 0 270 0 1
device=RESISTOR
T 37150 46650 5 10 1 1 0 0 1
refdes=Re
}
C 35800 47400 1 0 0 in-1.sym
{
T 35800 47700 5 10 0 0 0 0 1
device=INPUT
T 35900 47550 5 10 1 1 0 0 1
refdes=Vin
}
C 37000 46900 1 0 0 out-1.sym
{
T 37000 47200 5 10 0 0 0 0 1
device=OUTPUT
T 37100 47050 5 10 1 1 0 0 1
refdes=Vout
}
C 39400 47000 1 0 0 npn-3.sym
{
T 40300 47500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 40200 47700 5 10 1 1 0 0 1
refdes=Q1
}
C 39800 48900 1 0 0 vcc-1.sym
C 39900 45800 1 0 0 gnd-1.sym
C 39900 47000 1 270 0 resistor-1.sym
{
T 40300 46700 5 10 0 0 270 0 1
device=RESISTOR
T 40150 46650 5 10 1 1 0 0 1
refdes=Re
T 40300 46400 5 10 1 1 0 0 1
value=200Ω
}
C 38800 47400 1 0 0 in-1.sym
{
T 38800 47700 5 10 0 0 0 0 1
device=INPUT
T 38900 47550 5 10 1 1 0 0 1
refdes=Vin
}
C 39900 48900 1 270 0 resistor-1.sym
{
T 40300 48600 5 10 0 0 270 0 1
device=RESISTOR
T 40150 48550 5 10 1 1 0 0 1
refdes=Rc
T 40300 48300 5 10 1 1 0 0 1
value=1000Ω
}
C 42900 47000 1 0 0 npn-3.sym
{
T 43800 47500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 43700 47700 5 10 1 1 0 0 1
refdes=Q1
}
C 46100 47000 1 0 1 npn-3.sym
{
T 45200 47500 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 45300 47700 5 10 1 1 0 6 1
refdes=Q2
}
C 43500 47900 1 0 0 out-1.sym
{
T 43500 48200 5 10 0 0 0 0 1
device=OUTPUT
T 43500 48050 5 10 1 1 0 0 1
refdes=Vout+
}
C 45500 47900 1 0 1 out-1.sym
{
T 45500 48200 5 10 0 0 0 6 1
device=OUTPUT
T 45500 48050 5 10 1 1 0 6 1
refdes=Vout-
}
C 44400 47000 1 270 0 resistor-1.sym
{
T 44800 46700 5 10 0 0 270 0 1
device=RESISTOR
T 44650 46650 5 10 1 1 0 0 1
refdes=Re1
}
N 43500 47000 45500 47000 4
C 44400 45800 1 0 0 gnd-1.sym
C 42300 47400 1 0 0 in-1.sym
{
T 42300 47700 5 10 0 0 0 0 1
device=INPUT
T 42400 47550 5 10 1 1 0 0 1
refdes=Vin+
}
C 46700 47400 1 0 1 in-1.sym
{
T 46700 47700 5 10 0 0 0 6 1
device=INPUT
T 46600 47550 5 10 1 1 0 6 1
refdes=Vin-
}
C 43400 49100 1 270 0 resistor-1.sym
{
T 43800 48800 5 10 0 0 270 0 1
device=RESISTOR
T 43650 48750 5 10 1 1 0 0 1
refdes=Rc1
}
C 45400 49100 1 270 0 resistor-1.sym
{
T 45800 48800 5 10 0 0 270 0 1
device=RESISTOR
T 45650 48750 5 10 1 1 0 0 1
refdes=Rc2
}
N 45500 48000 45500 48200 4
N 43500 48000 43500 48200 4
C 44300 49100 1 0 0 vcc-1.sym
N 43500 49100 45500 49100 4
C 36300 44200 1 0 0 opamp-1.sym
{
T 37000 45000 5 10 0 0 0 0 1
device=OPAMP
T 37000 44800 5 10 1 1 0 0 1
refdes=U1
T 37000 45600 5 10 0 0 0 0 1
symversion=0.1
}
C 36600 45000 1 0 0 vcc-1.sym
N 37300 44600 37300 43800 4
N 37300 43800 36300 43800 4
N 36300 43800 36300 44400 4
C 35700 44700 1 0 0 in-1.sym
{
T 35700 45000 5 10 0 0 0 0 1
device=INPUT
T 35800 44850 5 10 1 1 0 0 1
refdes=Vin
}
C 37300 44500 1 0 0 out-1.sym
{
T 37300 44800 5 10 0 0 0 0 1
device=OUTPUT
T 37400 44650 5 10 1 1 0 0 1
refdes=Vout
}
C 41000 45100 1 0 0 crystal-1.sym
{
T 41200 45600 5 10 0 0 0 0 1
device=CRYSTAL
T 41200 45400 5 10 1 1 0 0 1
refdes=U2
T 41200 45800 5 10 0 0 0 0 1
symversion=0.1
}
C 40800 43700 1 0 0 opamp-1.sym
{
T 41500 44500 5 10 0 0 0 0 1
device=OPAMP
T 41500 45100 5 10 0 0 0 0 1
symversion=0.1
T 41500 44300 5 10 1 1 0 0 1
refdes=U1
}
C 41100 44500 1 0 0 vcc-1.sym
C 41800 44000 1 0 0 out-1.sym
{
T 41800 44300 5 10 0 0 0 0 1
device=OUTPUT
T 41900 44150 5 10 1 1 0 0 1
refdes=Vout
}
N 41800 45200 41700 45200 4
N 41000 45200 40800 45200 4
N 40800 45200 40800 44300 4
N 41800 44100 41800 45200 4
L 40400 45300 40500 45400 3 0 0 0 -1 -1
L 40500 45400 40700 45200 3 0 0 0 -1 -1
L 40700 45200 40800 45300 3 0 0 0 -1 -1
L 40300 45300 40900 45300 3 0 0 0 -1 -1
L 41800 45300 41800 45400 3 0 0 0 -1 -1
L 42000 45200 42000 45400 3 0 0 0 -1 -1
L 42200 45200 42200 45300 3 0 0 0 -1 -1
L 41700 45300 42300 45300 3 0 0 0 -1 -1
L 41800 45400 42000 45400 3 0 0 0 -1 -1
L 42000 45200 42200 45200 3 0 0 0 -1 -1
C 40100 44300 1 270 0 resistor-1.sym
{
T 40500 44000 5 10 0 0 270 0 1
device=RESISTOR
T 40350 43950 5 10 1 1 0 0 1
refdes=R1
}
N 40200 44300 40800 44300 4
C 38900 44300 1 270 0 resistor-1.sym
{
T 39300 44000 5 10 0 0 270 0 1
device=RESISTOR
T 39150 43950 5 10 1 1 0 0 1
refdes=Rm1
}
C 38900 43400 1 270 0 resistor-1.sym
{
T 39300 43100 5 10 0 0 270 0 1
device=RESISTOR
T 39150 43050 5 10 1 1 0 0 1
refdes=Rm2
}
N 39000 43400 40800 43400 4
N 40800 43400 40800 43900 4
C 38800 44300 1 0 0 vcc-1.sym
C 37000 44200 1 180 0 vee-1.sym
C 41500 43700 1 180 0 vee-1.sym
C 39200 42500 1 180 0 vee-1.sym
C 39600 43100 1 0 0 gnd-1.sym
C 44200 43100 1 90 0 zener-1.sym
{
T 43600 43500 5 10 0 0 90 0 1
device=ZENER_DIODE
T 43700 43400 5 10 1 1 90 0 1
refdes=D1
}
C 43900 44900 1 270 0 resistor-1.sym
{
T 44300 44600 5 10 0 0 270 0 1
device=RESISTOR
T 44150 44550 5 10 1 1 0 0 1
refdes=R1
}
C 43800 44900 1 0 0 vcc-1.sym
C 44200 43100 1 180 0 vee-1.sym
C 44000 43900 1 0 0 out-1.sym
{
T 44000 44200 5 10 0 0 0 0 1
device=OUTPUT
T 44100 44050 5 10 1 1 0 0 1
refdes=Vout
}
C 46000 44300 1 0 0 diode-1.sym
{
T 46400 44900 5 10 0 0 0 0 1
device=DIODE
T 46350 44750 5 10 1 1 0 0 1
refdes=D1
}
C 45100 44400 1 0 0 in-1.sym
{
T 45100 44700 5 10 0 0 0 0 1
device=INPUT
T 45200 44550 5 10 1 1 0 0 1
refdes=Anode
}
C 47200 44400 1 0 0 out-1.sym
{
T 47200 44700 5 10 0 0 0 0 1
device=OUTPUT
T 47000 44550 5 10 1 1 0 0 1
refdes=Cathode
}
N 47200 44500 46900 44500 4
N 45700 44500 46000 44500 4
C 36500 39600 1 0 0 nmos-3.sym
{
T 37100 40100 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 37000 39800 5 10 1 1 0 0 1
refdes=Q1
T 37000 39600 5 10 1 1 0 0 1
value=nmos
}
C 36500 41200 1 180 1 pmos-3.sym
{
T 37100 40700 5 10 0 0 180 6 1
device=PMOS_TRANSISTOR
T 37000 41200 5 10 1 1 180 6 1
refdes=Q2
T 37000 41000 5 10 1 1 180 6 1
value=pmos
}
N 36500 41000 36500 39800 4
C 37200 39600 1 180 0 vee-1.sym
C 36800 41200 1 0 0 vcc-1.sym
C 37000 40300 1 0 0 out-1.sym
{
T 37000 40600 5 10 0 0 0 0 1
device=OUTPUT
T 37100 40450 5 10 1 1 0 0 1
refdes=Vout
}
C 35900 40300 1 0 0 in-1.sym
{
T 35900 40600 5 10 0 0 0 0 1
device=INPUT
T 36000 40450 5 10 1 1 0 0 1
refdes=Vin
}
C 41500 39800 1 0 0 cascade-amp-1.sym
{
T 41425 40350 5 8 0 0 0 0 1
device=cascade-amp
T 41100 40100 5 10 0 1 0 0 1
footprint=none
}
C 42500 39800 1 0 0 cascade-amp-1.sym
{
T 42425 40350 5 8 0 0 0 0 1
device=cascade-amp
T 42100 40100 5 10 0 1 0 0 1
footprint=none
}
C 43500 39800 1 0 0 cascade-amp-1.sym
{
T 43425 40350 5 8 0 0 0 0 1
device=cascade-amp
T 43100 40100 5 10 0 1 0 0 1
footprint=none
}
C 40600 40600 1 0 0 resistor-1.sym
{
T 40900 41000 5 10 0 0 0 0 1
device=RESISTOR
T 40750 40850 5 10 1 1 0 0 1
refdes=Rg
}
C 41500 41400 1 0 0 resistor-1.sym
{
T 41800 41800 5 10 0 0 0 0 1
device=RESISTOR
T 41650 41650 5 10 1 1 0 0 1
refdes=Rf
}
N 44500 40700 44500 41500 4
N 44500 41500 42400 41500 4
N 41500 41500 41500 40700 4
C 44500 40500 1 0 0 capacitor-1.sym
{
T 44700 41200 5 10 0 0 0 0 1
device=CAPACITOR
T 44850 40850 5 10 1 1 180 0 1
refdes=C2
T 44700 41400 5 10 0 0 0 0 1
symversion=0.1
}
C 39700 40500 1 0 0 capacitor-1.sym
{
T 39900 41200 5 10 0 0 0 0 1
device=CAPACITOR
T 40050 40850 5 10 1 1 180 0 1
refdes=C1
T 39900 41400 5 10 0 0 0 0 1
symversion=0.1
}
C 39100 40600 1 0 0 in-1.sym
{
T 39100 40900 5 10 0 0 0 0 1
device=INPUT
T 39200 40750 5 10 1 1 0 0 1
refdes=Vin
}
C 45400 40600 1 0 0 out-1.sym
{
T 45400 40900 5 10 0 0 0 0 1
device=OUTPUT
T 45500 40750 5 10 1 1 0 0 1
refdes=Vout
}
C 35500 35100 1 0 0 opamp-1.sym
{
T 36200 35900 5 10 0 0 0 0 1
device=OPAMP
T 36200 36500 5 10 0 0 0 0 1
symversion=0.1
T 36200 35700 5 10 1 1 0 0 1
refdes=U4
}
C 35800 35900 1 0 0 vcc-1.sym
N 36500 35500 36500 34600 4
N 36500 34600 35500 34600 4
N 35500 34600 35500 35300 4
C 36200 35100 1 180 0 vee-1.sym
C 43500 35400 1 0 0 out-1.sym
{
T 43500 35700 5 10 0 0 0 0 1
device=OUTPUT
T 43600 35550 5 10 1 1 0 0 1
refdes=Vout
}
C 34900 35600 1 0 0 in-1.sym
{
T 34900 35900 5 10 0 0 0 0 1
device=INPUT
T 35000 35750 5 10 1 1 0 0 1
refdes=Vin
}
C 38800 37900 1 0 0 opamp-1.sym
{
T 39500 38700 5 10 0 0 0 0 1
device=OPAMP
T 39500 39300 5 10 0 0 0 0 1
symversion=0.1
T 39500 38500 5 10 1 1 0 0 1
refdes=U1
}
C 39100 38700 1 0 0 vcc-1.sym
C 39500 37900 1 180 0 vee-1.sym
C 35100 34500 1 270 0 resistor-1.sym
{
T 35500 34200 5 10 0 0 270 0 1
device=RESISTOR
T 35350 34150 5 10 1 1 0 0 1
refdes=Rm1
}
C 35100 33600 1 270 0 resistor-1.sym
{
T 35500 33300 5 10 0 0 270 0 1
device=RESISTOR
T 35350 33250 5 10 1 1 0 0 1
refdes=Rm2
}
C 35000 34500 1 0 0 vcc-1.sym
C 35400 32700 1 180 0 vee-1.sym
C 36200 33500 1 90 0 gnd-1.sym
N 35200 33600 35900 33600 4
C 38800 37400 1 180 0 resistor-1.sym
{
T 38500 37000 5 10 0 0 180 0 1
device=RESISTOR
T 38350 37050 5 10 1 1 0 0 1
refdes=Rg1
}
C 39700 37400 1 180 0 resistor-1.sym
{
T 39400 37000 5 10 0 0 180 0 1
device=RESISTOR
T 39250 37050 5 10 1 1 0 0 1
refdes=Rf1
}
N 38800 38100 38800 37300 4
N 39800 38300 39800 37300 4
N 39800 37300 39700 37300 4
C 37600 37400 1 270 0 gnd-1.sym
C 40700 38400 1 180 0 resistor-1.sym
{
T 40400 38000 5 10 0 0 180 0 1
device=RESISTOR
T 40250 38050 5 10 1 1 0 0 1
refdes=Rs1
}
C 38800 35700 1 0 0 opamp-1.sym
{
T 39500 36500 5 10 0 0 0 0 1
device=OPAMP
T 39500 37100 5 10 0 0 0 0 1
symversion=0.1
T 39500 36300 5 10 1 1 0 0 1
refdes=U2
}
C 39100 36500 1 0 0 vcc-1.sym
C 39500 35700 1 180 0 vee-1.sym
C 38800 35200 1 180 0 resistor-1.sym
{
T 38500 34800 5 10 0 0 180 0 1
device=RESISTOR
T 38350 34850 5 10 1 1 0 0 1
refdes=Rg2
}
C 39700 35200 1 180 0 resistor-1.sym
{
T 39400 34800 5 10 0 0 180 0 1
device=RESISTOR
T 39250 34850 5 10 1 1 0 0 1
refdes=Rf2
}
N 38800 34500 38800 35900 4
N 39800 34500 39800 36100 4
N 39800 35100 39700 35100 4
C 37600 35200 1 270 0 gnd-1.sym
C 40700 36200 1 180 0 resistor-1.sym
{
T 40400 35800 5 10 0 0 180 0 1
device=RESISTOR
T 40250 35850 5 10 1 1 0 0 1
refdes=Rs2
}
C 38800 34300 1 0 0 capacitor-1.sym
{
T 39000 35000 5 10 0 0 0 0 1
device=CAPACITOR
T 39000 35200 5 10 0 0 0 0 1
symversion=0.1
T 39650 34450 5 10 1 1 180 0 1
refdes=C2
}
N 39700 34500 39800 34500 4
C 38800 32900 1 0 0 opamp-1.sym
{
T 39500 33700 5 10 0 0 0 0 1
device=OPAMP
T 39500 34300 5 10 0 0 0 0 1
symversion=0.1
T 39500 33500 5 10 1 1 0 0 1
refdes=U3
}
C 39100 33700 1 0 0 vcc-1.sym
C 39500 32900 1 180 0 vee-1.sym
C 38800 32400 1 180 0 resistor-1.sym
{
T 38500 32000 5 10 0 0 180 0 1
device=RESISTOR
T 38350 32050 5 10 1 1 0 0 1
refdes=Rg3
}
C 39700 32400 1 180 0 resistor-1.sym
{
T 39400 32000 5 10 0 0 180 0 1
device=RESISTOR
T 39250 32050 5 10 1 1 0 0 1
refdes=Rf3
}
N 38800 31700 38800 33100 4
N 39800 32300 39700 32300 4
C 40700 33400 1 180 0 resistor-1.sym
{
T 40400 33000 5 10 0 0 180 0 1
device=RESISTOR
T 40250 33050 5 10 1 1 0 0 1
refdes=Rs3
}
C 37900 31500 1 0 0 capacitor-1.sym
{
T 38100 32200 5 10 0 0 0 0 1
device=CAPACITOR
T 38100 32400 5 10 0 0 0 0 1
symversion=0.1
T 38750 31650 5 10 1 1 180 0 1
refdes=C3
}
N 39800 33300 39800 32300 4
C 37600 32400 1 270 0 gnd-1.sym
N 37900 31700 37900 32300 4
N 40700 38300 41500 38300 4
N 41500 33300 41500 38300 4
N 40700 33300 41500 33300 4
N 40700 36100 41500 36100 4
N 38800 38500 37200 38500 4
N 37200 38500 37200 33500 4
N 37200 33500 38800 33500 4
N 36500 35500 37200 35500 4
C 42000 35100 1 0 0 opamp-1.sym
{
T 42700 35900 5 10 0 0 0 0 1
device=OPAMP
T 42700 36500 5 10 0 0 0 0 1
symversion=0.1
T 42700 35700 5 10 1 1 0 0 1
refdes=U5
}
C 42300 35900 1 0 0 vcc-1.sym
N 43000 35500 43000 34600 4
N 43000 34600 42000 34600 4
N 42000 34600 42000 35300 4
C 42700 35100 1 180 0 vee-1.sym
N 43500 35500 43000 35500 4
N 42000 35700 41500 35700 4
N 38800 36300 37200 36300 4
T 40000 35400 9 10 1 0 0 0 2
Low Pass
(I, Integral)
T 40000 37600 9 10 1 0 0 0 2
Amplifier
(P, Proportional)
T 40000 32600 9 10 1 0 0 0 2
High Pass
(D, Derivative)
T 43300 35000 9 10 1 0 0 0 2
Error
Correction
T 34700 35100 9 10 1 0 0 0 2
Sensor
Input
C 46300 36400 1 0 0 opamp-1.sym
{
T 47000 37200 5 10 0 0 0 0 1
device=OPAMP
T 47000 37800 5 10 0 0 0 0 1
symversion=0.1
T 47000 37000 5 10 1 1 0 0 1
refdes=U1
}
C 46600 37200 1 0 0 vcc-1.sym
C 47000 36400 1 180 0 vee-1.sym
C 46300 35900 1 180 0 resistor-1.sym
{
T 46000 35500 5 10 0 0 180 0 1
device=RESISTOR
T 45850 35550 5 10 1 1 0 0 1
refdes=Rg1
}
C 47200 35900 1 180 0 resistor-1.sym
{
T 46900 35500 5 10 0 0 180 0 1
device=RESISTOR
T 46750 35550 5 10 1 1 0 0 1
refdes=Rf1
}
N 46300 36600 46300 35800 4
N 47300 36800 47300 35800 4
N 47300 35800 47200 35800 4
C 45100 35900 1 270 0 gnd-1.sym
C 45700 36900 1 0 0 in-1.sym
{
T 45700 37200 5 10 0 0 0 0 1
device=INPUT
T 45800 37050 5 10 1 1 0 0 1
refdes=Vin
}
T 45500 36400 9 10 1 0 0 0 2
Sensor
Input
C 49200 38400 1 180 0 resistor-1.sym
{
T 48900 38000 5 10 0 0 180 0 1
device=RESISTOR
T 48750 38050 5 10 1 1 0 0 1
refdes=R1
}
C 49200 36900 1 180 0 resistor-1.sym
{
T 48900 36500 5 10 0 0 180 0 1
device=RESISTOR
T 48750 36550 5 10 1 1 0 0 1
refdes=R2
}
C 49400 35900 1 90 0 capacitor-1.sym
{
T 48700 36100 5 10 0 0 90 0 1
device=CAPACITOR
T 48500 36100 5 10 0 0 90 0 1
symversion=0.1
T 49250 36450 5 10 1 1 0 0 1
refdes=C2
}
C 49100 35600 1 0 0 gnd-1.sym
C 48300 34600 1 0 0 capacitor-1.sym
{
T 48500 35300 5 10 0 0 0 0 1
device=CAPACITOR
T 48500 35500 5 10 0 0 0 0 1
symversion=0.1
T 49150 34750 5 10 1 1 180 0 1
refdes=C3
}
C 49100 34800 1 270 0 resistor-1.sym
{
T 49500 34500 5 10 0 0 270 0 1
device=RESISTOR
T 49250 34450 5 10 1 1 0 0 1
refdes=R3
}
N 48300 38300 47800 38300 4
N 47800 38300 47800 34800 4
N 47800 34800 48300 34800 4
C 49100 33600 1 0 0 gnd-1.sym
N 48300 36800 47800 36800 4
C 50700 38400 1 180 0 resistor-1.sym
{
T 50400 38000 5 10 0 0 180 0 1
device=RESISTOR
T 50250 38050 5 10 1 1 0 0 1
refdes=Rs1
}
C 50700 36900 1 180 0 resistor-1.sym
{
T 50400 36500 5 10 0 0 180 0 1
device=RESISTOR
T 50250 36550 5 10 1 1 0 0 1
refdes=Rs2
}
C 50700 34900 1 180 0 resistor-1.sym
{
T 50400 34500 5 10 0 0 180 0 1
device=RESISTOR
T 50250 34550 5 10 1 1 0 0 1
refdes=Rs3
}
N 49200 38300 49800 38300 4
N 49800 36800 49200 36800 4
N 49800 34800 49200 34800 4
N 50700 38300 50700 34800 4
C 53500 36500 1 0 0 out-1.sym
{
T 53500 36800 5 10 0 0 0 0 1
device=OUTPUT
T 53600 36650 5 10 1 1 0 0 1
refdes=Vout
}
N 53000 36600 53500 36600 4
T 53300 36100 9 10 1 0 0 0 2
Error
Correction
C 45400 35300 1 270 0 resistor-1.sym
{
T 45800 35000 5 10 0 0 270 0 1
device=RESISTOR
T 45650 34950 5 10 1 1 0 0 1
refdes=Rm1
}
C 45400 34400 1 270 0 resistor-1.sym
{
T 45800 34100 5 10 0 0 270 0 1
device=RESISTOR
T 45650 34050 5 10 1 1 0 0 1
refdes=Rm2
}
C 45300 35300 1 0 0 vcc-1.sym
C 45700 33500 1 180 0 vee-1.sym
C 46500 34300 1 90 0 gnd-1.sym
N 45500 34400 46200 34400 4
T 47900 37600 9 10 1 0 0 0 2
Attenuator
(P, Proportional)
T 47900 36300 9 10 1 0 0 0 2
Low Pass
(I, Integral)
T 47800 34300 9 10 1 0 0 0 2
High Pass
(D, Derivative)
N 47300 36800 47800 36800 4
N 50700 36800 52000 36800 4
C 52000 36200 1 0 0 opamp-1.sym
{
T 52700 37000 5 10 0 0 0 0 1
device=OPAMP
T 52700 37600 5 10 0 0 0 0 1
symversion=0.1
T 52700 36800 5 10 1 1 0 0 1
refdes=U2
}
C 52300 37000 1 0 0 vcc-1.sym
C 52700 36200 1 180 0 vee-1.sym
C 52000 35700 1 180 0 resistor-1.sym
{
T 51700 35300 5 10 0 0 180 0 1
device=RESISTOR
T 51550 35350 5 10 1 1 0 0 1
refdes=Rg2
}
C 52900 35700 1 180 0 resistor-1.sym
{
T 52600 35300 5 10 0 0 180 0 1
device=RESISTOR
T 52450 35350 5 10 1 1 0 0 1
refdes=Rf2
}
N 52000 36400 52000 35600 4
N 53000 36600 53000 35600 4
N 53000 35600 52900 35600 4
C 50800 35700 1 270 0 gnd-1.sym
C 40000 47900 1 0 0 out-1.sym
{
T 40000 48200 5 10 0 0 0 0 1
device=OUTPUT
T 40100 48050 5 10 1 1 0 0 1
refdes=Vout
}
