INFO: [v++ 60-1548] Creating build summary session with primary output /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/multihart_ip.hlscompile_summary, at Wed Oct  9 17:34:35 2024
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip -config /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg -cmdlineconfig /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Oct  9 17:34:36 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'goossens' on host 'goossens-Precision-5530' (Linux_x86_64 version 6.8.0-45-generic) on Wed Oct 09 17:34:38 CEST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component'
INFO: [HLS 200-2005] Using work_dir /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/wb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/type.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/print.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/new_cycle.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/new_cycle.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/multihart_ip.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem_access.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem_access.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/issue.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/issue.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/immediate.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/fetch.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/execute.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/emulate.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/disassemble.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/decode.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/compute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(20)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/compute.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/testbench_seq_multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(26)
INFO: [HLS 200-10] Adding test bench file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/testbench_seq_multihart_ip.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=multihart_ip' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(21)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(5)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(4)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(22)
INFO: [HLS 200-1465] Applying ini 'vivado.clock=10' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(23)
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(24)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3.24 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.43 seconds; current allocated memory: 340.129 MB.
INFO: [HLS 200-10] Analyzing design file '../../compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../issue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../mem_access.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../multihart_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../new_cycle.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../wb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 35.41 seconds. CPU system time: 7.95 seconds. Elapsed time: 43.68 seconds; current allocated memory: 342.773 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 19,522 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,940 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,433 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,423 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,390 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,749 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,589 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,589 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,575 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,580 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,554 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,552 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,552 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,022 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,096 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,075 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-415] Performing recursive inline in function 'multihart_ip' (../../multihart_ip.cpp:119:9)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*) (.248)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.243)' (../../fetch.cpp:115:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_d(ap_uint<2>, f_state_s*, from_f_to_d_s*) (.244)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.243)' (../../fetch.cpp:145:3)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, f_state_s*, unsigned int*) (.245)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.243)' (../../fetch.cpp:135:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_e(from_e_to_f_s, f_state_s*) (.246)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.243)' (../../fetch.cpp:123:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_d(from_d_to_f_s, f_state_s*) (.247)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.243)' (../../fetch.cpp:119:5)
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>) (.221)' into 'type(ap_uint<5>) (.219)' (../../type.cpp:62:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>) (.222)' into 'type(ap_uint<5>) (.219)' (../../type.cpp:61:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>) (.223)' into 'type(ap_uint<5>) (.219)' (../../type.cpp:60:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>) (.224)' into 'type(ap_uint<5>) (.219)' (../../type.cpp:59:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>) (.219)' into 'decode_instruction(unsigned int, decoded_instruction_s*) (.218)' (../../decode.cpp:64:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s) (.181)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.179)' (../../decode.cpp:85:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s) (.192)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.179)' (../../decode.cpp:84:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s) (.195)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.179)' (../../decode.cpp:83:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s) (.207)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.179)' (../../decode.cpp:82:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s) (.208)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.179)' (../../decode.cpp:81:24)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*) (.179)' into 'stage_job(ap_uint<2>, d_state_s*) (.172)' (../../decode.cpp:103:3)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*) (.218)' into 'stage_job(ap_uint<2>, d_state_s*) (.172)' (../../decode.cpp:102:3)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*) (.242)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.169)' (../../decode.cpp:195:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_i(ap_uint<2>, d_state_s*, from_d_to_i_s*) (.170)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.169)' (../../decode.cpp:224:5)
INFO: [HLS 214-131] Inlining function 'set_output_to_f(ap_uint<2>, d_state_s*, from_d_to_f_s*) (.171)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.169)' (../../decode.cpp:223:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, d_state_s*) (.172)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.169)' (../../decode.cpp:208:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_f(from_f_to_d_s, d_state_s*) (.241)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.169)' (../../decode.cpp:199:5)
INFO: [HLS 214-131] Inlining function 'select_hart(i_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1> (*) [32], ap_uint<1>*, ap_uint<2>*) (.168)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*) (.164)' (../../issue.cpp:207:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_e(ap_uint<2>, i_state_s*, from_i_to_e_s*) (.165)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*) (.164)' (../../issue.cpp:235:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, i_state_s*, int (*) [32]) (.166)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*) (.164)' (../../issue.cpp:227:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_d(from_d_to_i_s, ap_uint<1> (*) [32], i_state_s*) (.167)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*) (.164)' (../../issue.cpp:211:5)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<15>, decoded_instruction_s, int) (.128)' into 'compute(ap_uint<2>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<15>*) (.127)' (../../execute.cpp:53:18)
INFO: [HLS 214-131] Inlining function 'compute_result(int, ap_uint<15>, decoded_instruction_s) (.138)' into 'compute(ap_uint<2>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<15>*) (.127)' (../../execute.cpp:49:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s) (.151)' into 'compute(ap_uint<2>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<15>*) (.127)' (../../execute.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>) (.161)' into 'compute(ap_uint<2>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<15>*) (.127)' (../../execute.cpp:41:12)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*) (.1.163)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.115)' (../../execute.cpp:184:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_m(ap_uint<2>, int, int, ap_uint<15>, e_state_s*, from_e_to_m_s*) (.116)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.115)' (../../execute.cpp:212:5)
INFO: [HLS 214-131] Inlining function 'set_output_to_f(ap_uint<2>, e_state_s*, from_e_to_f_s*) (.123)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.115)' (../../execute.cpp:211:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, e_state_s*, ap_uint<1>, ap_uint<15>) (.124)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.115)' (../../execute.cpp:199:5)
INFO: [HLS 214-131] Inlining function 'compute(ap_uint<2>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<15>*) (.127)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.115)' (../../execute.cpp:197:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_i(from_i_to_e_s, e_state_s*) (.162)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.115)' (../../execute.cpp:188:5)
INFO: [HLS 214-131] Inlining function 'mem_store(ap_uint<1>, ap_uint<1>, ap_uint<2>, int (*) [8192], int (*) [4][8192], ap_uint<18>, int, ap_uint<2>) (.24)' into 'stage_job(ap_uint<1>, ap_uint<2>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<18>, ap_uint<3>, int (*) [8192], int (*) [4][8192], int*) (.23)' (../../mem_access.cpp:64:7)
INFO: [HLS 214-131] Inlining function 'mem_load(ap_uint<1>, ap_uint<1>, ap_uint<2>, int (*) [8192], int (*) [4][8192], ap_uint<18>, ap_uint<3>) (.77)' into 'stage_job(ap_uint<1>, ap_uint<2>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<18>, ap_uint<3>, int (*) [8192], int (*) [4][8192], int*) (.23)' (../../mem_access.cpp:61:7)
INFO: [HLS 214-131] Inlining function 'set_output_to_w(ap_uint<2>, m_state_s*, from_m_to_w_s*) (.22)' into 'mem_access(ap_uint<1>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [4][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.21)' (../../mem_access.cpp:183:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<1>, ap_uint<2>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<18>, ap_uint<3>, int (*) [8192], int (*) [4][8192], int*) (.23)' into 'mem_access(ap_uint<1>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [4][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.21)' (../../mem_access.cpp:167:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_e(ap_uint<1>, from_e_to_m_s, m_state_s*) (.87)' into 'mem_access(ap_uint<1>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [4][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.21)' (../../mem_access.cpp:159:5)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*) (.12.112)' into 'mem_access(ap_uint<1>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [4][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.21)' (../../mem_access.cpp:155:3)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<2>*) (.17)' into 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*, ap_uint<1>*) (.12)' (../../wb.cpp:124:3)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, w_state_s*, int (*) [32], ap_uint<1>*) (.13)' into 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*, ap_uint<1>*) (.12)' (../../wb.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_m(from_m_to_w_s, w_state_s*) (.16)' into 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*, ap_uint<1>*) (.12)' (../../wb.cpp:128:5)
INFO: [HLS 214-131] Inlining function 'lock_unlock_update(ap_uint<1>, ap_uint<2>, ap_uint<5>, ap_uint<1>, ap_uint<2>, ap_uint<5>, ap_uint<1> (*) [32]) (.3)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:237:5)
INFO: [HLS 214-131] Inlining function 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*, ap_uint<1>*) (.12)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:230:5)
INFO: [HLS 214-131] Inlining function 'mem_access(ap_uint<1>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [4][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.21)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:227:5)
INFO: [HLS 214-131] Inlining function 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.115)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:218:5)
INFO: [HLS 214-131] Inlining function 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*) (.164)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:215:5)
INFO: [HLS 214-131] Inlining function 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.169)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:213:5)
INFO: [HLS 214-131] Inlining function 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.243)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:211:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>*, ap_uint<1>*) (.249)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:210:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(from_i_to_e_s, ap_uint<32>*, ap_uint<32>*) (.257)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:209:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_d_s, from_d_to_f_s, from_d_to_i_s, from_i_to_e_s, from_e_to_f_s, from_e_to_m_s, from_m_to_w_s, from_d_to_f_s*, from_e_to_f_s*, from_f_to_d_s*, from_d_to_i_s*, from_i_to_e_s*, from_e_to_m_s*, from_m_to_w_s*) (.277)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:206:2)
INFO: [HLS 214-131] Inlining function 'init_file(ap_uint<1>, int (*) [32], ap_uint<1> (*) [32]) (.280)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:187:3)
INFO: [HLS 214-131] Inlining function 'init_w_state(ap_uint<1>*) (.293)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:186:3)
INFO: [HLS 214-131] Inlining function 'init_m_state(ap_uint<1>*) (.294)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:185:3)
INFO: [HLS 214-131] Inlining function 'init_e_state(ap_uint<1>*) (.295)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:184:3)
INFO: [HLS 214-131] Inlining function 'init_i_state(ap_uint<1>*) (.296)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:183:3)
INFO: [HLS 214-131] Inlining function 'init_d_state(ap_uint<1>*) (.297)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:182:3)
INFO: [HLS 214-131] Inlining function 'init_f_state(ap_uint<4>, unsigned int*, f_state_s*, ap_uint<1>*) (.298)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'init_exit(ap_uint<4>, ap_uint<1>*) (.305)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:179:3)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_1' is marked as complete unroll implied by the pipeline pragma (../../multihart_ip.cpp:66:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_1' (../../multihart_ip.cpp:66:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_1' (../../multihart_ip.cpp:28:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_2' (../../multihart_ip.cpp:31:22) in function 'multihart_ip' completely with a factor of 32 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (../../wb.cpp:17:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (../../mem_access.cpp:13:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (../../execute.cpp:14:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_1' (../../issue.cpp:11:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (../../decode.cpp:14:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (../../fetch.cpp:16:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (../../multihart_ip.cpp:52:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../../multihart_ip.cpp:120:6)
INFO: [HLS 214-248] Applying array_partition to 'is_reg_computed': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../../multihart_ip.cpp:122:8)
INFO: [HLS 214-248] Applying array_partition to 'f_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:126:9)
INFO: [HLS 214-248] Applying array_partition to 'f_state.fetch_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:128:12)
INFO: [HLS 214-248] Applying array_partition to 'f_state.instruction': Complete partitioning on dimension 1. (../../multihart_ip.cpp:128:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:132:9)
INFO: [HLS 214-248] Applying array_partition to 'd_state.fetch_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.instruction': Complete partitioning on dimension 1. (../../multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_branch': Complete partitioning on dimension 1. (../../multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_jalr': Complete partitioning on dimension 1. (../../multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:139:9)
INFO: [HLS 214-248] Applying array_partition to 'i_state.fetch_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.opcode': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.rd': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.func3': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.rs1': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.rs2': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.func7': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.type': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.imm': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_rs1_reg': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_rs2_reg': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_load': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_store': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_branch': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_jalr': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_jal': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_ret': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_lui': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_op_imm': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.has_no_dest': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_r_type': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.relative_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.wait_12': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:145:9)
INFO: [HLS 214-248] Applying array_partition to 'e_state.fetch_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.rd': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.func3': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.rs2': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.func7': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.type': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.imm': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_load': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_store': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_branch': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_jalr': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_jal': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_ret': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_lui': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.has_no_dest': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_r_type': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.relative_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.rv1': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.rv2': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.is_target': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:152:9)
INFO: [HLS 214-248] Applying array_partition to 'm_state.rd': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.has_no_dest': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_load': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_store': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.func3': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_ret': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.address': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.value': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.result': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_local_ip': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.accessed_h': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.accessed_ip': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:158:9)
INFO: [HLS 214-248] Applying array_partition to 'w_state.rd': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.has_no_dest': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.is_load': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.is_ret': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.value': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.result': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'has_exited': Complete partitioning on dimension 1. (../../multihart_ip.cpp:162:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:136:7)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:48:7)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:44:23)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:45:23)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:97:29)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:97:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:98:29)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:98:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:94:29)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:94:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:92:29)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:92:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:210:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:33:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:30:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:108:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:105:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:100:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:97:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:88:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:85:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:77:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:74:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:122:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:118:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../decode.cpp:207:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../decode.cpp:198:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:131:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:128:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:127:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../decode.cpp:203:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:221:7)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:215:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:196:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:187:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../mem_access.cpp:166:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../mem_access.cpp:154:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:192:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:127:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.96 seconds. CPU system time: 0.6 seconds. Elapsed time: 14.33 seconds; current allocated memory: 347.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 347.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 362.988 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 378.223 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../multihart_ip.cpp:199:9) to (../../decode.cpp:202:17) in function 'multihart_ip'... converting 29 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../decode.cpp:207:5) to (../../decode.cpp:78:3) in function 'multihart_ip'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../multihart_ip.cpp:132:9) to (../../mem_access.cpp:165:7) in function 'multihart_ip'... converting 98 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../decode.cpp:101:25) to (../../decode.cpp:228:42) in function 'multihart_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../mem_access.cpp:166:5) to (../../mem_access.cpp:59:7) in function 'multihart_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../multihart_ip.cpp:152:9) to (../../wb.cpp:140:7) in function 'multihart_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../wb.cpp:141:35) to (../../wb.cpp:46:7) in function 'multihart_ip'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'multihart_ip' (../../multihart_ip.cpp:4:44)...44 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.93 seconds; current allocated memory: 436.461 MB.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'gmem'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.57 seconds; current allocated memory: 449.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multihart_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multihart_ip_Pipeline_VITIS_LOOP_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 14, loop 'VITIS_LOOP_197_1'
WARNING: [HLS 200-871] Estimated clock period (20.068 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'multihart_ip_Pipeline_VITIS_LOOP_197_1' consists of the following:
	'store' operation 0 bit ('c_20_write_ln59', ../../wb.cpp:59->../../wb.cpp:124->../../multihart_ip.cpp:230) of constant 0 on local variable 'c', ../../wb.cpp:59->../../wb.cpp:124->../../multihart_ip.cpp:230 [903]  (1.707 ns)
	'load' operation 1 bit ('w_state_is_full') on local variable 'c', ../../wb.cpp:59->../../wb.cpp:124->../../multihart_ip.cpp:230 [1019]  (0.000 ns)
	'xor' operation 1 bit ('h01', ../../mem_access.cpp:91->../../mem_access.cpp:155->../../multihart_ip.cpp:227) [2423]  (0.978 ns)
	'and' operation 1 bit ('c', ../../mem_access.cpp:91->../../mem_access.cpp:155->../../multihart_ip.cpp:227) [2424]  (0.000 ns)
	'or' operation 1 bit ('c01', ../../mem_access.cpp:115->../../mem_access.cpp:155->../../multihart_ip.cpp:227) [2433]  (0.978 ns)
	'or' operation 1 bit ('or_ln119', ../../mem_access.cpp:119->../../mem_access.cpp:155->../../multihart_ip.cpp:227) [2436]  (0.000 ns)
	'or' operation 1 bit ('is_selected', ../../mem_access.cpp:119->../../mem_access.cpp:155->../../multihart_ip.cpp:227) [2437]  (0.978 ns)
	'select' operation 2 bit ('accessing_hart', ../../mem_access.cpp:163->../../multihart_ip.cpp:227) [2517]  (0.993 ns)
	'sparsemux' operation 1 bit ('ip', ../../mem_access.cpp:158->../../multihart_ip.cpp:227) [2663]  (1.827 ns)
	'add' operation 64 bit ('add_ln24', ../../mem.cpp:24->../../mem_access.cpp:61->../../mem_access.cpp:167->../../multihart_ip.cpp:227) [2789]  (0.000 ns)
	'add' operation 64 bit ('add_ln24_1', ../../mem.cpp:24->../../mem_access.cpp:61->../../mem_access.cpp:167->../../multihart_ip.cpp:227) [2792]  (5.307 ns)
	'getelementptr' operation 32 bit ('gmem_addr', ../../mem.cpp:24->../../mem_access.cpp:61->../../mem_access.cpp:167->../../multihart_ip.cpp:227) [2795]  (0.000 ns)
	bus request operation ('w_1_req', ../../mem.cpp:24->../../mem_access.cpp:61->../../mem_access.cpp:167->../../multihart_ip.cpp:227) on port 'gmem' (../../mem.cpp:24->../../mem_access.cpp:61->../../mem_access.cpp:167->../../multihart_ip.cpp:227) [2796]  (7.300 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 666.61 seconds. CPU system time: 0.43 seconds. Elapsed time: 667.3 seconds; current allocated memory: 923.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.45 seconds; current allocated memory: 923.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multihart_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (18.120 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'multihart_ip' consists of the following:
	'call' operation 0 bit ('_ln56', ../../multihart_ip.cpp:56->../../multihart_ip.cpp:179) to 'multihart_ip_Pipeline_VITIS_LOOP_197_1' [71]  (18.120 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 923.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 923.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multihart_ip_Pipeline_VITIS_LOOP_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multihart_ip_Pipeline_VITIS_LOOP_197_1' pipeline 'VITIS_LOOP_197_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'multihart_ip_Pipeline_VITIS_LOOP_197_1' is 5651 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_6_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_1_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_15_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_1_1_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_20_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_3_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_5_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multihart_ip_Pipeline_VITIS_LOOP_197_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 923.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multihart_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/ip_num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/running_hart_set' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/start_pc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/ip_code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/ip_data_ram' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/data_ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multihart_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'ip_num', 'running_hart_set', 'start_pc', 'data_ram', 'nb_instruction', 'nb_cycle', 'ip_code_ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multihart_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.13 seconds; current allocated memory: 923.148 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 923.148 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 923.148 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for multihart_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for multihart_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 49.83 MHz
INFO: [HLS 200-112] Total CPU user time: 731.61 seconds. Total CPU system time: 9.6 seconds. Total elapsed time: 745.52 seconds; peak allocated memory: 923.148 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 12m 29s
