
; ******************************************************************************************************
;  Old and New Syntax  ****** only for VTE4100 ----duplicate syntax 
; ******************************************************************************************************
;	SetFrequency:
;	phase_dut_clock_400khz_dut1 = -20
;	phase_data_in_clock_400khz_dut1 = -2
;	GenSetFrequency:
;	phase1_dut1_clock_400khz = -20
;	phase2_dut1_clock_400khz = -20

;************************** SD-PA w TB ...TB phases 
[SD_PA_FILE_SDEMMCX3_HREV1_VTE4100_V1]
phase1_dut_clock_400khz= -300
phase2_dut_clock_400khz= -200;-200;-200

phase1_dut_clock_20mhz= -300;-300;
phase2_dut_clock_20mhz= -200;-200;

phase1_dut_clock_52mhz= -300;
phase2_dut_clock_52mhz= -200;

phase1_dut_clock_200mhz= -100;-300;0;
phase2_dut_clock_200mhz= -100;-200;-50;
phase3_dut_clock_180mhz= 50;

;**************************************************************************************************************************************
; Design label for which we define the ****WR/RD PAttern*****   eMMC8+ AVTE3000 VTE4100


;*********************************************************************************************************************************


[EMMC_MFG_FW_FILE_EMMCX8_HREV1_VTE4100_V1]

phase1_dut_clock_400khz     = -60		;BSG18, 19 for SK1
phase2_dut_clock_400khz     = -20		;BSG27, 28 for SK2
phase3_dut_clock_400khz     = -20		;BSG37, 38 for SK3
phase4_dut_clock_400khz     = -60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     = -60		;BSG45, 46 for SK5
phase6_dut_clock_400khz     = -20		;BSG47, 48 for SK6			
phase7_dut_clock_400khz     = -20		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = -60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


phase1_dut_clock_25mhz      = -60
phase2_dut_clock_25mhz      = -20
phase3_dut_clock_25mhz      = -20
phase4_dut_clock_25mhz      = -60
phase5_dut_clock_25mhz      = -60
phase6_dut_clock_25mhz      = -20
phase7_dut_clock_25mhz      = -20
phase8_dut_clock_25mhz      =  -60 ; -140 to -10 OK

phase1_dut_clock_50mhz      = -60		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -20		;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -20		;BSG37, 38 for SK3
phase4_dut_clock_50mhz      = -60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -60		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -20		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -20		;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = -20; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


[EMMC_MFG_FILE_EMMCX8_HREV1_VTE4100_V1]

phase1_dut_clock_400khz     = -60		;BSG18, 19 for SK1
phase2_dut_clock_400khz     = -20		;BSG27, 28 for SK2
phase3_dut_clock_400khz     = -20		;BSG37, 38 for SK3
phase4_dut_clock_400khz     = -60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     = -60		;BSG45, 46 for SK5
phase6_dut_clock_400khz     = -60;-20		;BSG47, 48 for SK6			
phase7_dut_clock_400khz     = -20		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = -60;-60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


phase1_dut_clock_25mhz      = -100;-60
phase2_dut_clock_25mhz      = -80;-20
phase3_dut_clock_25mhz      = -60;-20
phase4_dut_clock_25mhz      = -120;-60
phase5_dut_clock_25mhz      = -100;-60
phase6_dut_clock_25mhz      = -80;-20
phase7_dut_clock_25mhz      = -80;-20
phase8_dut_clock_25mhz      = -80;-60;-60 ; -140 to -10 OK

phase1_dut_clock_50mhz      = -100;-60		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -100;-20		;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -100;-20		;BSG37, 38 for SK3
phase4_dut_clock_50mhz      = -100;-60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -100;-60		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -120;-20		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -100;-20		;BSG49, 50 for SK7
phase8_dut_clock_50mhz      =  0;-20; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 



[EMMC_MFG_BKOPS_FILE_EMMCX8_HREV1_VTE4100_V1]

phase1_dut_clock_400khz     =  0		;BSG18, 19 for SK
phase2_dut_clock_400khz     =  0		;BSG27, 28 for SK2
phase3_dut_clock_400khz     =  0		;BSG37, 38 for SK3
phase4_dut_clock_400khz     =  0		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     =  0		;BSG45, 46 for SK5
phase6_dut_clock_400khz     =  0		;BSG47, 48 for SK6			
phase7_dut_clock_400khz     =  0		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = -60;-60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


phase1_dut_clock_25mhz      = 0
phase2_dut_clock_25mhz      = 0
phase3_dut_clock_25mhz      = 0
phase4_dut_clock_25mhz      = 0
phase5_dut_clock_25mhz      = 0
phase6_dut_clock_25mhz      = 0
phase7_dut_clock_25mhz      = 0
phase8_dut_clock_25mhz      = -60 ; -140 to -10 OK

phase1_dut_clock_50mhz      = -60		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -20		;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -20		;BSG37, 38 for SK3
phase4_dut_clock_50mhz      = -60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -60		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -20		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -20		;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = -20; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in


[EMMC_MFG_DDR_FILE_EMMCX8_HREV1_VTE4100_V1]

phase1_dut_clock_400khz     = -50
phase2_dut_clock_400khz     = -30;-20
phase3_dut_clock_400khz     = -20
phase4_dut_clock_400khz     = -50
phase5_dut_clock_400khz     = -50
phase6_dut_clock_400khz     = -20
phase7_dut_clock_400khz     = -20
phase8_dut_clock_400khz     = 250

phase1_dut_clock_25mhz      = -50
phase2_dut_clock_25mhz      = -20
phase3_dut_clock_25mhz      = -20
phase4_dut_clock_25mhz      = -50
phase5_dut_clock_25mhz      = -50
phase6_dut_clock_25mhz      = -20
phase7_dut_clock_25mhz      =  0
phase8_dut_clock_25mhz      = 250

phase1_dut_clock_50mhz      = -50;0		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -10;-20;-50	;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -20;-50		;BSG37, 38 for SK3	
phase4_dut_clock_50mhz      = -50;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -60;-50		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      =  0;-50		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -0;-20;-50	;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = 250;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in


phase1_dut_clock_100mhz      = 0;0		;BSG18, 19 for SK1
phase2_dut_clock_100mhz      = 0;-20;-50	;BSG27, 28 for SK2
phase3_dut_clock_100mhz      = 0;-50		;BSG37, 38 for SK3	
phase4_dut_clock_100mhz      = 0;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_100mhz      = 0;-50		;BSG45, 46 for SK5
phase6_dut_clock_100mhz      = 0;-50		;BSG47, 48 for SK6
phase7_dut_clock_100mhz      = 0;-20;-50	;BSG49, 50 for SK7
phase8_dut_clock_100mhz      = 0;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in

phase1_dut_clock_200mhz      = -80;-50;0		;BSG18, 19 for SK1
phase2_dut_clock_200mhz      = 0;-10;-20;-50	;BSG27, 28 for SK2
phase3_dut_clock_200mhz      = 0;-20;-50		;BSG37, 38 for SK3	
phase4_dut_clock_200mhz      = 0;-50;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_200mhz      = 0;-60;-50		;BSG45, 46 for SK5
phase6_dut_clock_200mhz      = 0; 0;-50		;BSG47, 48 for SK6
phase7_dut_clock_200mhz      = 0;-0;-20;-50	;BSG49, 50 for SK7
phase8_dut_clock_200mhz      = -200;250;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in


[EMMC_MFG_VOL_VOH_FILE_EMMCX8_HREV1_VTE4100_V1]
phase1_dut_clock_400khz     = -60		;BSG18, 19 for SK1
phase2_dut_clock_400khz     = -20		;BSG27, 28 for SK2
phase3_dut_clock_400khz     = -60;-20		;BSG37, 38 for SK3
phase4_dut_clock_400khz     = -60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     = -60		;BSG45, 46 for SK5
phase6_dut_clock_400khz     = -60;-20		;BSG47, 48 for SK6			
phase7_dut_clock_400khz     = -20		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = -60;-60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


phase1_dut_clock_25mhz      = -100;-60
phase2_dut_clock_25mhz      = -80;-20
phase3_dut_clock_25mhz      = -60;-20
phase4_dut_clock_25mhz      = -120;-60
phase5_dut_clock_25mhz      = -100;-60
phase6_dut_clock_25mhz      = -80;-20
phase7_dut_clock_25mhz      = -80;-20
phase8_dut_clock_25mhz      = -80;-60;-60 ; -140 to -10 OK


;*********************************************************************************************************************************
; *************   Based on MID          3S EMMC



[EMMC_MFG_FILE_EMMCX8_HREV1_VTE4100_V1_MID32_PRV4.4]

phase1_dut_clock_400khz     = -60		;BSG18, 19 for SK1
phase2_dut_clock_400khz     = -20		;BSG27, 28 for SK2
phase3_dut_clock_400khz     = -20		;BSG37, 38 for SK3
phase4_dut_clock_400khz     = -60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     = -60		;BSG45, 46 for SK5
phase6_dut_clock_400khz     = -60;-20		;BSG47, 48 for SK6			
phase7_dut_clock_400khz     = -20		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = -60;-60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


phase1_dut_clock_25mhz      = -100;-60
phase2_dut_clock_25mhz      = -80;-20
phase3_dut_clock_25mhz      = -60;-20
phase4_dut_clock_25mhz      = -120;-60
phase5_dut_clock_25mhz      = -100;-60
phase6_dut_clock_25mhz      = -80;-20
phase7_dut_clock_25mhz      = -80;-20
phase8_dut_clock_25mhz      = -80;-60;-60 ; -140 to -10 OK

phase1_dut_clock_50mhz      = -100;-60		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -100;-20		;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -100;-20		;BSG37, 38 for SK3
phase4_dut_clock_50mhz      = -100;-60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -100;-60		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -120;-20		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -100;-20		;BSG49, 50 for SK7
phase8_dut_clock_50mhz      =  0;-20; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


EMMC_MFG_DDR_FILE_EMMCX8_HREV1_VTE4100_V1_MID32_PRV4.4]

phase1_dut_clock_400khz     = -50
phase2_dut_clock_400khz     = -30;-20
phase3_dut_clock_400khz     = -20
phase4_dut_clock_400khz     = -50
phase5_dut_clock_400khz     = -50
phase6_dut_clock_400khz     = -20
phase7_dut_clock_400khz     = -20
phase8_dut_clock_400khz     = 250

phase1_dut_clock_25mhz      = -50
phase2_dut_clock_25mhz      = -20
phase3_dut_clock_25mhz      = -20
phase4_dut_clock_25mhz      = -50
phase5_dut_clock_25mhz      = -50
phase6_dut_clock_25mhz      = -20
phase7_dut_clock_25mhz      =  0
phase8_dut_clock_25mhz      = 250

phase1_dut_clock_50mhz      = -50;0		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -10;-20;-50	;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -20;-50		;BSG37, 38 for SK3	
phase4_dut_clock_50mhz      = -50;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -60;-50		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      =  0;-50		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -0;-20;-50	;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = 250;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in

; *************   Based on MID          SKY  EMMC



[EMMC_MFG_FILE_EMMCX8_HREV1_VTE4100_V1_MID11_PRV1.0]

phase1_dut_clock_400khz     = -60		;BSG18, 19 for SK1
phase2_dut_clock_400khz     = -20		;BSG27, 28 for SK2
phase3_dut_clock_400khz     = -20		;BSG37, 38 for SK3
phase4_dut_clock_400khz     = -60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     = -60		;BSG45, 46 for SK5
phase6_dut_clock_400khz     = -60;-20		;BSG47, 48 for SK6			
phase7_dut_clock_400khz     = -20		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = -60;-60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


phase1_dut_clock_25mhz      = -80;-60
phase2_dut_clock_25mhz      = -60;-20
phase3_dut_clock_25mhz      = -60;-20
phase4_dut_clock_25mhz      = -80;-60
phase5_dut_clock_25mhz      = -80;-60
phase6_dut_clock_25mhz      = -60;-20
phase7_dut_clock_25mhz      = -60;-20
phase8_dut_clock_25mhz      = -80;-60;-60 ; -140 to -10 OK

phase1_dut_clock_50mhz      = -60;-60		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -40;-20		;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -40;-20		;BSG37, 38 for SK3
phase4_dut_clock_50mhz      = -60;-60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -60;-60		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -40;-20		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -40;-20		;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = -20;-20; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 

[EMMC_MFG_DDR_FILE_EMMCX8_HREV1_VTE4100_V1_MID11_PRV1.0]

phase1_dut_clock_400khz     = -50
phase2_dut_clock_400khz     = -30;-20
phase3_dut_clock_400khz     = -20
phase4_dut_clock_400khz     = -50
phase5_dut_clock_400khz     = -50
phase6_dut_clock_400khz     = -20
phase7_dut_clock_400khz     = -20
phase8_dut_clock_400khz     = 250

phase1_dut_clock_25mhz      = -50
phase2_dut_clock_25mhz      = -20
phase3_dut_clock_25mhz      = -20
phase4_dut_clock_25mhz      = -50
phase5_dut_clock_25mhz      = -50
phase6_dut_clock_25mhz      = -20
phase7_dut_clock_25mhz      =  0
phase8_dut_clock_25mhz      = 250

phase1_dut_clock_50mhz      = -50;0		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -10;-20;-50	;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -20;-50		;BSG37, 38 for SK3	
phase4_dut_clock_50mhz      = -60;-50;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -60;-50		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      =  0;-50		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -0;-20;-50	;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = 250;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Dat

;**** SKY MID44

[EMMC_MFG_FILE_EMMCX8_HREV1_VTE4100_V1_MID44_PRV1.0]

phase1_dut_clock_400khz     = -60		;BSG18, 19 for SK1
phase2_dut_clock_400khz     = -20		;BSG27, 28 for SK2
phase3_dut_clock_400khz     = -20		;BSG37, 38 for SK3
phase4_dut_clock_400khz     = -60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     = -60		;BSG45, 46 for SK5
phase6_dut_clock_400khz     = -60;-20		;BSG47, 48 for SK6			
phase7_dut_clock_400khz     = -20		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = -60;-60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


phase1_dut_clock_25mhz      = -100;-60
phase2_dut_clock_25mhz      = -80;-20
phase3_dut_clock_25mhz      = -60;-20
phase4_dut_clock_25mhz      = -120;-60
phase5_dut_clock_25mhz      = -100;-60
phase6_dut_clock_25mhz      = -80;-20
phase7_dut_clock_25mhz      = -80;-20
phase8_dut_clock_25mhz      = -80;-60;-60 ; -140 to -10 OK

phase1_dut_clock_50mhz      = -100;-60		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -90;-20		;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -90;-20		;BSG37, 38 for SK3
phase4_dut_clock_50mhz      = -60;-60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -90;-60		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -90;-20		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -90;-20		;BSG49, 50 for SK7
phase8_dut_clock_50mhz      =  100;-20; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


; ***************  HS200

[EMMC_MFG_HS200_FILE_EMMCX8_HREV1_VTE4100_V1_MID44_PRV1.0]

phase1_dut_clock_400khz     = -60		;BSG18, 19 for SK1
phase2_dut_clock_400khz     = -100 		;BSG27, 28 for SK2
phase3_dut_clock_400khz     = -60		;BSG37, 38 for SK3
phase4_dut_clock_400khz     = -60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     = -60		;BSG45, 46 for SK5
phase6_dut_clock_400khz     = -160		;BSG47, 48 for SK6			
phase7_dut_clock_400khz     = -60		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = 0;-60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


phase1_dut_clock_25mhz      = -0
phase2_dut_clock_25mhz      = -0
phase3_dut_clock_25mhz      = -0
phase4_dut_clock_25mhz      = -0
phase5_dut_clock_25mhz      = -0
phase6_dut_clock_25mhz      = -0
phase7_dut_clock_25mhz      = -0
phase8_dut_clock_25mhz      =  -100; -140 to -10 OK

phase1_dut_clock_50mhz      = -0		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -0		;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -0		;BSG37, 38 for SK3
phase4_dut_clock_50mhz      = -0		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -0		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -0		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -0		;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = -100; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 

phase1_dut_clock_200mhz      = -10		;BSG18, 19 for SK1
phase2_dut_clock_200mhz      = -20		;BSG27, 28 for SK2
phase3_dut_clock_200mhz      = -5;-20		;BSG37, 38 for SK3
phase4_dut_clock_200mhz      = -20		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_200mhz      = -30		;BSG45, 46 for SK5
phase6_dut_clock_200mhz      = -20		;BSG47, 48 for SK6
phase7_dut_clock_200mhz      = -20;-20		;BSG49, 50 for SK7
phase8_dut_clock_200mhz      = -200; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


[EMMC_MFG_HS200_RD_FILE_EMMCX8_HREV1_VTE4100_V1_MID44_PRV1.0]

phase1_dut_clock_200mhz      = -10;-20;-10		;BSG18, 19 for SK1
phase2_dut_clock_200mhz      = -10		;BSG27, 28 for SK2
phase3_dut_clock_200mhz      = -10		;BSG37, 38 for SK3
phase4_dut_clock_200mhz      = -10		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_200mhz      = -20;-10		;BSG45, 46 for SK5
phase6_dut_clock_200mhz      = -10		;BSG47, 48 for SK6
phase7_dut_clock_200mhz      = -10		;BSG49, 50 for SK7
phase8_dut_clock_200mhz      = -200; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in



; *************   Based on MID          Innostor EMMC

[EMMC_MFG_FILE_EMMCX8_HREV1_VTE4100_V1_MID00_PRV0.1]

phase1_dut_clock_400khz     = -20;-60		;BSG18, 19 for SK1
phase2_dut_clock_400khz     = -20		;BSG27, 28 for SK2
phase3_dut_clock_400khz     = -20;-20		;BSG37, 38 for SK3
phase4_dut_clock_400khz     = -50; -60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     = -50;-60		;BSG45, 46 for SK5
phase6_dut_clock_400khz     = -40;-60;-20	;BSG47, 48 for SK6			
phase7_dut_clock_400khz     = -20		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = -40;-20;-60;-60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 



phase1_dut_clock_25mhz      = -30
phase2_dut_clock_25mhz      = -30
phase3_dut_clock_25mhz      = -30
phase4_dut_clock_25mhz      = -30
phase5_dut_clock_25mhz      = -30
phase6_dut_clock_25mhz      = -20;-30
phase7_dut_clock_25mhz      = -30
phase8_dut_clock_25mhz      = -30	 ; -140 to -10 OK

phase1_dut_clock_50mhz      = -60;-100;-60		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -60;-100;-20		;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -60;-100;-20		;BSG37, 38 for SK3
phase4_dut_clock_50mhz      = -60;-100;-60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -60;-100;-60		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -60;-120;-20		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -60;-100;-20		;BSG49, 50 for SK7
phase8_dut_clock_50mhz      =  0;0;-20; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


[EMMC_MFG_DDR_FILE_EMMCX8_HREV1_VTE4100_V1_MID00_PRV0.1]

phase1_dut_clock_400khz     = -50
phase2_dut_clock_400khz     = -30;-20
phase3_dut_clock_400khz     = -20
phase4_dut_clock_400khz     = -50
phase5_dut_clock_400khz     = -50
phase6_dut_clock_400khz     = -20
phase7_dut_clock_400khz     = -20
phase8_dut_clock_400khz     = 250

phase1_dut_clock_25mhz      = -50
phase2_dut_clock_25mhz      = -20
phase3_dut_clock_25mhz      = -20
phase4_dut_clock_25mhz      = -50
phase5_dut_clock_25mhz      = -50
phase6_dut_clock_25mhz      = -20
phase7_dut_clock_25mhz      =  0
phase8_dut_clock_25mhz      = 250

phase1_dut_clock_50mhz      = -50;0		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -10;-20;-50	;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -20;-50		;BSG37, 38 for SK3	
phase4_dut_clock_50mhz      = -50;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -60;-50		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      =  0;-50		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -0;-20;-50	;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = 250;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in



; *************    RMX phase 
;[EMMC_MFG_DDR_FILE_EMMCX8_HREV1_VTE4100_V1_AVTE1311]

phase1_dut_clock_400khz     = -50
phase2_dut_clock_400khz     = -30;-20
phase3_dut_clock_400khz     = -20
phase4_dut_clock_400khz     = -50
phase5_dut_clock_400khz     = -50
phase6_dut_clock_400khz     = -20
phase7_dut_clock_400khz     = -20
phase8_dut_clock_400khz     = 250

phase1_dut_clock_26mhz      = -50
phase2_dut_clock_26mhz      = -20
phase3_dut_clock_26mhz      = -20
phase4_dut_clock_26mhz      = -50
phase5_dut_clock_26mhz      = -50
phase6_dut_clock_26mhz      = -20
phase7_dut_clock_26mhz      =  0
phase8_dut_clock_26mhz      = 250

phase1_dut_clock_52mhz      = 0		;-50;0		;BSG18, 19 for SK1
phase2_dut_clock_52mhz      = -10	;-20;-50		;BSG27, 28 for SK2
phase3_dut_clock_52mhz      = -20	;-50		;BSG37, 38 for SK3	
phase4_dut_clock_52mhz      = 10	;-50;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_52mhz      = 0		;-60;-50		;BSG45, 46 for SK5
phase6_dut_clock_52mhz      = 0		;-50		;BSG47, 48 for SK6
phase7_dut_clock_52mhz      = 0		;-0;-20;-50		;BSG49, 50 for SK7
phase8_dut_clock_52mhz      = 250	;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in

;[EMMC_MFG_DDR_FILE_EMMCX8_HREV1_VTE4100_V1_AVTE1312]

phase1_dut_clock_400khz     = -50
phase2_dut_clock_400khz     = -30;-20
phase3_dut_clock_400khz     = -20
phase4_dut_clock_400khz     = -50
phase5_dut_clock_400khz     = -50
phase6_dut_clock_400khz     = -20
phase7_dut_clock_400khz     = -20
phase8_dut_clock_400khz     = 250

phase1_dut_clock_26mhz      = -50
phase2_dut_clock_26mhz      = -20
phase3_dut_clock_26mhz      = -20
phase4_dut_clock_26mhz      = -50
phase5_dut_clock_26mhz      = -50
phase6_dut_clock_26mhz      = -20
phase7_dut_clock_26mhz      =  0
phase8_dut_clock_26mhz      = 250

phase1_dut_clock_52mhz      = 0		;-50;0		;BSG18, 19 for SK1
phase2_dut_clock_52mhz      = -10	;-20;-50		;BSG27, 28 for SK2
phase3_dut_clock_52mhz      = -20	;-50		;BSG37, 38 for SK3	
phase4_dut_clock_52mhz      = 10	;-50;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_52mhz      = 0		;-60;-50		;BSG45, 46 for SK5
phase6_dut_clock_52mhz      = 0		;-50	;BSG47, 48 for SK6
phase7_dut_clock_52mhz      = 0		;-0;-20;-50		;BSG49, 50 for SK7
phase8_dut_clock_52mhz      = 215	;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in

;[EMMC_MFG_DDR_FILE_EMMCX8_HREV1_VTE4100_V1_AVTE1313]

phase1_dut_clock_400khz     = -50
phase2_dut_clock_400khz     = -30;-20
phase3_dut_clock_400khz     = -20
phase4_dut_clock_400khz     = -50
phase5_dut_clock_400khz     = -50
phase6_dut_clock_400khz     = -20
phase7_dut_clock_400khz     = -20
phase8_dut_clock_400khz     = 250

phase1_dut_clock_26mhz      = -50
phase2_dut_clock_26mhz      = -20
phase3_dut_clock_26mhz      = -20
phase4_dut_clock_26mhz      = -50
phase5_dut_clock_26mhz      = -50
phase6_dut_clock_26mhz      = -20
phase7_dut_clock_26mhz      =  0
phase8_dut_clock_26mhz      = 250

phase1_dut_clock_52mhz      = 0		;-50;0		;BSG18, 19 for SK1
phase2_dut_clock_52mhz      = -10	;-20;-50		;BSG27, 28 for SK2
phase3_dut_clock_52mhz      = -20	;-50		;BSG37, 38 for SK3	
phase4_dut_clock_52mhz      = 10	;-50;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_52mhz      = 0		;-60;-50		;BSG45, 46 for SK5
phase6_dut_clock_52mhz      = 0		;-50		;BSG47, 48 for SK6
phase7_dut_clock_52mhz      = 0		;-0;-20;-50		;BSG49, 50 for SK7
phase8_dut_clock_52mhz      = 250	;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in

;[EMMC_MFG_DDR_FILE_EMMCX8_HREV1_VTE4100_V1_AVTE1314]

phase1_dut_clock_400khz     = -50
phase2_dut_clock_400khz     = -30;-20
phase3_dut_clock_400khz     = -20
phase4_dut_clock_400khz     = -50
phase5_dut_clock_400khz     = -50
phase6_dut_clock_400khz     = -20
phase7_dut_clock_400khz     = -20
phase8_dut_clock_400khz     = 250

phase1_dut_clock_26mhz      = -50
phase2_dut_clock_26mhz      = -20
phase3_dut_clock_26mhz      = -20
phase4_dut_clock_26mhz      = -50
phase5_dut_clock_26mhz      = -50
phase6_dut_clock_26mhz      = -20
phase7_dut_clock_26mhz      =  0
phase8_dut_clock_26mhz      = 250

phase1_dut_clock_52mhz      = 0		;-50;0		;BSG18, 19 for SK1
phase2_dut_clock_52mhz      = -10	;-20;-50		;BSG27, 28 for SK2
phase3_dut_clock_52mhz      = -20	;-50		;BSG37, 38 for SK3	
phase4_dut_clock_52mhz      = 10	;-50;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_52mhz      = 0		;-60;-50		;BSG45, 46 for SK5
phase6_dut_clock_52mhz      = 0		;-50		;BSG47, 48 for SK6
phase7_dut_clock_52mhz      = 0		;-0;-20;-50		;BSG49, 50 for SK7
phase8_dut_clock_52mhz      = 250	;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in

;[EMMC_MFG_DDR_FILE_EMMCX8_HREV1_VTE4100_V1_AVTE1315

phase1_dut_clock_400khz     = -50
phase2_dut_clock_400khz     = -30;-20
phase3_dut_clock_400khz     = -20
phase4_dut_clock_400khz     = -50
phase5_dut_clock_400khz     = -50
phase6_dut_clock_400khz     = -20
phase7_dut_clock_400khz     = -20
phase8_dut_clock_400khz     = 250

phase1_dut_clock_26mhz      = -50
phase2_dut_clock_26mhz      = -20
phase3_dut_clock_26mhz      = -20
phase4_dut_clock_26mhz      = -50
phase5_dut_clock_26mhz      = -50
phase6_dut_clock_26mhz      = -20
phase7_dut_clock_26mhz      =  0
phase8_dut_clock_26mhz      = 250

phase1_dut_clock_52mhz      = 0		;-50;0		;BSG18, 19 for SK1
phase2_dut_clock_52mhz      = -10	;-20;-50		;BSG27, 28 for SK2
phase3_dut_clock_52mhz      = -20	;-50		;BSG37, 38 for SK3	
phase4_dut_clock_52mhz      = 10	;-50;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_52mhz      = 0		;-60;-50		;BSG45, 46 for SK5
phase6_dut_clock_52mhz      = 0		;-50		;BSG47, 48 for SK6
phase7_dut_clock_52mhz      = 30	;-0;-20;-50		;BSG49, 50 for SK7
phase8_dut_clock_52mhz      = 235	;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in

;[EMMC_MFG_DDR_FILE_EMMCX8_HREV1_VTE4100_V1_AVTE1316

phase1_dut_clock_400khz     = -50
phase2_dut_clock_400khz     = -30;-20
phase3_dut_clock_400khz     = -20
phase4_dut_clock_400khz     = -50
phase5_dut_clock_400khz     = -50
phase6_dut_clock_400khz     = -20
phase7_dut_clock_400khz     = -20
phase8_dut_clock_400khz     = 250

phase1_dut_clock_26mhz      = -50
phase2_dut_clock_26mhz      = -20
phase3_dut_clock_26mhz      = -20
phase4_dut_clock_26mhz      = -50
phase5_dut_clock_26mhz      = -50
phase6_dut_clock_26mhz      = -20
phase7_dut_clock_26mhz      =  0
phase8_dut_clock_26mhz      = 250

phase1_dut_clock_52mhz      = 0		;-50;0		;BSG18, 19 for SK1
phase2_dut_clock_52mhz      = -10	;-20;-50		;BSG27, 28 for SK2
phase3_dut_clock_52mhz      = -20	;-50		;BSG37, 38 for SK3	
phase4_dut_clock_52mhz      = 10	;-50;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_52mhz      = 0		;-60;-50		;BSG45, 46 for SK5
phase6_dut_clock_52mhz      = 0		;-50		;BSG47, 48 for SK6
phase7_dut_clock_52mhz      = 0		;-0;-20;-50		;BSG49, 50 for SK7
phase8_dut_clock_52mhz      = 250	;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in

;[EMMC_MFG_DDR_FILE_EMMCX8_HREV1_VTE4100_V1_AVTE1317]

phase1_dut_clock_400khz     = -50
phase2_dut_clock_400khz     = -30;-20
phase3_dut_clock_400khz     = -20
phase4_dut_clock_400khz     = -50
phase5_dut_clock_400khz     = -50
phase6_dut_clock_400khz     = -20
phase7_dut_clock_400khz     = -20
phase8_dut_clock_400khz     = 250

phase1_dut_clock_26mhz      = -50
phase2_dut_clock_26mhz      = -20
phase3_dut_clock_26mhz      = -20
phase4_dut_clock_26mhz      = -50
phase5_dut_clock_26mhz      = -50
phase6_dut_clock_26mhz      = -20
phase7_dut_clock_26mhz      =  0
phase8_dut_clock_26mhz      = 250

phase1_dut_clock_52mhz      = 0		;-50;0		;BSG18, 19 for SK1
phase2_dut_clock_52mhz      = -10	;-20;-50		;BSG27, 28 for SK2
phase3_dut_clock_52mhz      = -20	;-50		;BSG37, 38 for SK3	
phase4_dut_clock_52mhz      = 10	;-50;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_52mhz      = 0		;-60;-50		;BSG45, 46 for SK5
phase6_dut_clock_52mhz      = 0		;-50		;BSG47, 48 for SK6
phase7_dut_clock_52mhz      = 0		;-0;-20;-50		;BSG49, 50 for SK7
phase8_dut_clock_52mhz      = 250	;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in

;[EMMC_MFG_DDR_FILE_EMMCX8_HREV1_VTE4100_V1_AVTE1318]

phase1_dut_clock_400khz     = -50
phase2_dut_clock_400khz     = -30;-20
phase3_dut_clock_400khz     = -20
phase4_dut_clock_400khz     = -50
phase5_dut_clock_400khz     = -50
phase6_dut_clock_400khz     = -20
phase7_dut_clock_400khz     = -20
phase8_dut_clock_400khz     = 250

phase1_dut_clock_26mhz      = -50
phase2_dut_clock_26mhz      = -20
phase3_dut_clock_26mhz      = -20
phase4_dut_clock_26mhz      = -50
phase5_dut_clock_26mhz      = -50
phase6_dut_clock_26mhz      = -20
phase7_dut_clock_26mhz      =  0
phase8_dut_clock_26mhz      = 250

phase1_dut_clock_52mhz      = 0		;-50;0		;BSG18, 19 for SK1
phase2_dut_clock_52mhz      = -10	;-20;-50		;BSG27, 28 for SK2
phase3_dut_clock_52mhz      = -20	;-50		;BSG37, 38 for SK3	
phase4_dut_clock_52mhz      = 10	;-50;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_52mhz      = 0		;-60;-50		;BSG45, 46 for SK5
phase6_dut_clock_52mhz      = 0		;-50		;BSG47, 48 for SK6
phase7_dut_clock_52mhz      = 0		;-0;-20;-50		;BSG49, 50 for SK7
phase8_dut_clock_52mhz      = 250	;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in

; ***************  HS200

[EMMC_MFG_HS200_FILE_EMMCX8_HREV1_VTE4100_V1]

phase1_dut_clock_400khz     = -0		;BSG18, 19 for SK1
phase2_dut_clock_400khz     = -0		;BSG27, 28 for SK2
phase3_dut_clock_400khz     = -0		;BSG37, 38 for SK3
phase4_dut_clock_400khz     = -0		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     = -0		;BSG45, 46 for SK5
phase6_dut_clock_400khz     = -0		;BSG47, 48 for SK6			
phase7_dut_clock_400khz     = -0		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = -0;-60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


phase1_dut_clock_25mhz      = -0
phase2_dut_clock_25mhz      = -0
phase3_dut_clock_25mhz      = -0
phase4_dut_clock_25mhz      = -0
phase5_dut_clock_25mhz      = -0
phase6_dut_clock_25mhz      = -0
phase7_dut_clock_25mhz      = -0
phase8_dut_clock_25mhz      =  -0 ; -140 to -10 OK

phase1_dut_clock_50mhz      = -0		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -0		;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -0		;BSG37, 38 for SK3
phase4_dut_clock_50mhz      = -0		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -0		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -0		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -0		;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = -0; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 

phase1_dut_clock_200mhz      = -20		;BSG18, 19 for SK1
phase2_dut_clock_200mhz      = -20		;BSG27, 28 for SK2
phase3_dut_clock_200mhz      = -20		;BSG37, 38 for SK3
phase4_dut_clock_200mhz      = -20		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_200mhz      = -20		;BSG45, 46 for SK5
phase6_dut_clock_200mhz      = -20		;BSG47, 48 for SK6
phase7_dut_clock_200mhz      = -20		;BSG49, 50 for SK7
phase8_dut_clock_200mhz      = -200; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


[EMMC_MFG_HS200_RD_FILE_EMMCX8_HREV1_VTE4100_V1]

phase1_dut_clock_200mhz      = -10		;BSG18, 19 for SK1
phase2_dut_clock_200mhz      = -10		;BSG27, 28 for SK2
phase3_dut_clock_200mhz      = -10		;BSG37, 38 for SK3
phase4_dut_clock_200mhz      = -10		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_200mhz      = -10		;BSG45, 46 for SK5
phase6_dut_clock_200mhz      = -10		;BSG47, 48 for SK6
phase7_dut_clock_200mhz      = -10		;BSG49, 50 for SK7
phase8_dut_clock_200mhz      = -200; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in


; SAM new samples 

[EMMC_MFG_HS200_FILE_EMMCX8_HREV1_VTE4100_V1_.0_PRV0.3]
phase1_dut_clock_200mhz      =  20;15;0		;BSG18, 19 for SK1
phase2_dut_clock_200mhz      =  30		;BSG27, 28 for SK2
phase3_dut_clock_200mhz      =  50		;BSG37, 38 for SK3
phase4_dut_clock_200mhz      =  50		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_200mhz      =  41		;BSG45, 46 for SK5
phase6_dut_clock_200mhz      =  20		;BSG47, 48 for SK6
phase7_dut_clock_200mhz      =  30		;BSG49, 50 for SK7
phase8_dut_clock_200mhz      = -180; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 

[EMMC_MFG_HS200_RD_FILE_EMMCX8_HREV1_VTE4100_V1_MID15_PRV0.3]
phase1_dut_clock_200mhz      =  1		;BSG18, 19 for SK1
phase2_dut_clock_200mhz      =  30		;BSG27, 28 for SK2
phase3_dut_clock_200mhz      =  50		;BSG37, 38 for SK3
phase4_dut_clock_200mhz      =  30		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_200mhz      =  50 		;BSG45, 46 for SK5
phase6_dut_clock_200mhz      =  20		;BSG47, 48 for SK6
phase7_dut_clock_200mhz      =  30		;BSG49, 50 for SK7
phase8_dut_clock_200mhz      = -180; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in




;*******************************************************************************************************
; **************************** EMCP8 Duplicate from eMMC for VTE4100
;***********************************************************************************************************

;**************************************************************************************************************************************
; Design label for which we define the ****WR/RD PAttern*****   eMMC8+ AVTE3000 VTE4100


;*********************************************************************************************************************************


[EMMC_MFG_FW_FILE_EMCPX8_HREV1_VTE4100_V1]

phase1_dut_clock_400khz     = -60		;BSG18, 19 for SK1
phase2_dut_clock_400khz     = -20		;BSG27, 28 for SK2
phase3_dut_clock_400khz     = -20		;BSG37, 38 for SK3
phase4_dut_clock_400khz     = -60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     = -60		;BSG45, 46 for SK5
phase6_dut_clock_400khz     = -20		;BSG47, 48 for SK6			
phase7_dut_clock_400khz     = -20		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = -60;-60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


phase1_dut_clock_25mhz      = -60
phase2_dut_clock_25mhz      = -20
phase3_dut_clock_25mhz      = -20
phase4_dut_clock_25mhz      = -60
phase5_dut_clock_25mhz      = -60
phase6_dut_clock_25mhz      = -20
phase7_dut_clock_25mhz      = -20
phase8_dut_clock_25mhz      =  -60 ; -140 to -10 OK

phase1_dut_clock_50mhz      = -60		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -20		;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -20		;BSG37, 38 for SK3
phase4_dut_clock_50mhz      = -60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -60		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -20		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -20		;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = -20; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


[EMMC_MFG_FILE_EMCPX8_HREV1_VTE4100_V1]

phase1_dut_clock_400khz     = -60		;BSG18, 19 for SK1
phase2_dut_clock_400khz     = -20		;BSG27, 28 for SK2
phase3_dut_clock_400khz     = -20		;BSG37, 38 for SK3
phase4_dut_clock_400khz     = -60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     = -60		;BSG45, 46 for SK5
phase6_dut_clock_400khz     = -60;-20		;BSG47, 48 for SK6			
phase7_dut_clock_400khz     = -20		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = -60;-60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


phase1_dut_clock_25mhz      = -60
phase2_dut_clock_25mhz      = -40;-20
phase3_dut_clock_25mhz      = -20
phase4_dut_clock_25mhz      = -60
phase5_dut_clock_25mhz      = -60
phase6_dut_clock_25mhz      = -20
phase7_dut_clock_25mhz      = -20
phase8_dut_clock_25mhz      =  -60 ; -140 to -10 OK

phase1_dut_clock_50mhz      = -100;-60		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -100;-20		;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -100;-20		;BSG37, 38 for SK3
phase4_dut_clock_50mhz      = -100;-60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -100;-60		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -120;-20		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -100;-20		;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = 0;-20; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


[EMMC_MFG_BKOPS_FILE_EMCPX8_HREV1_VTE4100_V1]

phase1_dut_clock_400khz     =  0		;BSG18, 19 for SK1
phase2_dut_clock_400khz     =  0		;BSG27, 28 for SK2
phase3_dut_clock_400khz     =  0		;BSG37, 38 for SK3
phase4_dut_clock_400khz     =  0		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     =  0		;BSG45, 46 for SK5
phase6_dut_clock_400khz     =  0		;BSG47, 48 for SK6			
phase7_dut_clock_400khz     =  0		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = -60;-60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


phase1_dut_clock_25mhz      = 0
phase2_dut_clock_25mhz      = 0
phase3_dut_clock_25mhz      = 0
phase4_dut_clock_25mhz      = 0
phase5_dut_clock_25mhz      = 0
phase6_dut_clock_25mhz      = 0
phase7_dut_clock_25mhz      = 0
phase8_dut_clock_25mhz      =  -60 ; -140 to -10 OK

phase1_dut_clock_50mhz      = -60		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -20		;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -20		;BSG37, 38 for SK3
phase4_dut_clock_50mhz      = -60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -60		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -20		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -20		;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = -20; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in


[EMMC_MFG_DDR_FILE_EMCPX8_HREV1_VTE4100_V1]

phase1_dut_clock_400khz     = -50
phase2_dut_clock_400khz     = -30;-20
phase3_dut_clock_400khz     = -20
phase4_dut_clock_400khz     = -50
phase5_dut_clock_400khz     = -50
phase6_dut_clock_400khz     = -20
phase7_dut_clock_400khz     = -20
phase8_dut_clock_400khz     = 250

phase1_dut_clock_25mhz      = -50
phase2_dut_clock_25mhz      = -20
phase3_dut_clock_25mhz      = -20
phase4_dut_clock_25mhz      = -50
phase5_dut_clock_25mhz      = -50
phase6_dut_clock_25mhz      = -20
phase7_dut_clock_25mhz      =  0
phase8_dut_clock_25mhz      = 250

phase1_dut_clock_50mhz      = -50;0		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -10;-20;-50	;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -20;-50		;BSG37, 38 for SK3	
phase4_dut_clock_50mhz      = -50;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -50;-60;-50	;BSG45, 46 for SK5
phase6_dut_clock_50mhz      =  0;-50		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -0;-20;-50	;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = 200;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 200 for eMCP!

[EMMC_MFG_VOL_VOH_FILE_EMCPX8_HREV1_VTE4100_V1]

phase1_dut_clock_400khz     = 60		;BSG18, 19 for SK1
phase2_dut_clock_400khz     = 60		;BSG27, 28 for SK2
phase3_dut_clock_400khz     = 60		;BSG37, 38 for SK3
phase4_dut_clock_400khz     = 60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     = 60		;BSG45, 46 for SK5
phase6_dut_clock_400khz     = 60;-20		;BSG47, 48 for SK6			
phase7_dut_clock_400khz     = 60		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = 60;-60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


phase1_dut_clock_25mhz      = -60;-60
phase2_dut_clock_25mhz      = 60;-;-20
phase3_dut_clock_25mhz      = 60;--20
phase4_dut_clock_25mhz      = 60;--60
phase5_dut_clock_25mhz      = 60;--60
phase6_dut_clock_25mhz      = 60;--20
phase7_dut_clock_25mhz      = 60;--20
phase8_dut_clock_25mhz      = -60;-60;-60 ; -140 to -10 OK




; ***************  HS200

[EMMC_MFG_HS200_FILE_EMCPX8_HREV1_VTE4100_V1]

phase1_dut_clock_400khz     = -0		;BSG18, 19 for SK1
phase2_dut_clock_400khz     = -0		;BSG27, 28 for SK2
phase3_dut_clock_400khz     = -0		;BSG37, 38 for SK3
phase4_dut_clock_400khz     = -0		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     = -0		;BSG45, 46 for SK5
phase6_dut_clock_400khz     = -0		;BSG47, 48 for SK6			
phase7_dut_clock_400khz     = -0		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = -0;-60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


phase1_dut_clock_25mhz      = -0
phase2_dut_clock_25mhz      = -0
phase3_dut_clock_25mhz      = -0
phase4_dut_clock_25mhz      = -0
phase5_dut_clock_25mhz      = -0
phase6_dut_clock_25mhz      = -0
phase7_dut_clock_25mhz      = -0
phase8_dut_clock_25mhz      =  -0 ; -140 to -10 OK

phase1_dut_clock_50mhz      = -0		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -0		;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -0		;BSG37, 38 for SK3
phase4_dut_clock_50mhz      = -0		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -0		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -0		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -0		;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = -0; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 

phase1_dut_clock_200mhz      = -20		;BSG18, 19 for SK1
phase2_dut_clock_200mhz      = -20		;BSG27, 28 for SK2
phase3_dut_clock_200mhz      = -20		;BSG37, 38 for SK3
phase4_dut_clock_200mhz      = -20		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_200mhz      = -20		;BSG45, 46 for SK5
phase6_dut_clock_200mhz      = -20		;BSG47, 48 for SK6
phase7_dut_clock_200mhz      = -20		;BSG49, 50 for SK7
phase8_dut_clock_200mhz      = -200; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


[EMMC_MFG_HS200_RD_FILE_EMCPX8_HREV1_VTE4100_V1]

phase1_dut_clock_200mhz      = -10		;BSG18, 19 for SK1
phase2_dut_clock_200mhz      = -10		;BSG27, 28 for SK2
phase3_dut_clock_200mhz      = -10		;BSG37, 38 for SK3
phase4_dut_clock_200mhz      = -10		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_200mhz      = -10		;BSG45, 46 for SK5
phase6_dut_clock_200mhz      = -10		;BSG47, 48 for SK6
phase7_dut_clock_200mhz      = -10		;BSG49, 50 for SK7
phase8_dut_clock_200mhz      = -200; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in




;*********************************************************************************************************************************
; *************   Based on MID  EMCP !!!!!        3S eMCP !!



[EMMC_MFG_FILE_EMCPX8_HREV1_VTE4100_V1_MID32_PRV4.4]

phase1_dut_clock_400khz     = -60		;BSG18, 19 for SK1
phase2_dut_clock_400khz     = -20		;BSG27, 28 for SK2
phase3_dut_clock_400khz     = -20		;BSG37, 38 for SK3
phase4_dut_clock_400khz     = -60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     = -60		;BSG45, 46 for SK5
phase6_dut_clock_400khz     = -60;-20		;BSG47, 48 for SK6			
phase7_dut_clock_400khz     = -20		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = -60;-60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


phase1_dut_clock_25mhz      = -100;-60
phase2_dut_clock_25mhz      = -80;-20
phase3_dut_clock_25mhz      = -60;-20
phase4_dut_clock_25mhz      = -120;-60
phase5_dut_clock_25mhz      = -100;-60
phase6_dut_clock_25mhz      = -80;-20
phase7_dut_clock_25mhz      = -80;-20
phase8_dut_clock_25mhz      = -80;-60;-60 ; -140 to -10 OK

phase1_dut_clock_50mhz      = -100;-60		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -100;-20		;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -100;-20		;BSG37, 38 for SK3
phase4_dut_clock_50mhz      = -100;-60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -100;-60		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -120;-20		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -100;-20		;BSG49, 50 for SK7
phase8_dut_clock_50mhz      =  0;-20; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


EMMC_MFG_DDR_FILE_EMCPX8_HREV1_VTE4100_V1_MID32_PRV4.4]

phase1_dut_clock_400khz     = -50
phase2_dut_clock_400khz     = -30;-20
phase3_dut_clock_400khz     = -20
phase4_dut_clock_400khz     = -50
phase5_dut_clock_400khz     = -50
phase6_dut_clock_400khz     = -20
phase7_dut_clock_400khz     = -20
phase8_dut_clock_400khz     = 250

phase1_dut_clock_25mhz      = -50
phase2_dut_clock_25mhz      = -20
phase3_dut_clock_25mhz      = -20
phase4_dut_clock_25mhz      = -50
phase5_dut_clock_25mhz      = -50
phase6_dut_clock_25mhz      = -20
phase7_dut_clock_25mhz      =  0
phase8_dut_clock_25mhz      = 250

phase1_dut_clock_50mhz      = -50;0		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -10;-20;-50	;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -20;-50		;BSG37, 38 for SK3	
phase4_dut_clock_50mhz      = -50;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -60;-50		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      =  0;-50		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -0;-20;-50	;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = 250;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in

; *************   Based on MID          SKY  EMCP!!



[EMMC_MFG_FILE_EMCPX8_HREV1_VTE4100_V1_MID11_PRV1.0]

phase1_dut_clock_400khz     = -60		;BSG18, 19 for SK1
phase2_dut_clock_400khz     = -20		;BSG27, 28 for SK2
phase3_dut_clock_400khz     = -20		;BSG37, 38 for SK3
phase4_dut_clock_400khz     = -50;-60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_400khz     = -60		;BSG45, 46 for SK5
phase6_dut_clock_400khz     = -60;-20		;BSG47, 48 for SK6			
phase7_dut_clock_400khz     = -20		;BSG49, 50 for SK7
phase8_dut_clock_400khz     = -60;-60; 0	;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


phase1_dut_clock_25mhz      = -80;-60
phase2_dut_clock_25mhz      = -60;-20
phase3_dut_clock_25mhz      = -60;-20
phase4_dut_clock_25mhz      = -80;-60
phase5_dut_clock_25mhz      = -80;-60
phase6_dut_clock_25mhz      = -60;-20
phase7_dut_clock_25mhz      = -60;-20
phase8_dut_clock_25mhz      = -80;-60;-60 ; -140 to -10 OK

phase1_dut_clock_50mhz      = -60;-60		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -40;-20		;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -40;-20		;BSG37, 38 for SK3
phase4_dut_clock_50mhz      = -60;-60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -60;-60		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -40;-20		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -40;-20		;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = -20;-20; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 

[EMMC_MFG_DDR_FILE_EMCPX8_HREV1_VTE4100_V1_MID11_PRV1.0]

phase1_dut_clock_400khz     = -51
phase2_dut_clock_400khz     = -30;-20
phase3_dut_clock_400khz     = -20
phase4_dut_clock_400khz     = -50
phase5_dut_clock_400khz     = -50
phase6_dut_clock_400khz     = -20
phase7_dut_clock_400khz     = -20
phase8_dut_clock_400khz     = 250

phase1_dut_clock_25mhz      = -51
phase2_dut_clock_25mhz      = -20
phase3_dut_clock_25mhz      = -20
phase4_dut_clock_25mhz      = -50
phase5_dut_clock_25mhz      = -50
phase6_dut_clock_25mhz      = -20
phase7_dut_clock_25mhz      =  0
phase8_dut_clock_25mhz      = 250

phase1_dut_clock_50mhz      = -51;0		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -10;-10;-20;-50	;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -20;-50		;BSG37, 38 for SK3	
phase4_dut_clock_50mhz      = -35;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -30;-60;-50	;BSG45, 46 for SK5
phase6_dut_clock_50mhz      =  0;-50		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -0;-20;-50	;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = 220;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Dat ; SKy 220 



; *************   Based on MID          Innostor eMCP!!

EMMC_MFG_FILE_EMCPX8_HREV1_VTE4100_V1_MID00_PRV0.1]

phase1_dut_clock_25mhz      = -20
phase2_dut_clock_25mhz      = -20
phase3_dut_clock_25mhz      = -20
phase4_dut_clock_25mhz      = -20
phase5_dut_clock_25mhz      = -20
phase6_dut_clock_25mhz      = -20
phase7_dut_clock_25mhz      = -20
phase8_dut_clock_25mhz      = -20	 ; -140 to -10 OK

phase1_dut_clock_50mhz      = -60;-100;-60		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -60;-100;-20		;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -60;-100;-20		;BSG37, 38 for SK3
phase4_dut_clock_50mhz      = -60;-100;-60		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -60;-100;-60		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -60;-120;-20		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -60;-100;-20		;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = 0;0;-20; 0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in 


[EMMC_MFG_DDR_FILE_EMCPX8_HREV1_VTE4100_V1_MID00_PRV0.1]

phase1_dut_clock_400khz     = -50
phase2_dut_clock_400khz     = -30;-20
phase3_dut_clock_400khz     = -20
phase4_dut_clock_400khz     = -50
phase5_dut_clock_400khz     = -50
phase6_dut_clock_400khz     = -20
phase7_dut_clock_400khz     = -20
phase8_dut_clock_400khz     = 250

phase1_dut_clock_25mhz      = -50
phase2_dut_clock_25mhz      = -20
phase3_dut_clock_25mhz      = -20
phase4_dut_clock_25mhz      = -50
phase5_dut_clock_25mhz      = -50
phase6_dut_clock_25mhz      = -20
phase7_dut_clock_25mhz      =  0
phase8_dut_clock_25mhz      = 250

phase1_dut_clock_50mhz      = -50;0		;BSG18, 19 for SK1
phase2_dut_clock_50mhz      = -50;-20;-50	;BSG27, 28 for SK2
phase3_dut_clock_50mhz      = -20;-50		;BSG37, 38 for SK3	
phase4_dut_clock_50mhz      = -50;4		;BSG43, 44 for SK4 and SK8
phase5_dut_clock_50mhz      = -60;-50		;BSG45, 46 for SK5
phase6_dut_clock_50mhz      = -20;-50		;BSG47, 48 for SK6
phase7_dut_clock_50mhz      = -50;-20;-50	;BSG49, 50 for SK7
phase8_dut_clock_50mhz      = 230;0		;BSG62, 63 for SCK_IOR, Input Clock for Response and Data in








;**************************************************************************************************************************************
; Design label for which we define the ****WR/RD PAttern*****   NAND48 + AVTE3000 VTE4100


;*********************************************************************************************************************************


;************************************************************************************************
[NAND_MFG_FILE_NAND48TX8_HREV1_VTE4100_V1]

phase1_dut_clock_50mhz      = 0			;BSG49  no phase used in NDA
phase2_dut_clock_50mhz      = 50		;BSG51 
phase3_dut_clock_50mhz      = 50		;BSG53 
phase4_dut_clock_50mhz      = 50		;BSG55 
phase5_dut_clock_50mhz      = 50		;BSG57 




[NAND_MFG_SYNC_FILE_NAND48TX8_HREV1_VTE4100_V1]
phase1_dut_clock_25mhz= 0     	 		Tester CLK 	;BSG49
phase2_dut_clock_25mhz=	50;60;50;		Sk1,5	;BSG51
phase3_dut_clock_25mhz= 50;50			Sk2,6	;BSG53 	60-120 OK
phase4_dut_clock_25mhz= 50;60;50;		Sk3,7	;BSG55
phase5_dut_clock_25mhz= 50;50;			Sk4,8	;BSG57


phase1_dut_clock_50mhz= 0     	 		Tester CLK 	;BSG49
phase2_dut_clock_50mhz=	60;50;			Sk1,5	;BSG51
phase3_dut_clock_50mhz= 50			Sk2,6	;BSG53 	60-120 OK
phase4_dut_clock_50mhz= 60;50;			Sk3,7	;BSG55
phase5_dut_clock_50mhz= 50;			Sk4,8	;BSG57


;********************* RMX

[NAND_MFG_SYNC_FILE_NAND48TX8_HREV1_VTE4100_V1_AVTE1311]
phase1_dut_clock_50mhz= 0     	 		Tester CLK 	;BSG49
phase2_dut_clock_50mhz=	60;50;			Sk1,5	;BSG51
phase3_dut_clock_50mhz= 95			Sk2,6	;BSG53 	60-120 OK
phase4_dut_clock_50mhz= 95;50;			Sk3,7	;BSG55
phase5_dut_clock_50mhz= 95;			Sk4,8	;BSG57

[NAND_MFG_SYNC_FILE_NAND48TX8_HREV1_VTE4100_V1_AVTE1312]
phase1_dut_clock_50mhz= 0 	 		Tester CLK 	;BSG49
phase2_dut_clock_50mhz=	50;50;50;			Sk1,5	;BSG51
phase3_dut_clock_50mhz= 90			Sk2,6	;BSG53 	60-120 OK
phase4_dut_clock_50mhz= 90;60;50;			Sk3,7	;BSG55
phase5_dut_clock_50mhz= 50;			Sk4,8	;BSG57

;phase1_dut_clock_60mhz=	0;50;50;			Sk1,5	;BSG51
;phase2_dut_clock_60mhz=	140;50;50;			Sk1,5	;BSG51

[NAND_MFG_SYNC_FILE_NAND48TX8_HREV1_VTE4100_V1_AVTE1313]
phase1_dut_clock_50mhz= = 0	 		Tester CLK 	;BSG49
phase2_dut_clock_50mhz= 50;50;			Sk1,5	;BSG51
phase3_dut_clock_50mhz= 90;95			Sk2,6	;BSG53 	60-120 OK
phase4_dut_clock_50mhz= 90;50;			Sk3,7	;BSG55
phase5_dut_clock_50mhz= 50;			Sk4,8	;BSG57

[NAND_MFG_SYNC_FILE_NAND48TX8_HREV1_VTE4100_V1_AVTE1314]
phase1_dut_clock_50mhz= 0     	 		Tester CLK 	;BSG49
phase2_dut_clock_50mhz=	60;50;			Sk1,5	;BSG51
phase3_dut_clock_50mhz= 120			Sk2,6	;BSG53 	60-120 OK
phase4_dut_clock_50mhz= 90;60;50;			Sk3,7	;BSG55
phase5_dut_clock_50mhz= 50;			Sk4,8	;BSG57

[NAND_MFG_SYNC_FILE_NAND48TX8_HREV1_VTE4100_V1_AVTE1315]
phase1_dut_clock_50mhz= 0     	 		Tester CLK 	;BSG49
phase2_dut_clock_50mhz=	60;50;			Sk1,5	;BSG51
phase3_dut_clock_50mhz= 90			Sk2,6	;BSG53 	60-120 OK
phase4_dut_clock_50mhz= 95;50;			Sk3,7	;BSG55
phase5_dut_clock_50mhz= 95;			Sk4,8	;BSG57

[NAND_MFG_SYNC_FILE_NAND48TX8_HREV1_VTE4100_V1_AVTE1316]
phase1_dut_clock_50mhz= 0     	 		Tester CLK 	;BSG49
phase2_dut_clock_50mhz=	60;50;			Sk1,5	;BSG51
phase3_dut_clock_50mhz= 95			Sk2,6	;BSG53 	60-120 OK
phase4_dut_clock_50mhz= 95;50;			Sk3,7	;BSG55
phase5_dut_clock_50mhz= 50;			Sk4,8	;BSG57

[NAND_MFG_SYNC_FILE_NAND48TX8_HREV1_VTE4100_V1_AVTE1317]
phase1_dut_clock_50mhz= 0     	 		Tester CLK 	;BSG49
phase2_dut_clock_50mhz=	60;50;			Sk1,5	;BSG51
phase3_dut_clock_50mhz= 95			Sk2,6	;BSG53 	60-120 OK
phase4_dut_clock_50mhz= 95;50;			Sk3,7	;BSG55
phase5_dut_clock_50mhz= 50;			Sk4,8	;BSG57

[NAND_MFG_SYNC_FILE_NAND48TX8_HREV1_VTE4100_V1_AVTE1318]
phase1_dut_clock_50mhz= 0     	 		Tester CLK 	;BSG49
phase2_dut_clock_50mhz=	60;50;			Sk1,5	;BSG51
phase3_dut_clock_50mhz= 95			Sk2,6	;BSG53 	60-120 OK
phase4_dut_clock_50mhz= 95;50;			Sk3,7	;BSG55
phase5_dut_clock_50mhz= 50;			Sk4,8	;BSG57


;****************************************************** 3600 ENG  ***********************
;****************************************************** 3600 ENG  ***********************
;****************************************************** 3600 ***********************
; ****** VTE4100 ****************** ENG unit SD/eMMC 3SK adapter
;****************************************************** Generic

[EMMC_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1]
phase1_dut_clock_400khz= -70;-40 ; 3.5ns Tsu
phase2_dut_clock_400khz= -40

phase1_dut_clock_20mhz= -60;-60;-40  -60/60 better
phase2_dut_clock_20mhz=  80;80


phase1_dut_clock_52mhz= -80   -40/61 -80/61 for MIC
phase2_dut_clock_52mhz= 61 

phase1_dut_clock_70mhz= 90   -40/61 -80/61 for MIC
phase2_dut_clock_70mhz= 0 



phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz=100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0
phase1_dut_clock_180mhz=120
phase2_dut_clock_180mhz = 0
phase1_dut_clock_200mhz=-100
phase2_dut_clock_200mhz=0 
phase1_dut_clock_220mhz=-100
phase2_dut_clock_220mhz=0

[EMMC_HS200_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1]

phase1_dut1_clock_50mhz= -60;-60;      -40 to 130/0 Micron
phase2_dut1_clock_50mhz=  60;60

phase1_dut1_clock_70mhz= 95;-70;      -40 to 130/0 Micron
phase2_dut1_clock_70mhz=  50;100

phase1_dut2_clock_100mhz= -80;      -40 to 130/0 Micron
phase2_dut1_clock_100mhz=  0

phase1_dut1_clock_140mhz= -80;      -40 to 130/0 Micron
phase2_dut1_clock_140mhz=  0

phase1_dut1_clock_200mhz= 95;      - use DDR design for SK1 100/50 at edge
phase2_dut1_clock_200mhz= 50

phase1_dut2_clock_50mhz= -60;      -40 to 130/0 Micron
phase2_dut2_clock_50mhz=  60

phase1_dut2_clock_70mhz= -70;      -40 to 130/0 Micron
phase2_dut2_clock_70mhz=  100

phase1_dut2_clock_100mhz= -80;      -40 to 130/0 Micron
phase2_dut2_clock_100mhz=  0

phase1_dut2_clock_140mhz= -80;      -40 to 130/0 Micron
phase2_dut2_clock_140mhz=  0

phase1_dut2_clock_200mhz= -80;      -40 to 130/0 Micron
phase2_dut2_clock_200mhz=  0

phase1_dut3_clock_200mhz= -170;-120;-80;      -40 to 130/0  SmartM -120/20 SK3  -160/-30 better for other unit; scan -170/-32
phase2_dut3_clock_200mhz= -32; 20; 0

[EMMC_HS200_ENG_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1]

phase1_dut1_clock_50mhz= -60;      -40 to 130/0 Micron
phase2_dut1_clock_50mhz=  60

phase1_dut1_clock_100mhz= -60; -110   -60/20 new 411 design 
phase2_dut1_clock_100mhz=  20; 0;60

phase1_dut1_clock_140mhz= -60; -110   -60/20 new 411 design 
phase2_dut1_clock_140mhz=  20; 0;60

phase1_dut1_clock_200mhz= 80; -110   -DDR design for Sk1 80/0
phase2_dut1_clock_200mhz= 0; 0;60


phase1_dut2_clock_50mhz= -60;      -40 to 130/0 Micron
phase2_dut2_clock_50mhz=  60

phase1_dut2_clock_100mhz= -60; -110   -60/20 new 411 design 
phase2_dut2_clock_100mhz=  20; 0;60

phase1_dut2_clock_140mhz= -60; -110   -60/20 new 411 design 
phase2_dut2_clock_140mhz=  20; 0;60

phase1_dut2_clock_200mhz= -60; -110   -60/20 new 411 design 
phase2_dut2_clock_200mhz=  20; 0;60

phase1_dut3_clock_200mhz= -125;-150;-80;      -40 to 130/0  SmartM -120/-10 SK3   -150/-50 or -130/-5 better for other unit? scan -125/5
phase2_dut3_clock_200mhz=  5;

[EMMC_ENG_DDR_FILE_SDEMMCX3_HREV1_VTE4100_V1]
phase1_dut_clock_400khz= -80;0   80/-80  better -80/0
phase2_dut_clock_400khz= 0;-80;80
phase3_dut_clock_400khz= -30;-80;80
phase4_dut_clock_400khz= -300;       used for TB 
phase5_dut_clock_400khz= -200;       used for TB

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80
phase3_dut_clock_20mhz=-80
; TB phases *****************************
phase4_dut_clock_20mhz= -300;;       used for TB
phase5_dut_clock_20mhz= -200;

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80
phase3_dut_clock_26mhz=-80


phase1_dut2_clock_52mhz=70 	
phase2_dut2_clock_52mhz= 0
phase3_dut2_clock_52mhz= -30; -80

phase1_dut3_clock_52mhz= 123;-80  was 100/0   **** for SK3 only
phase2_dut3_clock_52mhz= 40; 80 



phase1_dut_clock_52mhz= 200;120;200;100		!!!changed for PA 2 units  120/50 ok 00 ; 200/50 for a4b4,,,
phase2_dut_clock_52mhz= 50
phase3_dut_clock_52mhz= -200;			for PA-EM

phase4_dut_clock_52mhz= -300;           used for TB 
phase5_dut_clock_52mhz= -200;;       	used for TB

phase3_dut_clock_180mhz= 0;
phase4_dut_clock_180mhz= -300;			;       used for TB
phase5_dut_clock_180mhz= -200;

phase1_dut_clock_60mhz= -90;200;100		!!!changed for PA 2 units  
phase2_dut_clock_60mhz= 100

phase1_dut_clock_70mhz= -70; -60 -70/100
phase2_dut_clock_70mhz=  100; 70 

phase1_dut_clock_80mhz= 120;-90;200;100		!!!changed for PA 2 units  
phase2_dut_clock_80mhz= 50;100

phase1_dut_clock_100mhz= 120;-90;200;100		!!!changed for PA 2 units  120/50 ok 00 ; 120/0 !!!!!
phase2_dut_clock_100mhz= 50;100

phase1_dut_clock_150mhz= 140;-80;-90;200;100		!!!changed for PA 2 units  120/50 ok 00 ; 120/0 !!!!!
phase2_dut_clock_150mhz= 0;10;100

phase1_dut2_clock_200mhz=117	
phase2_dut2_clock_200mhz=0

phase1_dut_clock_170mhz= 160;121;	was 121/147	for Ext CSD read   	!!!changed for PA 2 units   for a4b4,,,160/0 ok 
phase2_dut_clock_170mhz= 0;147; 

phase1_dut_clock_185mhz= 155;  160/0  a4b4,,,160/0 ok 
phase2_dut_clock_185mhz= 10;

phase1_dut_clock_199mhz= 160;140;120;120
phase2_dut_clock_199mhz= 0;130

phase1_dut2_clock_200mhz= 120;  use to start scan!
phase2_dut2_clock_200mhz= 50; 

phase1_dut_clock_200mhz= 120;120;120	120/0  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+    !!!changed for PA 2 units  120/50 ok 00 ; 200/50 for a4b4,,,IODELAY RD= 10
phase2_dut_clock_200mhz= 50;           140 ...155 





[EMMC_ENG_DDR_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80
phase3_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80
phase3_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80
phase3_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -70;-90;-41;-80  80/100 ; !!!changed for PA 2 units  -90/100 ok for CMD6 and rd 00  -70/50 OK for more...
phase2_dut_clock_52mhz= 50;100;100; 80 
phase3_dut_clock_52mhz= 50;100;100; 80 


phase1_dut3_clock_52mhz= -123;-80  was -40/100   **** for SK3 only
phase2_dut3_clock_52mhz= 100;100; 80 -10 to 


phase1_dut_clock_60mhz= -90;-90;-41;-80  80/100 ; !!!changed for PA 2 units  -90/100 ok for CMD6 and rd 00  -70/50 OK for more...
phase2_dut_clock_60mhz= 50;100;100; 80 
phase3_dut_clock_60mhz= 50;100;100; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -30;-120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= 15;

phase1_dut_clock_185mhz= -46;  160/0  a4b4,,,210/-10 some errors!
phase2_dut_clock_185mhz= 50;

phase1_dut_clock_200mhz= -80; use to strat scan!!!
phase2_dut_clock_200mhz= 60;

phase1_dut_clock_200mhz= -60;-120; 120/15         VTE4100 100..160; real DDR -60/50 smart -30/50 SAm; both -46/50   PA-PT -60/50  OK too -20-to -90/50 IODELAY RD= 23
phase2_dut_clock_200mhz= 50; 90;90;100;100; 80   140 ...155




;****************************************************** Smart  eMMC

[EMMC_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDF6_PRV0.1]
phase1_dut_clock_400khz= -70;-40
phase2_dut_clock_400khz=-40

phase1_dut_clock_20mhz= -70;-40
phase2_dut_clock_20mhz=  80;60


phase1_dut_clock_52mhz= -100; -100;-40;  -100/15
phase2_dut_clock_52mhz=  15;0;-40;60 ...for Icc 

phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz=100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 

phase1_dut_clock_200mhz=-100
phase2_dut_clock_200mhz=0 
phase1_dut_clock_220mhz=-100
phase2_dut_clock_220mhz=0

[EMMC_HS200_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDF6_PRV0.1]
phase1_dut2_clock_200mhz= -110;   -100/0 Micron
phase2_dut2_clock_200mhz=  0

phase1_dut3_clock_200mhz= -170;-120;-80;      -40 to 130/0  SmartM -120/20 SK3  -160/-30 better for other unit; scan -170/-32
phase2_dut3_clock_200mhz= -32; 20; 0

[EMMC_HS200_ENG_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDF6_PRV0.1]
phase1_dut2_clock_200mhz=  -60;-110 scan -125/5
phase2_dut2_clock_200mhz=  20;0;60

phase1_dut3_clock_200mhz= -125;-150;-80;      -40 to 130/0  SmartM -120/-10 SK3   -150/-50 or -130/-5 better for other unit? scan -125/5
phase2_dut3_clock_200mhz=  5;

[EMMC_ENG_DDR_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDF6_PRV0.1]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= 100;-80  80/0 
phase2_dut_clock_52mhz= 0; 80 

phase1_dut3_clock_52mhz= 123;-80  was 100/0  ************** SK3 only 
phase2_dut3_clock_52mhz= 40; 80 


phase1_dut_clock_170mhz= 121;		for Ext CSD read
phase2_dut_clock_170mhz= 147; 

phase1_dut2_clock_200mhz=117	
phase2_dut2_clock_200mhz=0

phase1_dut_clock_200mhz= 120;120	120/0  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+
phase2_dut_clock_200mhz= 0;           140 ...155 

[EMMC_ENG_DDR_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDF6_PRV0.1]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -40;-80  80/0 
phase2_dut_clock_52mhz= 100; 80 

phase1_dut3_clock_26mhz= -80;-123;-80  was -40/100  ************** SK3 only last -123/100
phase2_dut3_clock_26mhz= 80;100;100; 80 -10 to 

phase1_dut3_clock_52mhz= -123;-80  was -40/100  ************** SK3 only last -123/100  50/-100
phase2_dut3_clock_52mhz=  100;100; 80 -10 to 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -121;-120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= 90;

phase1_dut_clock_200mhz= -45;-120; 120/15         VTE4100 100..160; real DDR -60/50 smart -30/50 SAm; both -45/50 
phase2_dut_clock_200mhz= 50; 90;90;100;100; 80   140 ...155

;****************************************************** SAM eMMC

[EMMC_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID15_PRV0.3]
phase1_dut_clock_400khz= -70;-40
phase2_dut_clock_400khz=-40

phase1_dut_clock_20mhz= -90;-60;-40    -90/80
phase2_dut_clock_20mhz= 80;100;80;60


phase1_dut_clock_52mhz= -40
phase2_dut_clock_52mhz= 60 

phase1_dut_clock_70mhz= -70; -60 -70/100
phase2_dut_clock_70mhz=  100; 70 

phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz=100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 
phase1_dut_clock_200mhz=-100
phase2_dut_clock_200mhz=0 
phase1_dut_clock_220mhz=-100
phase2_dut_clock_220mhz=0

[EMMC_HS200_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID15_PRV0.3]
phase1_dut2_clock_200mhz= -120;-100;-50;   0 to -100...	VTE4100 -50/0  !!!! Trimmed for PA 2 units -100/-50 ok at 2.7V!
phase2_dut2_clock_200mhz=  -50;0

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_HS200_ENG_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID15_PRV0.3]
phase1_dut2_clock_200mhz= -80;-110         -10... -130		-60/20 new desihn 411
phase2_dut2_clock_200mhz=  20;0;60        -20...+30

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_ENG_DDR_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID15_PRV0.3]
phase1_dut_clock_400khz= -80;0   80/-80  better -80/0
phase2_dut_clock_400khz= 0;-80;80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= 100;-80  80/0 
phase2_dut_clock_52mhz= 0; 80 

phase1_dut_clock_100mhz= 110;-80  80/0 
phase2_dut_clock_100mhz= 147; 80 

phase1_dut_clock_170mhz= 121;		for Ext CSD read
phase2_dut_clock_170mhz= 147; 

phase1_dut2_clock_200mhz=117	; use to start scan!!!!
phase2_dut2_clock_200mhz=0

phase1_dut_clock_200mhz= 120;120	120/0  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+
phase2_dut_clock_200mhz= 0;           140 ...155 

[EMMC_ENG_DDR_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID15_PRV0.3]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -40;-80  80/0 
phase2_dut_clock_52mhz= 100; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -121;-120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= 90;

phase1_dut2_clock_200mhz= -45;; use to start scan!!!!
phase2_dut2_clock_200mhz= 50;

phase1_dut_clock_200mhz= -45;-120; 120/15         VTE4100 100..160; real DDR -60/50 smart -30/50 SAm; both -45/50 
phase2_dut_clock_200mhz= 50; 90;90;100;100; 80   140 ...155

;********************************************************************* SAM and Smart same MID!
[EMMC_ENG_DDR_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID15_PRV0.0]
phase1_dut_clock_400khz= -80;0   80/-80  better -80/0
phase2_dut_clock_400khz= 0;-80;80
phase3_dut_clock_400khz= -30;-80;80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80
phase3_dut_clock_20mhz=-80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80
phase3_dut_clock_26mhz=-80


phase1_dut2_clock_52mhz=70 	
phase2_dut2_clock_52mhz= 0
phase3_dut2_clock_52mhz= -30; -80

phase1_dut_clock_52mhz= 200;120;200;100		!!!changed for PA 2 units  120/50 ok 00 ; 200/50 for a4b4,,,
phase2_dut_clock_52mhz= 50
phase3_dut_clock_52mhz= 50;			for PA-EM

phase1_dut_clock_60mhz= 100;200;100		!!!changed for PA 2 units  
phase2_dut_clock_60mhz= 50;100

phase1_dut_clock_80mhz= 120;-90;200;100		!!!changed for PA 2 units  
phase2_dut_clock_80mhz= 50;100

phase1_dut_clock_100mhz= 120;-90;200;100		!!!changed for PA 2 units  120/50 ok 00 ; 120/0 !!!!!
phase2_dut_clock_100mhz= 50;100

phase1_dut_clock_150mhz= 140;-80;-90;200;100		!!!changed for PA 2 units  120/50 ok 00 ; 120/0 !!!!!
phase2_dut_clock_150mhz= 50;10;100


phase1_dut_clock_170mhz= 140;121;	was 121/147	for Ext CSD read   	!!!changed for PA 2 units   for a4b4,,,160/0 ok 
phase2_dut_clock_170mhz= 10;147; 

phase1_dut_clock_185mhz= 155;  160/0  a4b4,,,160/0 ok 
phase2_dut_clock_185mhz= 10;

phase1_dut_clock_199mhz= 160;140;120;120
phase2_dut_clock_199mhz= 50;130

phase1_dut2_clock_200mhz= 120;
phase2_dut2_clock_200mhz= 50;50;

phase1_dut_clock_200mhz= 120;120;120;120	120/50  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+    !!!changed for PA 2 units  120/50 ok 00 ; 200/50 for a4b4,,,IODELAY RD= 10
phase2_dut_clock_200mhz= 50;50;           140 ...155 

[EMMC_ENG_DDR_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID15_PRV0.0]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80
phase3_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80
phase3_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -70;-90;-41;-80  80/100 ; !!!changed for PA 2 units  -90/100 ok for CMD6 and rd 00  -70/50 OK for more...
phase2_dut_clock_52mhz= 100;100; 80 
phase3_dut_clock_52mhz= 50;100;100; 80 

phase1_dut_clock_60mhz= -90;-90;-41;-80  80/100 ; !!!changed for PA 2 units  -90/100 ok for CMD6 and rd 00  -70/50 OK for more...
phase2_dut_clock_60mhz= 50;100;100; 80 
phase3_dut_clock_60mhz= 50;100;100; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_150mhz= 110;-120; 120/15   for Read Ext CSD!  110/50 RD or -35/15
phase2_dut_clock_150mhz= 60;50;50;15;

phase1_dut_clock_160mhz= -35;-120; 120/15   for Read Ext CSD!  110/50 RD or -35/15
phase2_dut_clock_160mhz= 15;50;15;

phase1_dut_clock_180mhz= -50; Tuning !!!!!!!!!!!!
phase2_dut_clock_180mhz= 50;

phase1_dut_clock_185mhz= -46;  160/0  a4b4,,,210/-10 some errors!
phase2_dut_clock_185mhz= 50;

phase1_dut2_clock_200mhz= -46;
phase2_dut2_clock_200mhz=  50;

phase1_dut_clock_200mhz= -46;-46;-60;-120; 120/15         VTE4100 100..160; real DDR -60/50 smart -30/50 SAm; both -46/50   PA-PT -60/50  OK too -20-to -90/50 IODELAY RD= 23
phase2_dut_clock_200mhz=  50;50; 90;90;100;100; 80   140 ...155

phase1_dut_clock_202mhz= -50; Tuning !!!!!!!!!!!!
phase2_dut_clock_202mhz= 50;

;Smart M BRZ
[EMMC_ENG_DDR_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID15_PRV0.1]
phase1_dut2_clock_200mhz=112
phase2_dut2_clock_200mhz=-10
phase1_dut_clock_200mhz=112
phase2_dut_clock_200mhz=-10
[EMMC_ENG_DDR_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID15_PRV0.1]
phase1_dut2_clock_200mhz=-65
phase2_dut2_clock_200mhz=40
phase1_dut_clock_200mhz=-65
phase2_dut_clock_200mhz=40

[EMMC_HS200_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID15_PRV0.1]
phase1_dut2_clock_200mhz=-130
phase2_dut2_clock_200mhz=-50
phase1_dut_clock_200mhz=-130
phase2_dut_clock_200mhz=-50
[EMMC_HS200_ENG_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID15_PRV0.1]
phase1_dut2_clock_200mhz=-75
phase2_dut2_clock_200mhz=35
phase1_dut_clock_200mhz=-75
phase2_dut_clock_200mhz=35



;********************************************************************* DEfault      with PA-EM embedded!
[EMMC_ENG_DDR_PAEM_FILE_SDEMMCX3_HREV1_VTE4100_V1]

phase1_dut_clock_52mhz= 200;120;200;100		!!!changed for PA 2 units  120/50 ok 00 ; 200/50 for a4b4,,,
phase2_dut_clock_52mhz= 50
phase3_dut_clock_52mhz= 50


phase1_dut_clock_60mhz= -90;200;100		!!!changed for PA 2 units  
phase2_dut_clock_60mhz= 100
phase3_dut_clock_60mhz= 100

phase1_dut_clock_80mhz= -90;200;100		
phase2_dut_clock_80mhz= 100
phase3_dut_clock_80mhz= 100

phase1_dut_clock_100mhz= 90;-90;200;100		!!!changed for PA 2 units  120/50 ok 00 ; 120/0 !!!!!
phase2_dut_clock_100mhz= -50
phase3_dut_clock_100mhz= -101

phase1_dut_clock_150mhz= 90;140;-150;	   PA-EM 90/-50/-100	!!!changed for PA-EM  
phase2_dut_clock_150mhz= -60;0;100;10;100
phase3_dut_clock_150mhz= -70;    -50 to 150

phase1_dut_clock_180mhz= -220; 90;140;-150;	   PA-EM 90/-80/-100!!!changed for PA-EM  Nick:to 150 MHz 8B/DDR/HS400 with phases -250/-100/-100
phase2_dut_clock_180mhz= -100;-80;0;100;10;100
phase3_dut_clock_180mhz= -70

phase1_dut_clock_200mhz= -250;-251; 90;140;-150; new design -250/-100/-70 PA-EM !!!changed for PA-EM  Nick:to 150 MHz 8B/DDR/HS400 with phases -250/-100/-100
phase2_dut_clock_200mhz= -100;-80;0;100;10;100
phase3_dut_clock_200mhz= -55;-100  -30...-80  N16 deisgn 

[EMMC_ENG_DDR_PAEM_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1]

phase1_dut_clock_52mhz= -70;-90;-41;-80  80/100 ; !!!changed for PA 2 units  -90/100 ok for CMD6 and rd 00  -70/50 OK for more...
phase2_dut_clock_52mhz= 50;100;100; 80 
phase3_dut_clock_52mhz= 50;100;100; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 
phase3_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= -10;
phase3_dut_clock_170mhz= -35;


phase1_dut_clock_200mhz= -160;-120;	new design -160/-60/-30 .....-160/-35/7
phase2_dut_clock_200mhz= -60;-10 -20...-50
phase3_dut_clock_200mhz= -35;-30;7;-30; -20  -20...-50 N16 deisgn 



;********************************************************************* SAM and Smart same MID      with PA-EM embedded!
[EMMC_ENG_DDR_PAEM_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID15_PRV0.0]

phase1_dut_clock_52mhz= 200;120;200;100		!!!changed for PA 2 units  120/50 ok 00 ; 200/50 for a4b4,,,
phase2_dut_clock_52mhz= 50
phase3_dut_clock_52mhz= 50


phase1_dut_clock_60mhz= -90;200;100		!!!changed for PA 2 units  
phase2_dut_clock_60mhz= 100
phase3_dut_clock_60mhz= 100

phase1_dut_clock_80mhz= -90;200;100		
phase2_dut_clock_80mhz= 100
phase3_dut_clock_80mhz= 100

phase1_dut_clock_100mhz= 90;-90;200;100		!!!changed for PA 2 units  120/50 ok 00 ; 120/0 !!!!!
phase2_dut_clock_100mhz= -50
phase3_dut_clock_100mhz= -101

phase1_dut_clock_150mhz= 90;140;-150;	   PA-EM 90/-50/-100	!!!changed for PA-EM  
phase2_dut_clock_150mhz= -60;0;100;10;100
phase3_dut_clock_150mhz= -70;    -50 to 150

phase1_dut_clock_180mhz= -220; 90;140;-150;	   PA-EM 90/-80/-100!!!changed for PA-EM  Nick:to 150 MHz 8B/DDR/HS400 with phases -250/-100/-100
phase2_dut_clock_180mhz= -100;-80;0;100;10;100
phase3_dut_clock_180mhz= -70

phase1_dut_clock_200mhz= -250;-251; 90;140;-150; new design -250/-100/-70 PA-EM !!!changed for PA-EM  Nick:to 150 MHz 8B/DDR/HS400 with phases -250/-100/-100
phase2_dut_clock_200mhz= -100;-80;0;100;10;100
phase3_dut_clock_200mhz= -55;-100  -30...-80

[EMMC_ENG_DDR_PAEM_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID15_PRV0.0]

phase1_dut_clock_52mhz= -70;-90;-41;-80  80/100 ; !!!changed for PA 2 units  -90/100 ok for CMD6 and rd 00  -70/50 OK for more...
phase2_dut_clock_52mhz= 50;100;100; 80 
phase3_dut_clock_52mhz= 50;100;100; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 
phase3_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= -10;
phase3_dut_clock_170mhz= -35;


phase1_dut_clock_200mhz= -160;-120;	new design -160/-60/-30 .....-160/-35/7
phase2_dut_clock_200mhz= -60;-10 -20...-50
phase3_dut_clock_200mhz= -35;-30;7;-30; -20  -20...-50



;****************************************************** MIC eMMC

[EMMC_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDFE_PRV2.0]
phase1_dut_clock_400khz= -70;-40
phase2_dut_clock_400khz=-40

phase1_dut_clock_20mhz= -60;-40
phase2_dut_clock_20mhz=  80;60

phase1_dut_clock_52mhz=-40
phase2_dut_clock_52mhz= 60 

phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz=100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 
phase1_dut_clock_200mhz=-100
phase2_dut_clock_200mhz=0 
phase1_dut_clock_220mhz=-100
phase2_dut_clock_220mhz=0

[EMMC_HS200_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDFE_PRV2.0]
phase1_dut2_clock_200mhz= -110;   -100/0 Micron
phase2_dut2_clock_200mhz=  0

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_HS200_ENG_RD_FILE_SDEMMCX3_HREV1_VTE4100_MIDFE_PRV2.0]
phase1_dut2_clock_200mhz= -110
phase2_dut2_clock_200mhz=  0;60

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_ENG_DDR_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDFE_PRV2.0]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= 90;-80  80/0 
phase2_dut_clock_52mhz= 0; 80 

phase1_dut_clock_170mhz= 121;		for Ext CSD read
phase2_dut_clock_170mhz= 147; 

phase1_dut2_clock_200mhz=117	
phase2_dut2_clock_200mhz=0

phase1_dut_clock_200mhz= 120;120	120/0  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+
phase2_dut_clock_200mhz= 0;           140 ...155 

[EMMC_ENG_DDR_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDFE_PRV2.0]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -40;-80  80/0 
phase2_dut_clock_52mhz= 100; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -121;-120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= 90;

phase1_dut2_clock_200mhz= -45;
phase2_dut2_clock_200mhz= 50;

phase1_dut_clock_200mhz= -45;-120; 120/15         VTE4100 100..160; real DDR -60/50 smart -30/50 SAm; both -45/50 
phase2_dut_clock_200mhz= 50; 90;90;100;100; 80   140 ...155
;************************************************************************

;**********************************************Marvell ********************************
;****************************************************** MArvell 

[EMMC_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDFE_PRV0.1]
phase1_dut_clock_400khz= -70;-40
phase2_dut_clock_400khz=-40

phase1_dut_clock_20mhz= -60;-60;-40  -60/60 better
phase2_dut_clock_20mhz=  60;60

phase1_dut_clock_52mhz=-40
phase2_dut_clock_52mhz= 60 

phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz=100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 
phase1_dut_clock_200mhz=-100
phase2_dut_clock_200mhz=0 
phase1_dut_clock_220mhz=-100
phase2_dut_clock_220mhz=0

[EMMC_HS200_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDFE_PRV0.1]
phase1_dut2_clock_200mhz= -110;   -100/0 Micron
phase2_dut2_clock_200mhz=  0

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0 
phase2_dut3_clock_200mhz= 20; 0

[EMMC_HS200_ENG_RD_FILE_SDEMMCX3_HREV1_VTE4100_MIDFE_PRV2.0]
phase1_dut2_clock_200mhz= -110
phase2_dut2_clock_200mhz=  0;60

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  
phase2_dut3_clock_200mhz= 20; 0

[EMMC_ENG_DDR_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDFE_PRV0.1]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= 90;-80  80/0 
phase2_dut_clock_52mhz= 0; 80 

phase1_dut_clock_170mhz= 121;		for Ext CSD read
phase2_dut_clock_170mhz= 147; 

phase1_dut2_clock_200mhz=117	
phase2_dut2_clock_200mhz=0

phase1_dut_clock_200mhz= 120;120	120/0  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+
phase2_dut_clock_200mhz= 0;           140 ...155 

[EMMC_ENG_DDR_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDFE_PRV0.1]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -40;-80  80/0 
phase2_dut_clock_52mhz= 100; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -121;-120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= 90;

phase1_dut2_clock_200mhz= -45
phase2_dut2_clock_200mhz= 50;

phase1_dut_clock_200mhz= -45;-120; 120/15         VTE4100 100..160; real DDR -60/50 smart -30/50 SAm; both -45/50 
phase2_dut_clock_200mhz= 50; 90;90;100;100; 80   140 ...155



;****************************************************** SKY

[EMMC_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID44_PRV1.0]
phase1_dut_clock_400khz= -70;-40
phase2_dut_clock_400khz=-40

phase1_dut_clock_20mhz= -60;-40
phase2_dut_clock_20mhz=  80;60

phase1_dut_clock_52mhz=-40
phase2_dut_clock_52mhz= 60 

phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz=100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 
phase1_dut_clock_200mhz=-100
phase2_dut_clock_200mhz=0 
phase1_dut_clock_220mhz=-100
phase2_dut_clock_220mhz=0

[EMMC_HS200_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID44_PRV1.0]
phase1_dut2_clock_200mhz= -130;-110;   Lite -130/0 OK 
phase2_dut2_clock_200mhz=  0

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_HS200_ENG_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID44_PRV1.0]
phase1_dut2_clock_200mhz= -100;-195;-140   Lite -195/20
phase2_dut2_clock_200mhz=  20;60

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_ENG_DDR_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID44_PRV1.0]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= 90;-80  80/0 
phase2_dut_clock_52mhz= 0; 80 

phase1_dut_clock_170mhz= 121;		for Ext CSD read
phase2_dut_clock_170mhz= 147; 

phase1_dut2_clock_200mhz=117	
phase2_dut2_clock_200mhz=0

phase1_dut_clock_200mhz= 120;120	120/0  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+
phase2_dut_clock_200mhz= 0;           140 ...155 

[EMMC_ENG_DDR_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID44_PRV1.0]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -40;-80  80/0 
phase2_dut_clock_52mhz= 100; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -121;-120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= 90;

phase1_dut_clock_200mhz= -45;-120; 120/15         VTE4100 100..160; real DDR -60/50 smart -30/50 SAm; both -45/50 
phase2_dut_clock_200mhz= 50; 90;90;100;100; 80   140 ...155

;****************************************************** LiteON eMMC

[EMMC_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDF2_PRV0.0]
phase1_dut_clock_400khz= -70;-40
phase2_dut_clock_400khz=-40

phase1_dut_clock_20mhz= -60;-40
phase2_dut_clock_20mhz=  80;60

phase1_dut_clock_52mhz=-40
phase2_dut_clock_52mhz= 60 

phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz=100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 
phase1_dut_clock_200mhz=-100
phase2_dut_clock_200mhz=0 
phase1_dut_clock_220mhz=-100
phase2_dut_clock_220mhz=0

[EMMC_HS200_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDF2_PRV0.0]
phase1_dut2_clock_200mhz= -110;   Lite -110/0 
phase2_dut2_clock_200mhz=  0

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_HS200_ENG_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1__MIDF2_PRV0.0]
phase1_dut2_clock_200mhz= -110     Lite -110/2
phase2_dut2_clock_200mhz=  2

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_ENG_DDR_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDF2_PRV0.0]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= 120; 			Lite 80-200  120/0 
phase2_dut_clock_52mhz= 0;0; 80 

phase1_dut_clock_170mhz= 121;		for Ext CSD read
phase2_dut_clock_170mhz= 147; 

phase1_dut2_clock_200mhz=117	
phase2_dut2_clock_200mhz=0

phase1_dut_clock_200mhz= 120;120	120/0  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+
phase2_dut_clock_200mhz= 0;           140 ...155 


[EMMC_ENG_DDR_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1_MIDF2_PRV0.0]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -80;  			Lite -80/100 
phase2_dut_clock_52mhz= 100;150;0;100; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -121;-120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= 90;

phase1_dut2_clock_200mhz= -45;
phase2_dut2_clock_200mhz= 50;

phase1_dut_clock_200mhz= -45;-120; 120/15         VTE4100 100..160; real DDR -60/50 smart -30/50 SAm; both -45/50 
phase2_dut_clock_200mhz= 50; 90;90;100;100; 80   140 ...155

;************************************************************************
;****************************************************** 3S

[EMMC_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID32_PRV4.4]
phase1_dut_clock_400khz= -70;-40
phase2_dut_clock_400khz=-40

phase1_dut_clock_20mhz= -60;-40
phase2_dut_clock_20mhz=  80;60

phase1_dut_clock_52mhz=-40
phase2_dut_clock_52mhz= 60 

phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz=100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 
phase1_dut_clock_200mhz=-100
phase2_dut_clock_200mhz=0 
phase1_dut_clock_220mhz=-100
phase2_dut_clock_220mhz=0

[EMMC_HS200_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID32_PRV4.4]
phase1_dut2_clock_200mhz= -110;   -100/0 Micron
phase2_dut2_clock_200mhz=  0

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_HS200_ENG_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID32_PRV4.4]
phase1_dut2_clock_200mhz= -110
phase2_dut2_clock_200mhz=  0;60

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_ENG_DDR_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID32_PRV4.4]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= 110;-80  80/0   3S 120/0
phase2_dut_clock_52mhz= 0; 80 

phase1_dut_clock_170mhz= 121;		for Ext CSD read
phase2_dut_clock_170mhz= 147; 

phase1_dut2_clock_200mhz=117	
phase2_dut2_clock_200mhz=0

phase1_dut_clock_200mhz= 120;120	120/0  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+
phase2_dut_clock_200mhz= 0;           140 ...155 

[EMMC_ENG_DDR_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID32_PRV4.4]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -147;-40;-80  80/0  3S -147/110
phase2_dut_clock_52mhz= 110; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -121;-120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= 90;

phase1_dut_clock_200mhz= -45;-120; 120/15         VTE4100 100..160; real DDR -60/50 smart -30/50 SAm; both -45/50 
phase2_dut_clock_200mhz= 50; 90;90;100;100; 80   140 ...155

; ****** VTE4100 ENG unit SD ENG adapter SK1
;****************************************************** Generic

[SD_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1]
phase1_dut_clock_400khz= -20;-10;-40
phase2_dut_clock_400khz= -40;0;-40

phase1_dut_clock_20mhz= -80;-40
phase2_dut_clock_20mhz=  80;60

phase1_dut_clock_25mhz= -80;-60;-40   ; timing test 
phase2_dut_clock_25mhz=  60;80;60

phase1_dut_clock_52mhz=-40
phase2_dut_clock_52mhz= 60 

phase1_dut_clock_100mhz= -100;-100 -100/100  ; -180/40 ok too
phase2_dut_clock_100mhz= 100;100

phase1_dut_clock_150mhz= -100
phase2_dut_clock_150mhz = 100

phase1_dut_clock_200mhz= -180;-120;-110 ; old design -150/40 ;-190/40 to cover SAN; new 8.28.designs -160...200; -180/-40 (-15 cover lxr)
phase2_dut_clock_200mhz= -15;-15;-25;-60;0;80;0  -60...-20

phase1_dut_clock_220mhz=-180
phase2_dut_clock_220mhz= -40

[SD_ENG_SP_FILE_SDEMMCX3_HREV1_VTE4100_V1]
phase1_dut_clock_200mhz= -190;-120;-110 ; old design -150/40 ;-190/40 to cover SAN; new 8.28.designs -160...200; -180/-40 (-20 cover lxr) -190/40 speed class 
phase2_dut_clock_200mhz=  40;-60;0;80;0  -20...-60


; ********** for SK1 SD DDR ???????? 

[SD_ENG_DDR_FILE_SDEMMCX3_HREV1_VTE4100_V1]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz= 120;-120;-80  -80/0 90/50 new design
phase2_dut_clock_20mhz= 80;50;80

phase1_dut_clock_22mhz= 90;-120;-80  -80/0 90/50 new design Speed class 
phase2_dut_clock_22mhz= -80;50;80


phase1_dut_clock_26mhz= 90
phase2_dut_clock_26mhz= 50
 
phase1_dut_clock_40mhz=  150;		speed class 120/50 
phase2_dut_clock_40mhz=  250;

phase1_dut_clock_50mhz= 150;135;120;-80  was 90/0 80/0 speed class !!!!!Scan WR 135/45  RD -55/90 ; to cover speed class 120/50 
phase2_dut_clock_50mhz= 250;45;50; 80 


phase1_dut_clock_60mhz= 120;-80  80/0 40/50
phase2_dut_clock_60mhz= 30; 80 

[SD_ENG_DDR_RD_FILE_SDEMMCX3_HREV1_VTE4100_V1]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz= 80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_50mhz= -50;-40;-80  -50/95;  120/50 as speed class OK too
phase2_dut_clock_50mhz=  95;100; 80 


phase1_dut_clock_52mhz= -50;scan  -50/95 120/50 as speed class OK too
phase2_dut_clock_52mhz=  95;90; 

;***************** SD SPI   VTE4100        **************************************

[SPI_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1]
phase1_dut_clock_400khz= -50;-50
phase1_dut_clock_25mhz= -50
phase1_dut_clock_50mhz= -50

; ********** for SK1 SDR MID27_PRV3.0  PHI 

[SD_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID27_PRV3.0]

phase1_dut_clock_150mhz= -135; 179-nod -200/-8; withd -
phase2_dut_clock_150mhz= -25;

phase1_dut_clock_200mhz= -200; 179-nod -200/-8; withd -
phase2_dut_clock_200mhz= -8;


; ********** for SK1 SDR MID1B SAM/SMI 

[SD_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID1B_PRV1.0]
phase1_dut_clock_400khz= -20;-40
phase2_dut_clock_400khz= -40;-40

phase1_dut_clock_20mhz= -60;-40
phase2_dut_clock_20mhz=  80;60

phase1_dut_clock_25mhz= -80;-60;-40   ; timing test 
phase2_dut_clock_25mhz=  60;80;60

phase1_dut_clock_52mhz=-40
phase2_dut_clock_52mhz= 60 

phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz= 100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 

phase1_dut_clock_200mhz= -170;-120;-110 ; !!!!!!best  -150/40 ; SMI -170/30
phase2_dut_clock_200mhz=  30;-60;0;80;0 

phase1_dut_clock_220mhz=-110
phase2_dut_clock_220mhz=0

;********** MID03_PRV8.0
[SD_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID03_PRV8.0]
phase1_dut_clock_400khz= -20;-10;-40
phase2_dut_clock_400khz= -40;0;-40

phase1_dut_clock_20mhz= -80;-40
phase2_dut_clock_20mhz=  80;60

phase1_dut_clock_25mhz= -80;-60;-40   ; timing test 
phase2_dut_clock_25mhz=  60;80;60

phase1_dut_clock_52mhz=-40
phase2_dut_clock_52mhz= 60 

phase1_dut_clock_100mhz= -100;-100 -100/100  ; -180/40 ok too
phase2_dut_clock_100mhz= 100;100

phase1_dut_clock_150mhz= -100
phase2_dut_clock_150mhz = 100

phase1_dut_clock_200mhz= -200;-200;-100; -190...-250; -100/100
phase2_dut_clock_200mhz= -25;-25; 100;-15...-40 

phase1_dut_clock_220mhz=-180
phase2_dut_clock_220mhz= -40





; ********** for SK1 SDR MID89_PRV0.2 SM 

[SD_ENG_FILE_SDEMMCX3_HREV1_VTE4100_V1_MID89_PRV0.2]
phase1_dut_clock_400khz= -20;-40
phase2_dut_clock_400khz= -40;-40

phase1_dut_clock_20mhz= -60;-40
phase2_dut_clock_20mhz=  80;60

phase1_dut_clock_25mhz= -80;-60;-40   ; timing test 
phase2_dut_clock_25mhz=  60;80;60

phase1_dut_clock_52mhz=-40
phase2_dut_clock_52mhz= 60 

phase1_dut_clock_100mhz= -110; -70...-150
phase2_dut_clock_100mhz=  110;100; 70...180

phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 

phase1_dut_clock_200mhz= -215;-210...-220 ; !!!!!! best -180/-15 or -215/-15
phase2_dut_clock_200mhz= -15; -10...-30

phase1_dut_clock_220mhz=-110
phase2_dut_clock_220mhz=0

;***************************************************************
; ****** VTE4100 ****************** ENG unit SD/UHS2 2SK adapter
;***************************************************************

;*** Generic  SDR .......SK1 use for SDR DDR design for Sk1 
[SD_ENG_FILE_SDUHS2X2_HREV1_VTE4100_V1]
phase1_dut_clock_400khz= 150;100;-60;-70;-40 100/100
phase2_dut_clock_400khz= 80;100;-50;-40


phase1_dut_clock_20mhz= 100;-20;-60;-60;-40  -60/60
phase2_dut_clock_20mhz= 100;50;80;80

phase1_dut_clock_40mhz= -80   -40/61  speed class 
phase2_dut_clock_40mhz= 61 was 60 ?


phase1_dut_clock_52mhz= -80   -40/61 -80/61
phase2_dut_clock_52mhz= 61 was 60 ?

phase1_dut_clock_90mhz= -60   -40/61 -80/61
phase2_dut_clock_90mhz= 60;-60;61; was 60 ?

phase1_dut_clock_100mhz= -80   -40/61 -80/61
phase2_dut_clock_100mhz= 60;-60;61; was 60 ?

phase1_dut_clock_208mhz= -80;-20;-60;-60;-40  -60/60
phase2_dut_clock_208mhz= -60; was 60 ? 

phase1_dut1_clock_208mhz= -140; 	-120...-200; -30/-60 tmx-bv ; -140/-60 best for all 
phase2_dut1_clock_208mhz= -60;50;80;80	-50...-70 				

phase1_dut2_clock_208mhz= -180;-182;-170;-180;-120;-165; -150...SK2 -180/-50
phase2_dut2_clock_208mhz= -35;-30;-25;-40;-50;-25;-20...-30




: ***** SAM 
[SD_ENG_FILE_SDUHS2X2_HREV1_VTE4100_V1_MID1B_PRV0.0]
phase1_dut_clock_400khz= 150;-70;150;100/0 best 170/100 marg 200/120
phase2_dut_clock_400khz= 80;-40;80;100;


phase1_dut_clock_20mhz= 100;-20;-60;-60;-40  -60/60
phase2_dut_clock_20mhz= 100;50;80;80

phase1_dut_clock_40mhz= 100;-80   -40/61  speed class 
phase2_dut_clock_40mhz= 100;61 was 60 ?


phase1_dut_clock_52mhz= 100;   -40/61 -80/61
phase2_dut_clock_52mhz= 100; was 60 ?

phase1_dut_clock_90mhz= -60   -40/61 -80/61
phase2_dut_clock_90mhz= 60;-60;61; was 60 ?

phase1_dut_clock_100mhz= -80   -40/61 -80/61
phase2_dut_clock_100mhz= 60;-60;61; was 60 ?

phase1_dut_clock_208mhz= -80;-20;-60;-60;-40  -60/60
phase2_dut_clock_208mhz= -60; was 60 ? 

phase1_dut1_clock_208mhz= -140; 	-120...-200; -30/-60 tmx-bv ; -140/-60 best for all 
phase2_dut1_clock_208mhz= -60;50;80;80	-50...-70 				

phase1_dut2_clock_208mhz= -135;-100...170; SK2 -135/-42
phase2_dut2_clock_208mhz= -42;-30;-25;-40;-50;-25;-20...-30




;*** TOS uhs2
[SD_ENG_FILE_SDUHS2X2_HREV1_VTE4100_V1_MID02_PRV1.1]
phase1_dut2_clock_100mhz= -80   -40/61 -80/61
phase2_dut2_clock_100mhz= -60;60;-60;61; was 60 ?



;*** SAN
[SD_ENG_FILE_SDUHS2X2_HREV1_VTE4100_V1_MID03_PRV8.0]
phase1_dut_clock_400khz= 100;-70;-40
phase2_dut_clock_400khz= 100;-40

phase1_dut_clock_20mhz= 100;-20;-60;-60;-40  -60/60
phase2_dut_clock_20mhz= 100;50;80;80

phase1_dut_clock_40mhz= -80   -40/61  speed class 
phase2_dut_clock_40mhz= 61 was 60 ?


phase1_dut_clock_52mhz= -80   -40/61 -80/61
phase2_dut_clock_52mhz= -61 was 60 ?

phase1_dut_clock_100mhz= -80   -40/61 -80/61
phase2_dut_clock_100mhz= 61; was 60 ?

phase1_dut_clock_208mhz= -80;-20;-60;-60;-40  -60/60
phase2_dut_clock_208mhz= -60; was 60 ? 

phase1_dut1_clock_208mhz= -70; 	-120...-200; -30/-60 tmx-bv ; --90/-80 
phase2_dut1_clock_208mhz= -85;-60;50;80;80	-50...-70 				

phase1_dut2_clock_208mhz= -65;-108; -30...-100; TOS -180/-40; best for all -165/-25 ; san wr -65/-50 ;
phase2_dut2_clock_208mhz= -50;-42;-20...-30


;************** PAN

[SD_ENG_FILE_SDUHS2X2_HREV1_VTE4100_V1_MID01_PRV7.6]
phase1_dut_clock_400khz= 150;-70;150;100/0 best 170/100 marg 200/120
phase2_dut_clock_400khz= 80;-40;80;100;


phase1_dut_clock_20mhz= 100;-20;-60;-60;-40  -60/60
phase2_dut_clock_20mhz= 100;50;80;80

phase1_dut_clock_40mhz= 100;-80   -40/61  speed class 
phase2_dut_clock_40mhz= 100;61 was 60 ?


phase1_dut_clock_52mhz= 100;   -40/61 -80/61
phase2_dut_clock_52mhz= 100; was 60 ?

phase1_dut_clock_90mhz= -60   -40/61 -80/61
phase2_dut_clock_90mhz= 60;-60;61; was 60 ?

phase1_dut_clock_100mhz= -80   -40/61 -80/61
phase2_dut_clock_100mhz= 60;-60;61; was 60 ?

phase1_dut_clock_208mhz= -80;-20;-60;-60;-40  -60/60
phase2_dut_clock_208mhz= -60; was 60 ? 

phase1_dut1_clock_208mhz= -140; 	-120...-200; -30/-60 tmx-bv ; -140/-60 best for all 
phase2_dut1_clock_208mhz= -60;50;80;80	-50...-70 				

phase1_dut2_clock_208mhz= -135;-135;-100...170; SK2 -135/-42
phase2_dut2_clock_208mhz= -42;-30;-25;-40;-50;-25;-20...-30







[SD_ENG_DDR_FILE_SDUHS2X2_HREV1_VTE4100_V1]
phase1_dut_clock_400khz= 120;100; -120;-80
phase2_dut_clock_400khz= 80

phase1_dut_clock_20mhz= 120;-120;-80  -80/0 90/50 new design
phase2_dut_clock_20mhz= 80;50;80

phase1_dut_clock_22mhz= 90;-120;-80  -80/0 90/50 new design Speed class 
phase2_dut_clock_22mhz= -80;50;80


phase1_dut_clock_26mhz= 90
phase2_dut_clock_26mhz= 50
 
phase1_dut_clock_40mhz=  150;		speed class 120/50 
phase2_dut_clock_40mhz=  250;

phase1_dut_clock_50mhz= 150;135;120;-80  was 90/0 80/0 speed class !!!!!Scan WR 135/45  RD -55/90 ; to cover speed class 120/50 
phase2_dut_clock_50mhz= 250;45;50; 80 


phase1_dut_clock_60mhz= 120;-80  80/0 40/50
phase2_dut_clock_60mhz= 30; 80 

[SD_ENG_DDR_RD_FILE_SDUHS2X2_HREV1_VTE4100_V1]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz= 80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_50mhz= -50;-40;-80  -50/95;  120/50 as speed class OK too
phase2_dut_clock_50mhz=  95;100; 80 


phase1_dut_clock_52mhz= -50;scan  -50/95 120/50 as speed class OK too
phase2_dut_clock_52mhz=  95;90; 

[SPI_ENG_FILE_SDUHS2X2_HREV1_VTE4100_V1]
phase1_dut_clock_400khz= -50
phase1_dut_clock_25mhz= -50
phase1_dut_clock_50mhz= -50

phase1_dut2_clock_400khz= -50
phase1_dut2_clock_25mhz= -50
phase1_dut2_clock_50mhz= -50

; ************** VTE4100 with EMCP adapter ******************

; ****** VTE4100 ****************** ENG unit with eMCPX1 SK2 (1 socket map as SK2) 
;****************************************************** Generic

[EMMC_ENG_FILE_EMCPX1_HREV1_VTE4100_V1]
phase1_dut_clock_400khz=-40
phase2_dut_clock_400khz=-40

phase1_dut_clock_20mhz= -60;-40
phase2_dut_clock_20mhz=  80;60

phase1_dut_clock_52mhz= -80   -40/61 -80/61 for MIC
phase2_dut_clock_52mhz= 61 

phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz=100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 
phase1_dut_clock_200mhz=-100
phase2_dut_clock_200mhz=0 
phase1_dut_clock_220mhz=-100
phase2_dut_clock_220mhz=0

[EMMC_HS200_ENG_FILE_EMCPX1_HREV1_VTE4100_V1]
phase1_dut2_clock_200mhz= -80;      -40 to 130/0 Micron
phase2_dut2_clock_200mhz=  0

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_HS200_ENG_RD_FILE_EMCPX1_HREV1_VTE4100_V1]
phase1_dut2_clock_200mhz= -60; -110   -60/20 new 411 design 
phase2_dut2_clock_200mhz=  20; 0;60

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_ENG_DDR_FILE_EMCPX1_HREV1_VTE4100_V1]
phase1_dut_clock_400khz=-80 -80/80
phase2_dut_clock_400khz= 0;80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= 110;-80  80/0 90/0  >100
phase2_dut_clock_52mhz=  0; 80 test

phase1_dut_clock_100mhz= 110;-80  80/0 
phase2_dut_clock_100mhz= 0; 80 

phase1_dut_clock_170mhz= 121;		for Ext CSD read
phase2_dut_clock_170mhz= 147; 
  
phase1_dut2_clock_200mhz= 100;117	; use to start scan !!!!!!
phase2_dut2_clock_200mhz= 55; 50;0


phase1_dut_clock_200mhz= 100;120;120	120/0  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+; 100/55 scan
phase2_dut_clock_200mhz= 55;60;0;           140 ...155 


[EMMC_ENG_DDR_RD_FILE_EMCPX1_HREV1_VTE4100_V1]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -40;-80  80/0 
phase2_dut_clock_52mhz= 100; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -121;-120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= 90;


phase1_dut2_clock_200mhz= -55; ; use to start scan !!!!!!
phase2_dut2_clock_200mhz= 90;


phase1_dut_clock_200mhz= -55;-67;-60;-45;-120; 120/15      VTE4100 eMCP  -50..-75 ; real DDR -60/50 smart eMCP -67/80 (120/55 for ffff); -55/90 scan
phase2_dut_clock_200mhz= 90;80;80; 90;90;100;100; 80   140 ...155


;****************************************************** Smart  eMMC

[EMMC_ENG_FILE_EMCPX1_HREV1_VTE4100_V1_MIDF6_PRV0.1]
phase1_dut_clock_400khz=-40
phase2_dut_clock_400khz=-40

phase1_dut_clock_20mhz= -70;-40
phase2_dut_clock_20mhz=  80;60


phase1_dut_clock_52mhz= -100; -100;-40;  
phase2_dut_clock_52mhz= 15;0;-40;60 ...for Icc 

phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz=100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 

phase1_dut_clock_200mhz=-100
phase2_dut_clock_200mhz=0 
phase1_dut_clock_220mhz=-100
phase2_dut_clock_220mhz=0

[EMMC_HS200_ENG_FILE_EMCPX1_HREV1_VTE4100_V1_MIDF6_PRV0.1]
phase1_dut2_clock_200mhz= -110;   -100/0 Micron
phase2_dut2_clock_200mhz=  0

phase1_dut3_clock_200mhz= -150;-120;-80;      -40 to 130/0  SmartM -120/20 SK3  -150/-30 better for other unit
phase2_dut3_clock_200mhz= -30; 20; 0

[EMMC_HS200_ENG_RD_FILE_EMCPX1_HREV1_VTE4100_V1_MIDF6_PRV0.1]
phase1_dut2_clock_200mhz= -60;-110
phase2_dut2_clock_200mhz=  20;0;60

phase1_dut3_clock_200mhz= -150;-80;      -40 to 130/0  SmartM -120/20 SK3   -150/-50 better for other unit?
phase2_dut3_clock_200mhz= -50;20; 0

[EMMC_ENG_DDR_FILE_EMCPX1_HREV1_VTE4100_V1_MIDF6_PRV0.1]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= 100;-80  80/0 
phase2_dut_clock_52mhz= 0; 80 


phase1_dut_clock_170mhz= 121;		for Ext CSD read
phase2_dut_clock_170mhz= 147; 

phase1_dut2_clock_200mhz=117	
phase2_dut2_clock_200mhz=0

phase1_dut_clock_200mhz= 120;120	120/0  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+
phase2_dut_clock_200mhz= 0;           140 ...155 

[EMMC_ENG_DDR_RD_FILE_EMCPX1_HREV1_VTE4100_V1_MIDF6_PRV0.1]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -40;-80  80/0 
phase2_dut_clock_52mhz= 100; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -121;-120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= 90;

phase1_dut_clock_200mhz= -45;-120; 120/15         VTE4100 100..160; real DDR -60/50 smart -30/50 SAm; both -45/50 
phase2_dut_clock_200mhz= 50; 90;90;100;100; 80   140 ...155

;****************************************************** SAM eMMC

[EMMC_ENG_FILE_EMCPX1_HREV1_VTE4100_V1_MID15_PRV0.3]
phase1_dut_clock_400khz=-40
phase2_dut_clock_400khz=-40

phase1_dut_clock_20mhz= -90;-60;-40    -90/80
phase2_dut_clock_20mhz= 80;100;80;60


phase1_dut_clock_52mhz=-40
phase2_dut_clock_52mhz= 60 


phase1_dut_clock_70mhz= -110;100;-80  -80/80 ; REad ExtCSD in HS400
phase2_dut_clock_70mhz= 70;0; 80 


phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz=100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 
phase1_dut_clock_200mhz=-100
phase2_dut_clock_200mhz=0 
phase1_dut_clock_220mhz=-100
phase2_dut_clock_220mhz=0

[EMMC_HS200_ENG_FILE_EMCPX1_HREV1_VTE4100_V1_MID15_PRV0.3]
phase1_dut2_clock_200mhz= -50;   0 to -100...	VTE4100 -50/0  
phase2_dut2_clock_200mhz=  0

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_HS200_ENG_RD_FILE_EMCPX1_HREV1_VTE4100_V1_MID15_PRV0.3]
phase1_dut2_clock_200mhz= -60;-110         -10... -130		-60/20 new desihn 411
phase2_dut2_clock_200mhz=  20;0;60        -20...+30

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_ENG_DDR_FILE_EMCPX1_HREV1_VTE4100_V1_MID15_PRV0.3]
phase1_dut_clock_400khz= -80;0   80/-80  better -80/0
phase2_dut_clock_400khz= 0;-80;80

phase1_dut_clock_20mhz= -60 ; -80/80 better -60/80 
phase2_dut_clock_20mhz= 80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= 100;-80  80/0 
phase2_dut_clock_52mhz= 0; 80 



phase1_dut_clock_100mhz= 110;-80  80/0 
phase2_dut_clock_100mhz= 10; 80 

phase1_dut_clock_170mhz= 121;		for Ext CSD read
phase2_dut_clock_170mhz= 147; 

phase1_dut2_clock_200mhz=100;117	; use to start scan !!!!!!
phase2_dut2_clock_200mhz=55;60;0

phase1_dut_clock_200mhz= 100;120;120	120/0  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+; 100/55 scan
phase2_dut_clock_200mhz= 55;60;0;           140 ...155 

[EMMC_ENG_DDR_RD_FILE_EMCPX1_HREV1_VTE4100_V1_MID15_PRV0.3]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -40;-80  80/0 
phase2_dut_clock_52mhz= 100; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -121;-120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= 90;

phase1_dut2_clock_200mhz= -55; ; use to start scan !!!!!!
phase2_dut2_clock_200mhz= 90;

phase1_dut_clock_200mhz= -55;-67;-60;-45;-120; 120/15      VTE4100 eMCP  -50..-75 ; real DDR -60/50 smart eMCP -67/80 (120/55 for ffff); -55/90 scan
phase2_dut_clock_200mhz= 90;80;80; 90;90;100;100; 80   140 ...155

[EMMC_ENG_DDR_RD_FFFF_FILE_EMCPX1_HREV1_VTE4100_V1_MID15_PRV0.3]
phase1_dut_clock_200mhz= 120; (120/55 use only for ffff) 
phase2_dut_clock_200mhz= 55;

;********************************************************************* SAM and Smart same MID!
[EMMC_ENG_DDR_FILE_EMCPX1_HREV1_VTE4100_V1_MID15_PRV0.0]
phase1_dut_clock_400khz= -80;0   80/-80  better -80/0
phase2_dut_clock_400khz= 0;-80;80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80


phase1_dut2_clock_52mhz=100
phase2_dut2_clock_52mhz= 0
phase1_dut_clock_52mhz= 100
phase2_dut_clock_52mhz= 0

phase1_dut2_clock_200mhz=117	
phase2_dut2_clock_200mhz=0

phase1_dut_clock_170mhz= 121;		for Ext CSD read
phase2_dut_clock_170mhz= 147; 

phase1_dut_clock_200mhz= 120;120	120/0  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+
phase2_dut_clock_200mhz= 0;           140 ...155 

[EMMC_ENG_DDR_RD_FILE_EMCPX1_HREV1_VTE4100_V1_MID15_PRV0.0]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -40;-80  80/0 
phase2_dut_clock_52mhz= 100; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -121;-120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= 90;

phase1_dut_clock_200mhz= -46;-120; 120/15         VTE4100 100..160; real DDR -60/50 smart -30/50 SAm; both -46/50 
phase2_dut_clock_200mhz= 50; 90;90;100;100; 80   140 ...155


;****************************************************** MIC eMMC

[EMMC_ENG_FILE_EMCPX1_HREV1_VTE4100_V1_MIDFE_PRV2.0]
phase1_dut_clock_400khz=-40
phase2_dut_clock_400khz=-40

phase1_dut_clock_20mhz= -60;-40
phase2_dut_clock_20mhz=  80;60

phase1_dut_clock_52mhz=-40
phase2_dut_clock_52mhz= 60 

phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz=100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 
phase1_dut_clock_200mhz=-100
phase2_dut_clock_200mhz=0 
phase1_dut_clock_220mhz=-100
phase2_dut_clock_220mhz=0

[EMMC_HS200_ENG_FILE_EMCPX1_HREV1_VTE4100_V1_MIDFE_PRV2.0]
phase1_dut2_clock_200mhz= -110;   -100/0 Micron
phase2_dut2_clock_200mhz=  0

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_HS200_ENG_RD_FILE_EMCPX1_HREV1_VTE4100_MIDFE_PRV2.0]
phase1_dut2_clock_200mhz= -110
phase2_dut2_clock_200mhz=  0;60

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_ENG_DDR_FILE_EMCPX1_HREV1_VTE4100_V1_MIDFE_PRV2.0]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= 90;-80  80/0 
phase2_dut_clock_52mhz= 0; 80 

phase1_dut_clock_170mhz= 121;		for Ext CSD read
phase2_dut_clock_170mhz= 147; 

phase1_dut2_clock_200mhz=117	
phase2_dut2_clock_200mhz=0

phase1_dut_clock_200mhz= 120;120	120/0  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+
phase2_dut_clock_200mhz= 0;           140 ...155 

[EMMC_ENG_DDR_RD_FILE_EMCPX1_HREV1_VTE4100_V1_MIDFE_PRV2.0]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -40;-80  80/0 
phase2_dut_clock_52mhz= 100; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -121;-120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= 90;

phase1_dut_clock_200mhz= -45;-120; 120/15         VTE4100 100..160; real DDR -60/50 smart -30/50 SAm; both -45/50 
phase2_dut_clock_200mhz= 50; 90;90;100;100; 80   140 ...155
;************************************************************************


;****************************************************** SKY

[EMMC_ENG_FILE_EMCPX1_HREV1_VTE4100_V1_MID44_PRV1.0]
phase1_dut_clock_400khz=-40
phase2_dut_clock_400khz=-40

phase1_dut_clock_20mhz= -60;-40
phase2_dut_clock_20mhz=  80;60

phase1_dut_clock_52mhz=-40
phase2_dut_clock_52mhz= 60 

phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz=100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 
phase1_dut_clock_200mhz=-100
phase2_dut_clock_200mhz=0 
phase1_dut_clock_220mhz=-100
phase2_dut_clock_220mhz=0

[EMMC_HS200_ENG_FILE_EMCPX1_HREV1_VTE4100_V1_MID44_PRV1.0]
phase1_dut2_clock_200mhz= -130;-110;   Lite -130/0 OK 
phase2_dut2_clock_200mhz=  0

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_HS200_ENG_RD_FILE_EMCPX1_HREV1_VTE4100_V1_MID44_PRV1.0]
phase1_dut2_clock_200mhz= -100;-195;-140   Lite -195/20
phase2_dut2_clock_200mhz=  20;60

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_ENG_DDR_FILE_EMCPX1_HREV1_VTE4100_V1_MID44_PRV1.0]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= 90;-80  80/0 
phase2_dut_clock_52mhz= 0; 80 

phase1_dut_clock_170mhz= 121;		for Ext CSD read
phase2_dut_clock_170mhz= 147; 

phase1_dut2_clock_200mhz=117	
phase2_dut2_clock_200mhz=0

phase1_dut_clock_200mhz= 120;120	120/0  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+
phase2_dut_clock_200mhz= 0;           140 ...155 

[EMMC_ENG_DDR_RD_FILE_EMCPX1_HREV1_VTE4100_V1_MID44_PRV1.0]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -40;-80  80/0 
phase2_dut_clock_52mhz= 100; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -121;-120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= 90;

phase1_dut_clock_200mhz= -45;-120; 120/15         VTE4100 100..160; real DDR -60/50 smart -30/50 SAm; both -45/50 
phase2_dut_clock_200mhz= 50; 90;90;100;100; 80   140 ...155

;****************************************************** LiteON eMMC

[EMMC_ENG_FILE_EMCPX1_HREV1_VTE4100_V1_MIDF2_PRV0.0]
phase1_dut_clock_400khz=-40
phase2_dut_clock_400khz=-40

phase1_dut_clock_20mhz= -60;-40
phase2_dut_clock_20mhz=  80;60

phase1_dut_clock_52mhz=-40
phase2_dut_clock_52mhz= 60 

phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz=100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 
phase1_dut_clock_200mhz=-100
phase2_dut_clock_200mhz=0 
phase1_dut_clock_220mhz=-100
phase2_dut_clock_220mhz=0

[EMMC_HS200_ENG_FILE_EMCPX1_HREV1_VTE4100_V1_MIDF2_PRV0.0]
phase1_dut2_clock_200mhz= -110;   Lite -110/0 
phase2_dut2_clock_200mhz=  0

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_HS200_ENG_RD_FILE_EMCPX1_HREV1_VTE4100_V1__MIDF2_PRV0.0]
phase1_dut2_clock_200mhz= -110     Lite -110/2
phase2_dut2_clock_200mhz=  2

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_ENG_DDR_FILE_EMCPX1_HREV1_VTE4100_V1_MIDF2_PRV0.0]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= 120; 			Lite 80-200  120/0 
phase2_dut_clock_52mhz= 0;0; 80 

phase1_dut_clock_170mhz= 121;		for Ext CSD read
phase2_dut_clock_170mhz= 147; 

phase1_dut2_clock_200mhz=117	
phase2_dut2_clock_200mhz=0

phase1_dut_clock_200mhz= 120;120	120/0  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+
phase2_dut_clock_200mhz= 0;           140 ...155 


[EMMC_ENG_DDR_RD_FILE_EMCPX1_HREV1_VTE4100_V1_MIDF2_PRV0.0]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -80;  			Lite -80/100 
phase2_dut_clock_52mhz= 100;150;0;100; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -121;-120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= 90;

phase1_dut_clock_200mhz= -45;-120; 120/15         VTE4100 100..160; real DDR -60/50 smart -30/50 SAm; both -45/50 
phase2_dut_clock_200mhz= 50; 90;90;100;100; 80   140 ...155

;************************************************************************
;****************************************************** 3S

[EMMC_ENG_FILE_EMCPX1_HREV1_VTE4100_V1_MID32_PRV4.4]
phase1_dut_clock_400khz=-40
phase2_dut_clock_400khz=-40

phase1_dut_clock_20mhz= -60;-40
phase2_dut_clock_20mhz=  80;60

phase1_dut_clock_52mhz=-40
phase2_dut_clock_52mhz= 60 

phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz=100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 
phase1_dut_clock_200mhz=-100
phase2_dut_clock_200mhz=0 
phase1_dut_clock_220mhz=-100
phase2_dut_clock_220mhz=0

[EMMC_HS200_ENG_FILE_EMCPX1_HREV1_VTE4100_V1_MID32_PRV4.4]
phase1_dut2_clock_200mhz= -110;   -100/0 Micron
phase2_dut2_clock_200mhz=  0

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_HS200_ENG_RD_FILE_EMCPX1_HREV1_VTE4100_V1_MID32_PRV4.4]
phase1_dut2_clock_200mhz= -110
phase2_dut2_clock_200mhz=  0;60

phase1_dut3_clock_200mhz= -120;-80;      -40 to 130/0  SmartM -120/20 SK3
phase2_dut3_clock_200mhz= 20; 0

[EMMC_ENG_DDR_FILE_EMCPX1_HREV1_VTE4100_V1_MID32_PRV4.4]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= 110;-80  80/0   3S 120/0
phase2_dut_clock_52mhz= 0; 80 

phase1_dut_clock_170mhz= 121;		for Ext CSD read
phase2_dut_clock_170mhz= 147; 

phase1_dut2_clock_200mhz=117	
phase2_dut2_clock_200mhz=0

phase1_dut_clock_200mhz= 120;120	120/0  VTE4100 100/150 CSD OK !!!!!!!!!!!60...180+
phase2_dut_clock_200mhz= 0;           140 ...155 

[EMMC_ENG_DDR_RD_FILE_EMCPX1_HREV1_VTE4100_V1_MID32_PRV4.4]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -147;-40;-80  80/0  3S -147/110
phase2_dut_clock_52mhz= 110; 80 

phase1_dut_clock_100mhz= -100;-80  80/0 
phase2_dut_clock_100mhz= 90; 80 

phase1_dut_clock_170mhz= -121;-120; 120/15   for Read Ext CSD!
phase2_dut_clock_170mhz= 90;

phase1_dut_clock_200mhz= -45;-120; 120/15         VTE4100 100..160; real DDR -60/50 smart -30/50 SAm; both -45/50 
phase2_dut_clock_200mhz= 50; 90;90;100;100; 80   140 ...155

; ****** VTE4100 ENG unit SD ENG adapter SK1
;****************************************************** Generic

[SD_ENG_FILE_EMCPX1_HREV1_VTE4100_V1]
phase1_dut_clock_400khz= -20;-10;-40
phase2_dut_clock_400khz= -40;0;-40

phase1_dut_clock_20mhz= -60;-40
phase2_dut_clock_20mhz=  80;60

phase1_dut_clock_25mhz= -80;-60;-40   ; timing test 
phase2_dut_clock_25mhz=  60;80;60

phase1_dut_clock_52mhz=-40
phase2_dut_clock_52mhz= 60 

phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz= 100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 

phase1_dut_clock_200mhz= -190;-120;-110 ; !!!!!!!!!!!! acmd41 51000000 (-110..-200)/(10..70); best  -150/40 ;-190/40 to cover SAN
phase2_dut_clock_200mhz=  40;-60;0;80;0 

phase1_dut_clock_220mhz=-110
phase2_dut_clock_220mhz=0


; ********** for SK1 SD DDR ???????? 

[SD_ENG_DDR_FILE_EMCPX1_HREV1_VTE4100_V1]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz=80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80
 
phase1_dut_clock_52mhz= 90;90;-80  80/0 40/50
phase2_dut_clock_52mhz= 0; 80 

[SD_ENG_DDR_RD_FILE_EMCPX1_HREV1_VTE4100_V1]
phase1_dut_clock_400khz=-80
phase2_dut_clock_400khz= 80

phase1_dut_clock_20mhz=-80
phase2_dut_clock_20mhz=80

phase1_dut_clock_26mhz=-80
phase2_dut_clock_26mhz=80

phase1_dut_clock_52mhz= -40;-80  80/0 
phase2_dut_clock_52mhz= 100; 80 


; ********** for SK1 SDR MID1B SAM/SMI 

[SD_ENG_FILE_EMCPX1_HREV1_VTE4100_V1_MID1B_PRV1.0]
phase1_dut_clock_400khz= -20;-40
phase2_dut_clock_400khz= -40;-40

phase1_dut_clock_20mhz= -60;-40
phase2_dut_clock_20mhz=  80;60

phase1_dut_clock_25mhz= -80;-60;-40   ; timing test 
phase2_dut_clock_25mhz=  60;80;60

phase1_dut_clock_52mhz=-40
phase2_dut_clock_52mhz= 60 

phase1_dut_clock_100mhz=-100
phase2_dut_clock_100mhz= 100
phase1_dut_clock_150mhz=-100
phase2_dut_clock_150mhz = 0 

phase1_dut_clock_200mhz= -170;-120;-110 ; !!!!!!best  -150/40 ; SMI -170/30
phase2_dut_clock_200mhz=  30;-60;0;80;0 

phase1_dut_clock_220mhz=-110
phase2_dut_clock_220mhz=0