// Seed: 1704976531
module module_0 ();
  wire id_1;
  assign id_1 = id_1;
  integer id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(id_5) begin : LABEL_0
    id_4 <= 1;
    id_2 <= 1'b0;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(*) begin : LABEL_0
    id_5 = id_5;
  end
  module_0 modCall_1 ();
  wire id_11;
  xnor primCall (id_1, id_10, id_2, id_4, id_5, id_6, id_7, id_8);
endmodule
