#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* SW1 */
#define SW1__0__DR CYREG_GPIO_PRT1_DR
#define SW1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SW1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SW1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SW1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SW1__0__HSIOM_MASK 0x0000000Fu
#define SW1__0__HSIOM_SHIFT 0u
#define SW1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SW1__0__INTR CYREG_GPIO_PRT1_INTR
#define SW1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SW1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SW1__0__MASK 0x01u
#define SW1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SW1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SW1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SW1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SW1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SW1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SW1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SW1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SW1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SW1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SW1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SW1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SW1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SW1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SW1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SW1__0__PC CYREG_GPIO_PRT1_PC
#define SW1__0__PC2 CYREG_GPIO_PRT1_PC2
#define SW1__0__PORT 1u
#define SW1__0__PS CYREG_GPIO_PRT1_PS
#define SW1__0__SHIFT 0u
#define SW1__DR CYREG_GPIO_PRT1_DR
#define SW1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SW1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SW1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SW1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SW1__INTR CYREG_GPIO_PRT1_INTR
#define SW1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SW1__INTSTAT CYREG_GPIO_PRT1_INTR
#define SW1__MASK 0x01u
#define SW1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SW1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SW1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SW1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SW1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SW1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SW1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SW1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SW1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SW1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SW1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SW1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SW1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SW1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SW1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SW1__PC CYREG_GPIO_PRT1_PC
#define SW1__PC2 CYREG_GPIO_PRT1_PC2
#define SW1__PORT 1u
#define SW1__PS CYREG_GPIO_PRT1_PS
#define SW1__SHIFT 0u

/* SW2 */
#define SW2__0__DR CYREG_GPIO_PRT1_DR
#define SW2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SW2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SW2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SW2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SW2__0__HSIOM_MASK 0x00000F00u
#define SW2__0__HSIOM_SHIFT 8u
#define SW2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SW2__0__INTR CYREG_GPIO_PRT1_INTR
#define SW2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SW2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SW2__0__MASK 0x04u
#define SW2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SW2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SW2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SW2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SW2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SW2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SW2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SW2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SW2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SW2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SW2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SW2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SW2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SW2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SW2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SW2__0__PC CYREG_GPIO_PRT1_PC
#define SW2__0__PC2 CYREG_GPIO_PRT1_PC2
#define SW2__0__PORT 1u
#define SW2__0__PS CYREG_GPIO_PRT1_PS
#define SW2__0__SHIFT 2u
#define SW2__DR CYREG_GPIO_PRT1_DR
#define SW2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SW2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SW2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SW2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SW2__INTR CYREG_GPIO_PRT1_INTR
#define SW2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SW2__INTSTAT CYREG_GPIO_PRT1_INTR
#define SW2__MASK 0x04u
#define SW2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SW2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SW2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SW2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SW2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SW2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SW2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SW2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SW2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SW2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SW2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SW2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SW2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SW2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SW2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SW2__PC CYREG_GPIO_PRT1_PC
#define SW2__PC2 CYREG_GPIO_PRT1_PC2
#define SW2__PORT 1u
#define SW2__PS CYREG_GPIO_PRT1_PS
#define SW2__SHIFT 2u

/* SW3 */
#define SW3__0__DR CYREG_GPIO_PRT0_DR
#define SW3__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SW3__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SW3__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SW3__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SW3__0__HSIOM_MASK 0x00000F00u
#define SW3__0__HSIOM_SHIFT 8u
#define SW3__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SW3__0__INTR CYREG_GPIO_PRT0_INTR
#define SW3__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SW3__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SW3__0__MASK 0x04u
#define SW3__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW3__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW3__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW3__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW3__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW3__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW3__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW3__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW3__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW3__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW3__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW3__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW3__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW3__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW3__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW3__0__PC CYREG_GPIO_PRT0_PC
#define SW3__0__PC2 CYREG_GPIO_PRT0_PC2
#define SW3__0__PORT 0u
#define SW3__0__PS CYREG_GPIO_PRT0_PS
#define SW3__0__SHIFT 2u
#define SW3__DR CYREG_GPIO_PRT0_DR
#define SW3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SW3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SW3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SW3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SW3__INTR CYREG_GPIO_PRT0_INTR
#define SW3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SW3__INTSTAT CYREG_GPIO_PRT0_INTR
#define SW3__MASK 0x04u
#define SW3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW3__PC CYREG_GPIO_PRT0_PC
#define SW3__PC2 CYREG_GPIO_PRT0_PC2
#define SW3__PORT 0u
#define SW3__PS CYREG_GPIO_PRT0_PS
#define SW3__SHIFT 2u

/* SW4 */
#define SW4__0__DR CYREG_GPIO_PRT1_DR
#define SW4__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SW4__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SW4__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SW4__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SW4__0__HSIOM_MASK 0x000000F0u
#define SW4__0__HSIOM_SHIFT 4u
#define SW4__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SW4__0__INTR CYREG_GPIO_PRT1_INTR
#define SW4__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SW4__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SW4__0__MASK 0x02u
#define SW4__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SW4__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SW4__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SW4__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SW4__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SW4__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SW4__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SW4__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SW4__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SW4__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SW4__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SW4__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SW4__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SW4__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SW4__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SW4__0__PC CYREG_GPIO_PRT1_PC
#define SW4__0__PC2 CYREG_GPIO_PRT1_PC2
#define SW4__0__PORT 1u
#define SW4__0__PS CYREG_GPIO_PRT1_PS
#define SW4__0__SHIFT 1u
#define SW4__DR CYREG_GPIO_PRT1_DR
#define SW4__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SW4__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SW4__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SW4__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SW4__INTR CYREG_GPIO_PRT1_INTR
#define SW4__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SW4__INTSTAT CYREG_GPIO_PRT1_INTR
#define SW4__MASK 0x02u
#define SW4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SW4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SW4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SW4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SW4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SW4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SW4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SW4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SW4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SW4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SW4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SW4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SW4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SW4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SW4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SW4__PC CYREG_GPIO_PRT1_PC
#define SW4__PC2 CYREG_GPIO_PRT1_PC2
#define SW4__PORT 1u
#define SW4__PS CYREG_GPIO_PRT1_PS
#define SW4__SHIFT 1u

/* SW5 */
#define SW5__0__DR CYREG_GPIO_PRT0_DR
#define SW5__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SW5__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SW5__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SW5__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SW5__0__HSIOM_MASK 0x0000F000u
#define SW5__0__HSIOM_SHIFT 12u
#define SW5__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SW5__0__INTR CYREG_GPIO_PRT0_INTR
#define SW5__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SW5__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SW5__0__MASK 0x08u
#define SW5__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW5__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW5__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW5__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW5__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW5__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW5__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW5__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW5__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW5__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW5__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW5__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW5__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW5__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW5__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW5__0__PC CYREG_GPIO_PRT0_PC
#define SW5__0__PC2 CYREG_GPIO_PRT0_PC2
#define SW5__0__PORT 0u
#define SW5__0__PS CYREG_GPIO_PRT0_PS
#define SW5__0__SHIFT 3u
#define SW5__DR CYREG_GPIO_PRT0_DR
#define SW5__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SW5__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SW5__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SW5__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SW5__INTR CYREG_GPIO_PRT0_INTR
#define SW5__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SW5__INTSTAT CYREG_GPIO_PRT0_INTR
#define SW5__MASK 0x08u
#define SW5__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW5__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW5__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW5__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW5__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW5__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW5__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW5__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW5__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW5__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW5__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW5__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW5__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW5__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW5__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW5__PC CYREG_GPIO_PRT0_PC
#define SW5__PC2 CYREG_GPIO_PRT0_PC2
#define SW5__PORT 0u
#define SW5__PS CYREG_GPIO_PRT0_PS
#define SW5__SHIFT 3u

/* BLE_1_bless_isr */
#define BLE_1_bless_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define BLE_1_bless_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define BLE_1_bless_isr__INTC_MASK 0x1000u
#define BLE_1_bless_isr__INTC_NUMBER 12u
#define BLE_1_bless_isr__INTC_PRIOR_MASK 0xC0u
#define BLE_1_bless_isr__INTC_PRIOR_NUM 3u
#define BLE_1_bless_isr__INTC_PRIOR_REG CYREG_CM0_IPR3
#define BLE_1_bless_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define BLE_1_bless_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* BLE_1_cy_m0s8_ble */
#define BLE_1_cy_m0s8_ble__ADC_BUMP1 CYREG_BLE_BLERD_ADC_BUMP1
#define BLE_1_cy_m0s8_ble__ADC_BUMP2 CYREG_BLE_BLERD_ADC_BUMP2
#define BLE_1_cy_m0s8_ble__ADV_CH_TX_POWER CYREG_BLE_BLELL_ADV_CH_TX_POWER
#define BLE_1_cy_m0s8_ble__ADV_CONFIG CYREG_BLE_BLELL_ADV_CONFIG
#define BLE_1_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
#define BLE_1_cy_m0s8_ble__ADV_INTR CYREG_BLE_BLELL_ADV_INTR
#define BLE_1_cy_m0s8_ble__ADV_NEXT_INSTANT CYREG_BLE_BLELL_ADV_NEXT_INSTANT
#define BLE_1_cy_m0s8_ble__ADV_PARAMS CYREG_BLE_BLELL_ADV_PARAMS
#define BLE_1_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
#define BLE_1_cy_m0s8_ble__ADV_TX_DATA_FIFO CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
#define BLE_1_cy_m0s8_ble__AGC CYREG_BLE_BLERD_AGC
#define BLE_1_cy_m0s8_ble__BALUN CYREG_BLE_BLERD_BALUN
#define BLE_1_cy_m0s8_ble__BB_BUMP1 CYREG_BLE_BLERD_BB_BUMP1
#define BLE_1_cy_m0s8_ble__BB_BUMP2 CYREG_BLE_BLERD_BB_BUMP2
#define BLE_1_cy_m0s8_ble__BB_XO CYREG_BLE_BLERD_BB_XO
#define BLE_1_cy_m0s8_ble__BB_XO_CAPTRIM CYREG_BLE_BLERD_BB_XO_CAPTRIM
#define BLE_1_cy_m0s8_ble__CE_CNFG_STS_REGISTER CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
#define BLE_1_cy_m0s8_ble__CE_LENGTH CYREG_BLE_BLELL_CE_LENGTH
#define BLE_1_cy_m0s8_ble__CFG_1_FCAL CYREG_BLE_BLERD_CFG_1_FCAL
#define BLE_1_cy_m0s8_ble__CFG_2_FCAL CYREG_BLE_BLERD_CFG_2_FCAL
#define BLE_1_cy_m0s8_ble__CFG_3_FCAL CYREG_BLE_BLERD_CFG_3_FCAL
#define BLE_1_cy_m0s8_ble__CFG_4_FCAL CYREG_BLE_BLERD_CFG_4_FCAL
#define BLE_1_cy_m0s8_ble__CFG_5_FCAL CYREG_BLE_BLERD_CFG_5_FCAL
#define BLE_1_cy_m0s8_ble__CFG_6_FCAL CYREG_BLE_BLERD_CFG_6_FCAL
#define BLE_1_cy_m0s8_ble__CFG1 CYREG_BLE_BLERD_CFG1
#define BLE_1_cy_m0s8_ble__CFG2 CYREG_BLE_BLERD_CFG2
#define BLE_1_cy_m0s8_ble__CFGCTRL CYREG_BLE_BLERD_CFGCTRL
#define BLE_1_cy_m0s8_ble__CLOCK_CONFIG CYREG_BLE_BLELL_CLOCK_CONFIG
#define BLE_1_cy_m0s8_ble__COMMAND_REGISTER CYREG_BLE_BLELL_COMMAND_REGISTER
#define BLE_1_cy_m0s8_ble__CONN_CE_COUNTER CYREG_BLE_BLELL_CONN_CE_COUNTER
#define BLE_1_cy_m0s8_ble__CONN_CE_INSTANT CYREG_BLE_BLELL_CONN_CE_INSTANT
#define BLE_1_cy_m0s8_ble__CONN_CH_TX_POWER CYREG_BLE_BLELL_CONN_CH_TX_POWER
#define BLE_1_cy_m0s8_ble__CONN_CONFIG CYREG_BLE_BLELL_CONN_CONFIG
#define BLE_1_cy_m0s8_ble__CONN_INDEX CYREG_BLE_BLELL_CONN_INDEX
#define BLE_1_cy_m0s8_ble__CONN_INTERVAL CYREG_BLE_BLELL_CONN_INTERVAL
#define BLE_1_cy_m0s8_ble__CONN_INTR CYREG_BLE_BLELL_CONN_INTR
#define BLE_1_cy_m0s8_ble__CONN_INTR_MASK CYREG_BLE_BLELL_CONN_INTR_MASK
#define BLE_1_cy_m0s8_ble__CONN_PARAM1 CYREG_BLE_BLELL_CONN_PARAM1
#define BLE_1_cy_m0s8_ble__CONN_PARAM2 CYREG_BLE_BLELL_CONN_PARAM2
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD0 CYREG_BLE_BLELL_CONN_REQ_WORD0
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD1 CYREG_BLE_BLELL_CONN_REQ_WORD1
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD10 CYREG_BLE_BLELL_CONN_REQ_WORD10
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD11 CYREG_BLE_BLELL_CONN_REQ_WORD11
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD2 CYREG_BLE_BLELL_CONN_REQ_WORD2
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD3 CYREG_BLE_BLELL_CONN_REQ_WORD3
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD4 CYREG_BLE_BLELL_CONN_REQ_WORD4
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD5 CYREG_BLE_BLELL_CONN_REQ_WORD5
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD6 CYREG_BLE_BLELL_CONN_REQ_WORD6
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD7 CYREG_BLE_BLELL_CONN_REQ_WORD7
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD8 CYREG_BLE_BLELL_CONN_REQ_WORD8
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD9 CYREG_BLE_BLELL_CONN_REQ_WORD9
#define BLE_1_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
#define BLE_1_cy_m0s8_ble__CONN_STATUS CYREG_BLE_BLELL_CONN_STATUS
#define BLE_1_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
#define BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
#define BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
#define BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
#define BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
#define BLE_1_cy_m0s8_ble__CTR1 CYREG_BLE_BLERD_CTR1
#define BLE_1_cy_m0s8_ble__DATA_CHANNELS_H0 CYREG_BLE_BLELL_DATA_CHANNELS_H0
#define BLE_1_cy_m0s8_ble__DATA_CHANNELS_H1 CYREG_BLE_BLELL_DATA_CHANNELS_H1
#define BLE_1_cy_m0s8_ble__DATA_CHANNELS_L0 CYREG_BLE_BLELL_DATA_CHANNELS_L0
#define BLE_1_cy_m0s8_ble__DATA_CHANNELS_L1 CYREG_BLE_BLELL_DATA_CHANNELS_L1
#define BLE_1_cy_m0s8_ble__DATA_CHANNELS_M0 CYREG_BLE_BLELL_DATA_CHANNELS_M0
#define BLE_1_cy_m0s8_ble__DATA_CHANNELS_M1 CYREG_BLE_BLELL_DATA_CHANNELS_M1
#define BLE_1_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
#define BLE_1_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
#define BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
#define BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
#define BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
#define BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
#define BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
#define BLE_1_cy_m0s8_ble__DATA0 CYREG_BLE_BLELL_DATA0
#define BLE_1_cy_m0s8_ble__DATA1 CYREG_BLE_BLELL_DATA1
#define BLE_1_cy_m0s8_ble__DATA10 CYREG_BLE_BLELL_DATA10
#define BLE_1_cy_m0s8_ble__DATA11 CYREG_BLE_BLELL_DATA11
#define BLE_1_cy_m0s8_ble__DATA12 CYREG_BLE_BLELL_DATA12
#define BLE_1_cy_m0s8_ble__DATA13 CYREG_BLE_BLELL_DATA13
#define BLE_1_cy_m0s8_ble__DATA2 CYREG_BLE_BLELL_DATA2
#define BLE_1_cy_m0s8_ble__DATA3 CYREG_BLE_BLELL_DATA3
#define BLE_1_cy_m0s8_ble__DATA4 CYREG_BLE_BLELL_DATA4
#define BLE_1_cy_m0s8_ble__DATA5 CYREG_BLE_BLELL_DATA5
#define BLE_1_cy_m0s8_ble__DATA6 CYREG_BLE_BLELL_DATA6
#define BLE_1_cy_m0s8_ble__DATA7 CYREG_BLE_BLELL_DATA7
#define BLE_1_cy_m0s8_ble__DATA8 CYREG_BLE_BLELL_DATA8
#define BLE_1_cy_m0s8_ble__DATA9 CYREG_BLE_BLELL_DATA9
#define BLE_1_cy_m0s8_ble__DBG_1 CYREG_BLE_BLERD_DBG_1
#define BLE_1_cy_m0s8_ble__DBG_2 CYREG_BLE_BLERD_DBG_2
#define BLE_1_cy_m0s8_ble__DBG_3 CYREG_BLE_BLERD_DBG_3
#define BLE_1_cy_m0s8_ble__DBG_BB CYREG_BLE_BLERD_DBG_BB
#define BLE_1_cy_m0s8_ble__DBUS CYREG_BLE_BLERD_DBUS
#define BLE_1_cy_m0s8_ble__DC CYREG_BLE_BLERD_DC
#define BLE_1_cy_m0s8_ble__DCCAL CYREG_BLE_BLERD_DCCAL
#define BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_H CYREG_BLE_BLELL_DEV_PUB_ADDR_H
#define BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_L CYREG_BLE_BLELL_DEV_PUB_ADDR_L
#define BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_M CYREG_BLE_BLELL_DEV_PUB_ADDR_M
#define BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_H CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
#define BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_L CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
#define BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_M CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
#define BLE_1_cy_m0s8_ble__DIAG1 CYREG_BLE_BLERD_DIAG1
#define BLE_1_cy_m0s8_ble__DPLL_CONFIG CYREG_BLE_BLELL_DPLL_CONFIG
#define BLE_1_cy_m0s8_ble__DSM1 CYREG_BLE_BLERD_DSM1
#define BLE_1_cy_m0s8_ble__DSM2 CYREG_BLE_BLERD_DSM2
#define BLE_1_cy_m0s8_ble__DSM3 CYREG_BLE_BLERD_DSM3
#define BLE_1_cy_m0s8_ble__DSM4 CYREG_BLE_BLERD_DSM4
#define BLE_1_cy_m0s8_ble__DSM5 CYREG_BLE_BLERD_DSM5
#define BLE_1_cy_m0s8_ble__DSM6 CYREG_BLE_BLERD_DSM6
#define BLE_1_cy_m0s8_ble__DTM_RX_PKT_COUNT CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
#define BLE_1_cy_m0s8_ble__ENC_CONFIG CYREG_BLE_BLELL_ENC_CONFIG
#define BLE_1_cy_m0s8_ble__ENC_INTR CYREG_BLE_BLELL_ENC_INTR
#define BLE_1_cy_m0s8_ble__ENC_INTR_EN CYREG_BLE_BLELL_ENC_INTR_EN
#define BLE_1_cy_m0s8_ble__ENC_KEY0 CYREG_BLE_BLELL_ENC_KEY0
#define BLE_1_cy_m0s8_ble__ENC_KEY1 CYREG_BLE_BLELL_ENC_KEY1
#define BLE_1_cy_m0s8_ble__ENC_KEY2 CYREG_BLE_BLELL_ENC_KEY2
#define BLE_1_cy_m0s8_ble__ENC_KEY3 CYREG_BLE_BLELL_ENC_KEY3
#define BLE_1_cy_m0s8_ble__ENC_KEY4 CYREG_BLE_BLELL_ENC_KEY4
#define BLE_1_cy_m0s8_ble__ENC_KEY5 CYREG_BLE_BLELL_ENC_KEY5
#define BLE_1_cy_m0s8_ble__ENC_KEY6 CYREG_BLE_BLELL_ENC_KEY6
#define BLE_1_cy_m0s8_ble__ENC_KEY7 CYREG_BLE_BLELL_ENC_KEY7
#define BLE_1_cy_m0s8_ble__ENC_PARAMS CYREG_BLE_BLELL_ENC_PARAMS
#define BLE_1_cy_m0s8_ble__EVENT_ENABLE CYREG_BLE_BLELL_EVENT_ENABLE
#define BLE_1_cy_m0s8_ble__EVENT_INTR CYREG_BLE_BLELL_EVENT_INTR
#define BLE_1_cy_m0s8_ble__FCAL_TEST CYREG_BLE_BLERD_FCAL_TEST
#define BLE_1_cy_m0s8_ble__FPD_TEST CYREG_BLE_BLERD_FPD_TEST
#define BLE_1_cy_m0s8_ble__FSM CYREG_BLE_BLERD_FSM
#define BLE_1_cy_m0s8_ble__IM CYREG_BLE_BLERD_IM
#define BLE_1_cy_m0s8_ble__INIT_CONFIG CYREG_BLE_BLELL_INIT_CONFIG
#define BLE_1_cy_m0s8_ble__INIT_INTERVAL CYREG_BLE_BLELL_INIT_INTERVAL
#define BLE_1_cy_m0s8_ble__INIT_INTR CYREG_BLE_BLELL_INIT_INTR
#define BLE_1_cy_m0s8_ble__INIT_NEXT_INSTANT CYREG_BLE_BLELL_INIT_NEXT_INSTANT
#define BLE_1_cy_m0s8_ble__INIT_PARAM CYREG_BLE_BLELL_INIT_PARAM
#define BLE_1_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
#define BLE_1_cy_m0s8_ble__INIT_WINDOW CYREG_BLE_BLELL_INIT_WINDOW
#define BLE_1_cy_m0s8_ble__IQMIS CYREG_BLE_BLERD_IQMIS
#define BLE_1_cy_m0s8_ble__IV_MASTER0 CYREG_BLE_BLELL_IV_MASTER0
#define BLE_1_cy_m0s8_ble__IV_MASTER1 CYREG_BLE_BLELL_IV_MASTER1
#define BLE_1_cy_m0s8_ble__IV_SLAVE0 CYREG_BLE_BLELL_IV_SLAVE0
#define BLE_1_cy_m0s8_ble__IV_SLAVE1 CYREG_BLE_BLELL_IV_SLAVE1
#define BLE_1_cy_m0s8_ble__KVCAL CYREG_BLE_BLERD_KVCAL
#define BLE_1_cy_m0s8_ble__LDO CYREG_BLE_BLERD_LDO
#define BLE_1_cy_m0s8_ble__LDO_BYPASS CYREG_BLE_BLERD_LDO_BYPASS
#define BLE_1_cy_m0s8_ble__LE_PING_TIMER_ADDR CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
#define BLE_1_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
#define BLE_1_cy_m0s8_ble__LE_PING_TIMER_OFFSET CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
#define BLE_1_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
#define BLE_1_cy_m0s8_ble__LE_RF_TEST_MODE CYREG_BLE_BLELL_LE_RF_TEST_MODE
#define BLE_1_cy_m0s8_ble__LF_CLK_CTRL CYREG_BLE_BLESS_LF_CLK_CTRL
#define BLE_1_cy_m0s8_ble__LL_CLK_EN CYREG_BLE_BLESS_LL_CLK_EN
#define BLE_1_cy_m0s8_ble__LL_DSM_CTRL CYREG_BLE_BLESS_LL_DSM_CTRL
#define BLE_1_cy_m0s8_ble__LL_DSM_INTR_STAT CYREG_BLE_BLESS_LL_DSM_INTR_STAT
#define BLE_1_cy_m0s8_ble__LLH_FEATURE_CONFIG CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
#define BLE_1_cy_m0s8_ble__MIC_IN0 CYREG_BLE_BLELL_MIC_IN0
#define BLE_1_cy_m0s8_ble__MIC_IN1 CYREG_BLE_BLELL_MIC_IN1
#define BLE_1_cy_m0s8_ble__MIC_OUT0 CYREG_BLE_BLELL_MIC_OUT0
#define BLE_1_cy_m0s8_ble__MIC_OUT1 CYREG_BLE_BLELL_MIC_OUT1
#define BLE_1_cy_m0s8_ble__MODEM CYREG_BLE_BLERD_MODEM
#define BLE_1_cy_m0s8_ble__MONI CYREG_BLE_BLERD_MONI
#define BLE_1_cy_m0s8_ble__NEXT_CE_INSTANT CYREG_BLE_BLELL_NEXT_CE_INSTANT
#define BLE_1_cy_m0s8_ble__NEXT_RESP_TIMER_EXP CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
#define BLE_1_cy_m0s8_ble__NEXT_SUP_TO CYREG_BLE_BLELL_NEXT_SUP_TO
#define BLE_1_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
#define BLE_1_cy_m0s8_ble__PACKET_COUNTER0 CYREG_BLE_BLELL_PACKET_COUNTER0
#define BLE_1_cy_m0s8_ble__PACKET_COUNTER1 CYREG_BLE_BLELL_PACKET_COUNTER1
#define BLE_1_cy_m0s8_ble__PACKET_COUNTER2 CYREG_BLE_BLELL_PACKET_COUNTER2
#define BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
#define BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
#define BLE_1_cy_m0s8_ble__PDU_RESP_TIMER CYREG_BLE_BLELL_PDU_RESP_TIMER
#define BLE_1_cy_m0s8_ble__PEER_ADDR_H CYREG_BLE_BLELL_PEER_ADDR_H
#define BLE_1_cy_m0s8_ble__PEER_ADDR_L CYREG_BLE_BLELL_PEER_ADDR_L
#define BLE_1_cy_m0s8_ble__PEER_ADDR_M CYREG_BLE_BLELL_PEER_ADDR_M
#define BLE_1_cy_m0s8_ble__POC_REG__TIM_CONTROL CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
#define BLE_1_cy_m0s8_ble__RCCAL CYREG_BLE_BLERD_RCCAL
#define BLE_1_cy_m0s8_ble__READ_IQ_1 CYREG_BLE_BLERD_READ_IQ_1
#define BLE_1_cy_m0s8_ble__READ_IQ_2 CYREG_BLE_BLERD_READ_IQ_2
#define BLE_1_cy_m0s8_ble__READ_IQ_3 CYREG_BLE_BLERD_READ_IQ_3
#define BLE_1_cy_m0s8_ble__READ_IQ_4 CYREG_BLE_BLERD_READ_IQ_4
#define BLE_1_cy_m0s8_ble__RECEIVE_TRIG_CTRL CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
#define BLE_1_cy_m0s8_ble__RF_CONFIG CYREG_BLE_BLESS_RF_CONFIG
#define BLE_1_cy_m0s8_ble__RMAP CYREG_BLE_BLERD_RMAP
#define BLE_1_cy_m0s8_ble__RSSI CYREG_BLE_BLERD_RSSI
#define BLE_1_cy_m0s8_ble__RX CYREG_BLE_BLERD_RX
#define BLE_1_cy_m0s8_ble__RX_BUMP1 CYREG_BLE_BLERD_RX_BUMP1
#define BLE_1_cy_m0s8_ble__RX_BUMP2 CYREG_BLE_BLERD_RX_BUMP2
#define BLE_1_cy_m0s8_ble__SCAN_CONFIG CYREG_BLE_BLELL_SCAN_CONFIG
#define BLE_1_cy_m0s8_ble__SCAN_INTERVAL CYREG_BLE_BLELL_SCAN_INTERVAL
#define BLE_1_cy_m0s8_ble__SCAN_INTR CYREG_BLE_BLELL_SCAN_INTR
#define BLE_1_cy_m0s8_ble__SCAN_NEXT_INSTANT CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
#define BLE_1_cy_m0s8_ble__SCAN_PARAM CYREG_BLE_BLELL_SCAN_PARAM
#define BLE_1_cy_m0s8_ble__SCAN_WINDOW CYREG_BLE_BLELL_SCAN_WINDOW
#define BLE_1_cy_m0s8_ble__SL_CONN_INTERVAL CYREG_BLE_BLELL_SL_CONN_INTERVAL
#define BLE_1_cy_m0s8_ble__SLAVE_LATENCY CYREG_BLE_BLELL_SLAVE_LATENCY
#define BLE_1_cy_m0s8_ble__SLAVE_TIMING_CONTROL CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
#define BLE_1_cy_m0s8_ble__SLV_WIN_ADJ CYREG_BLE_BLELL_SLV_WIN_ADJ
#define BLE_1_cy_m0s8_ble__SUP_TIMEOUT CYREG_BLE_BLELL_SUP_TIMEOUT
#define BLE_1_cy_m0s8_ble__SY CYREG_BLE_BLERD_SY
#define BLE_1_cy_m0s8_ble__SY_BUMP1 CYREG_BLE_BLERD_SY_BUMP1
#define BLE_1_cy_m0s8_ble__SY_BUMP2 CYREG_BLE_BLERD_SY_BUMP2
#define BLE_1_cy_m0s8_ble__TEST CYREG_BLE_BLERD_TEST
#define BLE_1_cy_m0s8_ble__TEST2_SY CYREG_BLE_BLERD_TEST2_SY
#define BLE_1_cy_m0s8_ble__THRSHD1 CYREG_BLE_BLERD_THRSHD1
#define BLE_1_cy_m0s8_ble__THRSHD2 CYREG_BLE_BLERD_THRSHD2
#define BLE_1_cy_m0s8_ble__THRSHD3 CYREG_BLE_BLERD_THRSHD3
#define BLE_1_cy_m0s8_ble__THRSHD4 CYREG_BLE_BLERD_THRSHD4
#define BLE_1_cy_m0s8_ble__THRSHD5 CYREG_BLE_BLERD_THRSHD5
#define BLE_1_cy_m0s8_ble__TIM_COUNTER_L CYREG_BLE_BLELL_TIM_COUNTER_L
#define BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
#define BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
#define BLE_1_cy_m0s8_ble__TX CYREG_BLE_BLERD_TX
#define BLE_1_cy_m0s8_ble__TX_BUMP1 CYREG_BLE_BLERD_TX_BUMP1
#define BLE_1_cy_m0s8_ble__TX_BUMP2 CYREG_BLE_BLERD_TX_BUMP2
#define BLE_1_cy_m0s8_ble__TX_EN_EXT_DELAY CYREG_BLE_BLELL_TX_EN_EXT_DELAY
#define BLE_1_cy_m0s8_ble__TX_RX_ON_DELAY CYREG_BLE_BLELL_TX_RX_ON_DELAY
#define BLE_1_cy_m0s8_ble__TX_RX_SYNTH_DELAY CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
#define BLE_1_cy_m0s8_ble__TXRX_HOP CYREG_BLE_BLELL_TXRX_HOP
#define BLE_1_cy_m0s8_ble__WAKEUP_CONFIG CYREG_BLE_BLELL_WAKEUP_CONFIG
#define BLE_1_cy_m0s8_ble__WAKEUP_CONTROL CYREG_BLE_BLELL_WAKEUP_CONTROL
#define BLE_1_cy_m0s8_ble__WCO_CONFIG CYREG_BLE_BLESS_WCO_CONFIG
#define BLE_1_cy_m0s8_ble__WCO_STATUS CYREG_BLE_BLESS_WCO_STATUS
#define BLE_1_cy_m0s8_ble__WCO_TRIM CYREG_BLE_BLESS_WCO_TRIM
#define BLE_1_cy_m0s8_ble__WHITELIST_BASE_ADDR CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
#define BLE_1_cy_m0s8_ble__WIN_MIN_STEP_SIZE CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
#define BLE_1_cy_m0s8_ble__WINDOW_WIDEN_INTVL CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
#define BLE_1_cy_m0s8_ble__WINDOW_WIDEN_WINOFF CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
#define BLE_1_cy_m0s8_ble__WL_ADDR_TYPE CYREG_BLE_BLELL_WL_ADDR_TYPE
#define BLE_1_cy_m0s8_ble__WL_ENABLE CYREG_BLE_BLELL_WL_ENABLE
#define BLE_1_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* LED_1 */
#define LED_1__0__DR CYREG_GPIO_PRT1_DR
#define LED_1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED_1__0__HSIOM_MASK 0x0000F000u
#define LED_1__0__HSIOM_SHIFT 12u
#define LED_1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_1__0__INTR CYREG_GPIO_PRT1_INTR
#define LED_1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_1__0__MASK 0x08u
#define LED_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_1__0__PC CYREG_GPIO_PRT1_PC
#define LED_1__0__PC2 CYREG_GPIO_PRT1_PC2
#define LED_1__0__PORT 1u
#define LED_1__0__PS CYREG_GPIO_PRT1_PS
#define LED_1__0__SHIFT 3u
#define LED_1__DR CYREG_GPIO_PRT1_DR
#define LED_1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_1__INTR CYREG_GPIO_PRT1_INTR
#define LED_1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_1__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_1__MASK 0x08u
#define LED_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_1__PC CYREG_GPIO_PRT1_PC
#define LED_1__PC2 CYREG_GPIO_PRT1_PC2
#define LED_1__PORT 1u
#define LED_1__PS CYREG_GPIO_PRT1_PS
#define LED_1__SHIFT 3u

/* LED_2 */
#define LED_2__0__DR CYREG_GPIO_PRT1_DR
#define LED_2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED_2__0__HSIOM_MASK 0x000F0000u
#define LED_2__0__HSIOM_SHIFT 16u
#define LED_2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_2__0__INTR CYREG_GPIO_PRT1_INTR
#define LED_2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_2__0__MASK 0x10u
#define LED_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_2__0__PC CYREG_GPIO_PRT1_PC
#define LED_2__0__PC2 CYREG_GPIO_PRT1_PC2
#define LED_2__0__PORT 1u
#define LED_2__0__PS CYREG_GPIO_PRT1_PS
#define LED_2__0__SHIFT 4u
#define LED_2__DR CYREG_GPIO_PRT1_DR
#define LED_2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_2__INTR CYREG_GPIO_PRT1_INTR
#define LED_2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_2__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_2__MASK 0x10u
#define LED_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_2__PC CYREG_GPIO_PRT1_PC
#define LED_2__PC2 CYREG_GPIO_PRT1_PC2
#define LED_2__PORT 1u
#define LED_2__PS CYREG_GPIO_PRT1_PS
#define LED_2__SHIFT 4u

/* SCB_1_rx */
#define SCB_1_rx__0__DR CYREG_GPIO_PRT0_DR
#define SCB_1_rx__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SCB_1_rx__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SCB_1_rx__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SCB_1_rx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SCB_1_rx__0__HSIOM_GPIO 0u
#define SCB_1_rx__0__HSIOM_I2C 14u
#define SCB_1_rx__0__HSIOM_I2C_SDA 14u
#define SCB_1_rx__0__HSIOM_MASK 0x000F0000u
#define SCB_1_rx__0__HSIOM_SHIFT 16u
#define SCB_1_rx__0__HSIOM_SPI 15u
#define SCB_1_rx__0__HSIOM_SPI_MOSI 15u
#define SCB_1_rx__0__HSIOM_UART 9u
#define SCB_1_rx__0__HSIOM_UART_RX 9u
#define SCB_1_rx__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SCB_1_rx__0__INTR CYREG_GPIO_PRT0_INTR
#define SCB_1_rx__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SCB_1_rx__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SCB_1_rx__0__MASK 0x10u
#define SCB_1_rx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SCB_1_rx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SCB_1_rx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SCB_1_rx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SCB_1_rx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SCB_1_rx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SCB_1_rx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SCB_1_rx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SCB_1_rx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SCB_1_rx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SCB_1_rx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SCB_1_rx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SCB_1_rx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SCB_1_rx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SCB_1_rx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SCB_1_rx__0__PC CYREG_GPIO_PRT0_PC
#define SCB_1_rx__0__PC2 CYREG_GPIO_PRT0_PC2
#define SCB_1_rx__0__PORT 0u
#define SCB_1_rx__0__PS CYREG_GPIO_PRT0_PS
#define SCB_1_rx__0__SHIFT 4u
#define SCB_1_rx__DR CYREG_GPIO_PRT0_DR
#define SCB_1_rx__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SCB_1_rx__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SCB_1_rx__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SCB_1_rx__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SCB_1_rx__INTR CYREG_GPIO_PRT0_INTR
#define SCB_1_rx__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SCB_1_rx__INTSTAT CYREG_GPIO_PRT0_INTR
#define SCB_1_rx__MASK 0x10u
#define SCB_1_rx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SCB_1_rx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SCB_1_rx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SCB_1_rx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SCB_1_rx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SCB_1_rx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SCB_1_rx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SCB_1_rx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SCB_1_rx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SCB_1_rx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SCB_1_rx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SCB_1_rx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SCB_1_rx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SCB_1_rx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SCB_1_rx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SCB_1_rx__PC CYREG_GPIO_PRT0_PC
#define SCB_1_rx__PC2 CYREG_GPIO_PRT0_PC2
#define SCB_1_rx__PORT 0u
#define SCB_1_rx__PS CYREG_GPIO_PRT0_PS
#define SCB_1_rx__SHIFT 4u

/* SCB_1_SCB */
#define SCB_1_SCB__CTRL CYREG_SCB0_CTRL
#define SCB_1_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define SCB_1_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define SCB_1_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define SCB_1_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define SCB_1_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define SCB_1_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define SCB_1_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define SCB_1_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define SCB_1_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define SCB_1_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define SCB_1_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define SCB_1_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define SCB_1_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define SCB_1_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define SCB_1_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define SCB_1_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define SCB_1_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define SCB_1_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define SCB_1_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define SCB_1_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define SCB_1_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define SCB_1_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define SCB_1_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define SCB_1_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define SCB_1_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define SCB_1_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define SCB_1_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define SCB_1_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define SCB_1_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define SCB_1_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define SCB_1_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define SCB_1_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define SCB_1_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define SCB_1_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define SCB_1_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define SCB_1_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define SCB_1_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define SCB_1_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define SCB_1_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define SCB_1_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define SCB_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define SCB_1_SCB__INTR_M CYREG_SCB0_INTR_M
#define SCB_1_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define SCB_1_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define SCB_1_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define SCB_1_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define SCB_1_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define SCB_1_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define SCB_1_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define SCB_1_SCB__INTR_S CYREG_SCB0_INTR_S
#define SCB_1_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define SCB_1_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define SCB_1_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define SCB_1_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define SCB_1_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define SCB_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define SCB_1_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define SCB_1_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define SCB_1_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define SCB_1_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define SCB_1_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define SCB_1_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define SCB_1_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define SCB_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define SCB_1_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define SCB_1_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define SCB_1_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define SCB_1_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define SCB_1_SCB__SS0_POSISTION 0u
#define SCB_1_SCB__SS1_POSISTION 1u
#define SCB_1_SCB__SS2_POSISTION 2u
#define SCB_1_SCB__SS3_POSISTION 3u
#define SCB_1_SCB__STATUS CYREG_SCB0_STATUS
#define SCB_1_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define SCB_1_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define SCB_1_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define SCB_1_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define SCB_1_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define SCB_1_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define SCB_1_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define SCB_1_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define SCB_1_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* SCB_1_SCBCLK */
#define SCB_1_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL1
#define SCB_1_SCBCLK__DIV_ID 0x00000042u
#define SCB_1_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define SCB_1_SCBCLK__PA_DIV_ID 0x000000FFu

/* SCB_1_tx */
#define SCB_1_tx__0__DR CYREG_GPIO_PRT0_DR
#define SCB_1_tx__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SCB_1_tx__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SCB_1_tx__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SCB_1_tx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SCB_1_tx__0__HSIOM_GPIO 0u
#define SCB_1_tx__0__HSIOM_I2C 14u
#define SCB_1_tx__0__HSIOM_I2C_SCL 14u
#define SCB_1_tx__0__HSIOM_MASK 0x00F00000u
#define SCB_1_tx__0__HSIOM_SHIFT 20u
#define SCB_1_tx__0__HSIOM_SPI 15u
#define SCB_1_tx__0__HSIOM_SPI_MISO 15u
#define SCB_1_tx__0__HSIOM_UART 9u
#define SCB_1_tx__0__HSIOM_UART_TX 9u
#define SCB_1_tx__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SCB_1_tx__0__INTR CYREG_GPIO_PRT0_INTR
#define SCB_1_tx__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SCB_1_tx__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SCB_1_tx__0__MASK 0x20u
#define SCB_1_tx__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define SCB_1_tx__0__OUT_SEL_SHIFT 10u
#define SCB_1_tx__0__OUT_SEL_VAL -1u
#define SCB_1_tx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SCB_1_tx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SCB_1_tx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SCB_1_tx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SCB_1_tx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SCB_1_tx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SCB_1_tx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SCB_1_tx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SCB_1_tx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SCB_1_tx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SCB_1_tx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SCB_1_tx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SCB_1_tx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SCB_1_tx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SCB_1_tx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SCB_1_tx__0__PC CYREG_GPIO_PRT0_PC
#define SCB_1_tx__0__PC2 CYREG_GPIO_PRT0_PC2
#define SCB_1_tx__0__PORT 0u
#define SCB_1_tx__0__PS CYREG_GPIO_PRT0_PS
#define SCB_1_tx__0__SHIFT 5u
#define SCB_1_tx__DR CYREG_GPIO_PRT0_DR
#define SCB_1_tx__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SCB_1_tx__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SCB_1_tx__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SCB_1_tx__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SCB_1_tx__INTR CYREG_GPIO_PRT0_INTR
#define SCB_1_tx__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SCB_1_tx__INTSTAT CYREG_GPIO_PRT0_INTR
#define SCB_1_tx__MASK 0x20u
#define SCB_1_tx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SCB_1_tx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SCB_1_tx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SCB_1_tx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SCB_1_tx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SCB_1_tx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SCB_1_tx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SCB_1_tx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SCB_1_tx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SCB_1_tx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SCB_1_tx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SCB_1_tx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SCB_1_tx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SCB_1_tx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SCB_1_tx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SCB_1_tx__PC CYREG_GPIO_PRT0_PC
#define SCB_1_tx__PC2 CYREG_GPIO_PRT0_PC2
#define SCB_1_tx__PORT 0u
#define SCB_1_tx__PS CYREG_GPIO_PRT0_PS
#define SCB_1_tx__SHIFT 5u

/* SCB_2_SCB */
#define SCB_2_SCB__CTRL CYREG_SCB1_CTRL
#define SCB_2_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define SCB_2_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define SCB_2_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define SCB_2_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define SCB_2_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define SCB_2_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define SCB_2_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define SCB_2_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define SCB_2_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define SCB_2_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define SCB_2_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define SCB_2_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define SCB_2_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define SCB_2_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define SCB_2_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define SCB_2_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define SCB_2_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define SCB_2_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define SCB_2_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define SCB_2_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define SCB_2_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define SCB_2_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define SCB_2_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define SCB_2_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define SCB_2_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define SCB_2_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define SCB_2_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define SCB_2_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define SCB_2_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define SCB_2_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define SCB_2_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define SCB_2_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define SCB_2_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define SCB_2_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define SCB_2_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define SCB_2_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define SCB_2_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define SCB_2_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define SCB_2_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define SCB_2_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define SCB_2_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define SCB_2_SCB__INTR_M CYREG_SCB1_INTR_M
#define SCB_2_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define SCB_2_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define SCB_2_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define SCB_2_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define SCB_2_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define SCB_2_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define SCB_2_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define SCB_2_SCB__INTR_S CYREG_SCB1_INTR_S
#define SCB_2_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define SCB_2_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define SCB_2_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define SCB_2_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define SCB_2_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define SCB_2_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define SCB_2_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define SCB_2_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define SCB_2_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define SCB_2_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define SCB_2_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define SCB_2_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define SCB_2_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define SCB_2_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define SCB_2_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define SCB_2_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define SCB_2_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define SCB_2_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define SCB_2_SCB__SS0_POSISTION 0u
#define SCB_2_SCB__SS1_POSISTION 1u
#define SCB_2_SCB__SS2_POSISTION 2u
#define SCB_2_SCB__SS3_POSISTION 3u
#define SCB_2_SCB__STATUS CYREG_SCB1_STATUS
#define SCB_2_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define SCB_2_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define SCB_2_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define SCB_2_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define SCB_2_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define SCB_2_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define SCB_2_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define SCB_2_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define SCB_2_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* SCB_2_SCB_IRQ */
#define SCB_2_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define SCB_2_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define SCB_2_SCB_IRQ__INTC_MASK 0x400u
#define SCB_2_SCB_IRQ__INTC_NUMBER 10u
#define SCB_2_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define SCB_2_SCB_IRQ__INTC_PRIOR_NUM 3u
#define SCB_2_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define SCB_2_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define SCB_2_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* SCB_2_SCBCLK */
#define SCB_2_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define SCB_2_SCBCLK__DIV_ID 0x00000041u
#define SCB_2_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define SCB_2_SCBCLK__PA_DIV_ID 0x000000FFu

/* SCB_2_scl */
#define SCB_2_scl__0__DR CYREG_GPIO_PRT0_DR
#define SCB_2_scl__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SCB_2_scl__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SCB_2_scl__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SCB_2_scl__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SCB_2_scl__0__HSIOM_GPIO 0u
#define SCB_2_scl__0__HSIOM_I2C 14u
#define SCB_2_scl__0__HSIOM_I2C_SCL 14u
#define SCB_2_scl__0__HSIOM_MASK 0x000000F0u
#define SCB_2_scl__0__HSIOM_SHIFT 4u
#define SCB_2_scl__0__HSIOM_SPI 15u
#define SCB_2_scl__0__HSIOM_SPI_MISO 15u
#define SCB_2_scl__0__HSIOM_UART 9u
#define SCB_2_scl__0__HSIOM_UART_TX 9u
#define SCB_2_scl__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SCB_2_scl__0__INTR CYREG_GPIO_PRT0_INTR
#define SCB_2_scl__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SCB_2_scl__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SCB_2_scl__0__MASK 0x02u
#define SCB_2_scl__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SCB_2_scl__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SCB_2_scl__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SCB_2_scl__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SCB_2_scl__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SCB_2_scl__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SCB_2_scl__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SCB_2_scl__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SCB_2_scl__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SCB_2_scl__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SCB_2_scl__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SCB_2_scl__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SCB_2_scl__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SCB_2_scl__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SCB_2_scl__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SCB_2_scl__0__PC CYREG_GPIO_PRT0_PC
#define SCB_2_scl__0__PC2 CYREG_GPIO_PRT0_PC2
#define SCB_2_scl__0__PORT 0u
#define SCB_2_scl__0__PS CYREG_GPIO_PRT0_PS
#define SCB_2_scl__0__SHIFT 1u
#define SCB_2_scl__DR CYREG_GPIO_PRT0_DR
#define SCB_2_scl__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SCB_2_scl__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SCB_2_scl__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SCB_2_scl__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SCB_2_scl__INTR CYREG_GPIO_PRT0_INTR
#define SCB_2_scl__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SCB_2_scl__INTSTAT CYREG_GPIO_PRT0_INTR
#define SCB_2_scl__MASK 0x02u
#define SCB_2_scl__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SCB_2_scl__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SCB_2_scl__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SCB_2_scl__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SCB_2_scl__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SCB_2_scl__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SCB_2_scl__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SCB_2_scl__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SCB_2_scl__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SCB_2_scl__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SCB_2_scl__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SCB_2_scl__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SCB_2_scl__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SCB_2_scl__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SCB_2_scl__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SCB_2_scl__PC CYREG_GPIO_PRT0_PC
#define SCB_2_scl__PC2 CYREG_GPIO_PRT0_PC2
#define SCB_2_scl__PORT 0u
#define SCB_2_scl__PS CYREG_GPIO_PRT0_PS
#define SCB_2_scl__SHIFT 1u

/* SCB_2_sda */
#define SCB_2_sda__0__DR CYREG_GPIO_PRT0_DR
#define SCB_2_sda__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SCB_2_sda__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SCB_2_sda__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SCB_2_sda__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SCB_2_sda__0__HSIOM_GPIO 0u
#define SCB_2_sda__0__HSIOM_I2C 14u
#define SCB_2_sda__0__HSIOM_I2C_SDA 14u
#define SCB_2_sda__0__HSIOM_MASK 0x0000000Fu
#define SCB_2_sda__0__HSIOM_SHIFT 0u
#define SCB_2_sda__0__HSIOM_SPI 15u
#define SCB_2_sda__0__HSIOM_SPI_MOSI 15u
#define SCB_2_sda__0__HSIOM_UART 9u
#define SCB_2_sda__0__HSIOM_UART_RX 9u
#define SCB_2_sda__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SCB_2_sda__0__INTR CYREG_GPIO_PRT0_INTR
#define SCB_2_sda__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SCB_2_sda__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SCB_2_sda__0__MASK 0x01u
#define SCB_2_sda__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SCB_2_sda__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SCB_2_sda__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SCB_2_sda__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SCB_2_sda__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SCB_2_sda__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SCB_2_sda__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SCB_2_sda__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SCB_2_sda__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SCB_2_sda__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SCB_2_sda__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SCB_2_sda__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SCB_2_sda__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SCB_2_sda__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SCB_2_sda__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SCB_2_sda__0__PC CYREG_GPIO_PRT0_PC
#define SCB_2_sda__0__PC2 CYREG_GPIO_PRT0_PC2
#define SCB_2_sda__0__PORT 0u
#define SCB_2_sda__0__PS CYREG_GPIO_PRT0_PS
#define SCB_2_sda__0__SHIFT 0u
#define SCB_2_sda__DR CYREG_GPIO_PRT0_DR
#define SCB_2_sda__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SCB_2_sda__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SCB_2_sda__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SCB_2_sda__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SCB_2_sda__INTR CYREG_GPIO_PRT0_INTR
#define SCB_2_sda__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SCB_2_sda__INTSTAT CYREG_GPIO_PRT0_INTR
#define SCB_2_sda__MASK 0x01u
#define SCB_2_sda__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SCB_2_sda__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SCB_2_sda__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SCB_2_sda__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SCB_2_sda__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SCB_2_sda__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SCB_2_sda__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SCB_2_sda__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SCB_2_sda__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SCB_2_sda__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SCB_2_sda__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SCB_2_sda__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SCB_2_sda__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SCB_2_sda__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SCB_2_sda__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SCB_2_sda__PC CYREG_GPIO_PRT0_PC
#define SCB_2_sda__PC2 CYREG_GPIO_PRT0_PC2
#define SCB_2_sda__PORT 0u
#define SCB_2_sda__PS CYREG_GPIO_PRT0_PS
#define SCB_2_sda__SHIFT 0u

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_1__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_1__INTC_MASK 0x20000u
#define isr_1__INTC_NUMBER 17u
#define isr_1__INTC_PRIOR_MASK 0xC000u
#define isr_1__INTC_PRIOR_NUM 3u
#define isr_1__INTC_PRIOR_REG CYREG_CM0_IPR4
#define isr_1__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_1__INTC_SET_PD_REG CYREG_CM0_ISPR

/* ADC_In */
#define ADC_In__0__DR CYREG_GPIO_PRT3_DR
#define ADC_In__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ADC_In__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ADC_In__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ADC_In__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define ADC_In__0__HSIOM_MASK 0xF0000000u
#define ADC_In__0__HSIOM_SHIFT 28u
#define ADC_In__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_In__0__INTR CYREG_GPIO_PRT3_INTR
#define ADC_In__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_In__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define ADC_In__0__MASK 0x80u
#define ADC_In__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define ADC_In__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define ADC_In__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define ADC_In__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define ADC_In__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define ADC_In__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define ADC_In__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define ADC_In__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define ADC_In__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define ADC_In__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define ADC_In__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define ADC_In__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define ADC_In__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define ADC_In__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define ADC_In__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define ADC_In__0__PC CYREG_GPIO_PRT3_PC
#define ADC_In__0__PC2 CYREG_GPIO_PRT3_PC2
#define ADC_In__0__PORT 3u
#define ADC_In__0__PS CYREG_GPIO_PRT3_PS
#define ADC_In__0__SHIFT 7u
#define ADC_In__DR CYREG_GPIO_PRT3_DR
#define ADC_In__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ADC_In__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ADC_In__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ADC_In__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_In__INTR CYREG_GPIO_PRT3_INTR
#define ADC_In__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_In__INTSTAT CYREG_GPIO_PRT3_INTR
#define ADC_In__MASK 0x80u
#define ADC_In__PA__CFG0 CYREG_UDB_PA3_CFG0
#define ADC_In__PA__CFG1 CYREG_UDB_PA3_CFG1
#define ADC_In__PA__CFG10 CYREG_UDB_PA3_CFG10
#define ADC_In__PA__CFG11 CYREG_UDB_PA3_CFG11
#define ADC_In__PA__CFG12 CYREG_UDB_PA3_CFG12
#define ADC_In__PA__CFG13 CYREG_UDB_PA3_CFG13
#define ADC_In__PA__CFG14 CYREG_UDB_PA3_CFG14
#define ADC_In__PA__CFG2 CYREG_UDB_PA3_CFG2
#define ADC_In__PA__CFG3 CYREG_UDB_PA3_CFG3
#define ADC_In__PA__CFG4 CYREG_UDB_PA3_CFG4
#define ADC_In__PA__CFG5 CYREG_UDB_PA3_CFG5
#define ADC_In__PA__CFG6 CYREG_UDB_PA3_CFG6
#define ADC_In__PA__CFG7 CYREG_UDB_PA3_CFG7
#define ADC_In__PA__CFG8 CYREG_UDB_PA3_CFG8
#define ADC_In__PA__CFG9 CYREG_UDB_PA3_CFG9
#define ADC_In__PC CYREG_GPIO_PRT3_PC
#define ADC_In__PC2 CYREG_GPIO_PRT3_PC2
#define ADC_In__PORT 3u
#define ADC_In__PS CYREG_GPIO_PRT3_PS
#define ADC_In__SHIFT 7u

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL7
#define Clock_1__DIV_ID 0x00000043u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define Clock_1__PA_DIV_ID 0x000000FFu

/* TCPWM_1_cy_m0s8_tcpwm_1 */
#define TCPWM_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define TCPWM_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define TCPWM_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define TCPWM_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define TCPWM_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define TCPWM_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define TCPWM_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define TCPWM_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define TCPWM_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define TCPWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define TCPWM_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* ADC_SAR_Seq_1_cy_psoc4_sar */
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING

/* ADC_SAR_Seq_1_intClock */
#define ADC_SAR_Seq_1_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define ADC_SAR_Seq_1_intClock__DIV_ID 0x00000040u
#define ADC_SAR_Seq_1_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define ADC_SAR_Seq_1_intClock__PA_DIV_ID 0x000000FFu

/* ADC_SAR_Seq_1_IRQ */
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x8000u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 15u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
