
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/work/Digital/Lab/Lab9/Lab9/pa.fromHdl.tcl
# create_project -name Lab9 -dir "C:/work/Digital/Lab/Lab9/Lab9/planAhead_run_2" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "ALULab.ucf" [current_fileset -constrset]
Adding file 'C:/work/Digital/Lab/Lab9/Lab9/ALULab.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Div10V2.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {selector.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Div100K.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {display.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DEMUX4to1.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ADDER.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {decodeTosegment.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALULab.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top ALULab $srcset
# add_files [list {ALULab.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/work/Digital/Lab/Lab9/Lab9/decodeTosegment.vf" into library work
Analyzing Verilog file "C:/work/Digital/Lab/Lab9/Lab9/ALULab.vf" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/work/Digital/Lab/Lab9/Lab9/ALULab.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_123' [C:/work/Digital/Lab/Lab9/Lab9/ALULab.ucf:50]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_124' [C:/work/Digital/Lab/Lab9/Lab9/ALULab.ucf:51]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_125' [C:/work/Digital/Lab/Lab9/Lab9/ALULab.ucf:52]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_126' [C:/work/Digital/Lab/Lab9/Lab9/ALULab.ucf:53]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'selDiffer' [C:/work/Digital/Lab/Lab9/Lab9/ALULab.ucf:55]
Finished Parsing UCF File [C:/work/Digital/Lab/Lab9/Lab9/ALULab.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 531269b1
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 520.535 ; gain = 89.762
update_compile_order -fileset sim_1
startgroup
set_property package_pin P82 [get_ports L0]
endgroup
startgroup
set_property package_pin P81 [get_ports L1]
endgroup
startgroup
set_property package_pin P80 [get_ports L2]
endgroup
startgroup
set_property package_pin P79 [get_ports L3]
endgroup
save_constraints
refresh_design
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/work/Digital/Lab/Lab9/Lab9/decodeTosegment.vf" into library work
Analyzing Verilog file "C:/work/Digital/Lab/Lab9/Lab9/ALULab.vf" into library work
Parsing UCF File [C:/work/Digital/Lab/Lab9/Lab9/ALULab.ucf]
Finished Parsing UCF File [C:/work/Digital/Lab/Lab9/Lab9/ALULab.ucf]
startgroup
set_property package_pin P46 [get_ports selAdd]
endgroup
startgroup
set_property package_pin P45 [get_ports selSub]
endgroup
save_constraints
startgroup
set_property package_pin P48 [get_ports selAdd]
endgroup
startgroup
set_property package_pin P47 [get_ports selSub]
endgroup
save_constraints
startgroup
set_property package_pin P51 [get_ports selAdd]
endgroup
startgroup
set_property package_pin P48 [get_ports selSub]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Nov 13 16:44:16 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
