// Seed: 966859571
module module_0;
  logic id_1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd66
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout tri id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  output logic [7:0] id_1;
  wire id_18;
  ;
  assign id_10 = 1;
  always begin : LABEL_0
    wait (-1);
    id_1[id_3] <= 1;
  end
endmodule
