[2025-08-11 10:21:43 UTC] vcs -full64 -licqueue '-timescale=1ns/1ns' '+vcs+flush+all' '+warn=all' '-sverilog' design.sv testbench.sv  && ./simv +vcs+lic+wait  
                         Chronologic VCS (TM)
       Version U-2023.03-SP2_Full64 -- Mon Aug 11 06:21:45 2025

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'design.sv'
Parsing design file 'testbench.sv'
Top Level Modules:
       tb
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...

3 modules and 0 UDP read.
recompiling module demux_1_8
recompiling module inter
recompiling module tb
All of 3 modules done
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib -L/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib  -Wl,-rpath-link=./   objs/amcQw_d.o   _332_archive_1.so   SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .538 seconds to compile + .716 seconds to elab + .368 seconds to link
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64;  Aug 11 06:21 2025
Generated Test Cases: DIN =1 | SEL =000
Generated Test Cases: DIN =1 | SEL =001
Generated Test Cases: DIN =1 | SEL =010
Generated Test Cases: DIN =1 | SEL =011
Generated Test Cases: DIN =1 | SEL =100
Generated Test Cases: DIN =1 | SEL =101
Generated Test Cases: DIN =1 | SEL =110
Generated Test Cases: DIN =1 | SEL =111
Input applied to DUT: DIN =1 | SEL =000, DUT Output: DOUT =00000001 
Input applied to DUT: DIN =1 | SEL =001, DUT Output: DOUT =00000010 
Input applied to DUT: DIN =1 | SEL =010, DUT Output: DOUT =00000100 
Input applied to DUT: DIN =1 | SEL =011, DUT Output: DOUT =00001000 
Input applied to DUT: DIN =1 | SEL =100, DUT Output: DOUT =00010000 
Input applied to DUT: DIN =1 | SEL =101, DUT Output: DOUT =00100000 
Input applied to DUT: DIN =1 | SEL =110, DUT Output: DOUT =01000000 
Input applied to DUT: DIN =1 | SEL =111, DUT Output: DOUT =10000000 
           V C S   S i m u l a t i o n   R e p o r t 
Time: 800 ns
CPU Time:      0.550 seconds;       Data structure size:   0.0Mb
Mon Aug 11 06:21:47 2025
Finding VCD file...
./dump.vcd
[2025-08-11 10:21:48 UTC] Opening EPWave...
Done
