============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 31 2025  02:32:13 am
  Module:                 processor
  Interconnect mode:      global
  Area mode:              timing library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 processor
  1 CPU ( pipelined ) 
     2 AM ( apb_master ) 
     2 CSR ( CSR ) 
     2 EX_MEM ( EX_MEM ) 
     2 ID_EX ( ID_EX ) 
     2 IF_ID ( IF_ID ) 
     2 IMEM ( IMEM ) 
     2 MC ( machine_controller ) 
     2 MEM_WB ( MEM_WB ) 
     2 PC ( PC ) 
     2 PCNEXT ( PCNEXT ) 
     2 bp ( branch_predictor ) 
     2 lsu ( lsu ) 
        3 csa_tree_sub_192_38 ( csa_tree ) 
     2 pc_intr ( pc_intr ) 
     2 regfile ( regfile ) 
  1 plic ( interrupt_controller ) 
     2 apb_protocol ( apb_rw ) 
     2 int_sense ( int_sensing ) 
        3 IRQ0_detector ( edge_detection ) 
        3 IRQ1_detector ( edge_detection_1427 ) 
        3 IRQ2_detector ( edge_detection_1426 ) 
        3 IRQ3_detector ( edge_detection_1425 ) 
        3 IRQ4_detector ( edge_detection_1424 ) 
        3 IRQ5_detector ( edge_detection_1423 ) 
        3 IRQ6_detector ( edge_detection_1422 ) 
        3 IRQ7_detector ( edge_detection_1421 ) 
     2 prio_deter ( prio_deter ) 
  1 timer ( timer ) 
     2 compare_module ( compare ) 
     2 counter_module ( counter ) 
     2 reg_control ( rw_control ) 
     2 sys_clk ( clk_sel ) 
  1 uart ( APB_UART_top ) 
     2 apb_interface ( APB_Interface ) 
     2 bclk_gen ( BCLK_Generator ) 
     2 uart_rx ( uart_receiver ) 
     2 uart_tx ( uart_transmitter ) 
