INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/SPI_MASTER/SPI_MASTER.srcs/sources_1/new/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/SPI_MASTER/SPI_MASTER.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
