$date
	Sat Dec 14 19:24:42 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 32 ! dataout [31:0] $end
$var reg 32 " in1 [31:0] $end
$var reg 32 # in2 [31:0] $end
$var reg 1 $ sel $end
$scope module mux_test $end
$var wire 32 % in1 [31:0] $end
$var wire 32 & in2 [31:0] $end
$var wire 1 $ sel $end
$var reg 32 ' outData [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 '
b1101 &
b111 %
0$
b1101 #
b111 "
b111 !
$end
#5
b1101 !
b1101 '
1$
#10
b10111 !
b10111 '
b10111 #
b10111 &
b10011 "
b10011 %
#15
