// Seed: 325353205
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri id_5,
    output tri id_6,
    output supply0 id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri1 id_10,
    input tri id_11,
    input wor id_12,
    output tri1 id_13,
    input uwire id_14
);
  wire id_16;
endmodule
module module_1 #(
    parameter id_2 = 32'd98,
    parameter id_4 = 32'd24
) (
    input  tri0 id_0,
    output tri1 id_1,
    input  tri0 _id_2
);
  tri _id_4 = -1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
  tri [id_4 : 1  ==  id_2] id_5 = 1;
  logic [id_2 : ""] id_6 = id_4;
endmodule
