silicide or no. At the same time, the ion 
implantation can reduce the crystalline temperature 
of metal silicide, and the sheet resistance also can 
reduce by annealing time. 
In the second year, we study the crystallization by 
UHVCVD technique to deposit on silicon substrate, and 
use low temperature electron beam evaporation to 
deposit the germanium on glass or plastic substrate, 
and compare with the low temperature and traditional 
rapid temperature annealing to crystallize and 
activate. In order to application of plastic 
substrate, the temperature of crystallization and 
annealing need to reduce to 300 degree. Finally, use 
four-probe measurement and X-ray diffraction to 
compare with the resistance and orientation. This new 
technique of low temperature microwave annealing can 
enhance the application region of amorphous germanium 
to glass and plastic substrate, and reduce the dopant 
diffusion. In addition, low temperature microwave 
annealing is expectation that this technique can 
enhance the through-put and low cost by CMOS 
fabrication. 
 
英文關鍵詞： germanium thin film, microwave anneal, glass 
substrate, plastic substrate 
 
行政院國家科學委員會補助專題研究計畫 
□ 成 果 報 告   
□期中進度報告 
 
奈米尺寸非晶矽薄膜電晶體在軟板上的製作 
 
計畫類別：■ 個別型計畫  □ 整合型計畫 
計畫編號：NSC 99－2221－E－492－031－MY2 
執行期間： 99 年 08 月 01 日至 101 年 07 月 31 日 
 
計畫主持人：李耀仁 
共同主持人： 
計畫參與人員：  
 
 
成果報告類型(依經費核定清單規定繳交)：□精簡報告  ■完整報告 
 
本成果報告包括以下應繳交之附件： 
□赴國外出差或研習心得報告一份 
□赴大陸地區出差或研習心得報告一份 
■出席國際學術會議心得報告及發表之論文各一份 
□國際合作研究計畫國外研究報告書一份 
 
 
處理方式：除產學合作研究計畫、提升產業技術及人才培育研究計畫、
列管計畫及下列情形者外，得立即公開查詢 
          □涉及專利或其他智慧財產權，□一年□二年後可公開查詢 
          
執行單位：國家奈米中心 
 
中   華   民   國   101 年  07 月   14  日
II 
 
中文摘要 
我們首先應用低溫微波(Low Temperature Microwave)系統完成玻璃與塑膠基板上的低
溫非晶矽與非晶鍺結晶。第一年，我們應用新的微波活化技巧，製作低溫矽通道的薄膜電
晶體，並利用佈值活化技術，降低金屬矽化物的阻值與製作溫度。我們成功地用微波在製
作金屬矽化物時，同時來活化源極和汲極的阻值，其中佈值P31的nmos也宣告成功。這項新
的技術對於高效能低成本的薄膜電晶體製程將會被視為是極有前途的。同時，微波退火所
需的溫度遠低於傳統退火傳統熱退火所需的溫度。在微波退火下，觀察分別以有佈值與無
佈值的差異與金屬矽化物的差異。同時，因離子佈值使金屬矽化物的磊晶溫度更低，片電
阻仍隨著退火時間增加而下降。 
第二年，我們分別研究超高真空的氣相沉積系統於矽基板上的結晶研究，與利用低溫
電子蒸鍍槍蒸鍍非晶矽與鍺於玻璃或塑膠基板上，並分別比較利用低溫微波或傳統快速退
火系統，進行非晶矽的活化與結晶，為了因應塑膠基板的應用，結晶溫度或退火溫度必須
降低至300度以下，最後再利用四點碳針量測與X光繞射儀，來比較阻值與晶向。此新穎的
低溫微波退火技術，可以增加非晶鍺薄膜的應用範圍至玻璃或塑膠基板，並降低擴散。因
此，低溫微波退火技術被期望能提供奈米元件製程高產率以及低成本的技術。 
關鍵詞：鍺薄膜、微波退火、玻璃基版、塑膠基板 
 
1 
 
前言 
場效電晶體被認為是在 1925 年由李林菲德(Julius Edgar Lilienfeld)以及 1934 年海爾
(Oskar Heil)發明的，而在 1947 年，由巴丁(Bardeen)、布拉頓(Brattain)和蕭克利(Shockely)
等人發明第一顆具有開關功能的固態的半導體元件之後[1]，在此後數十年間半導體工業積
極的運用電晶體來取代傳統真空管以解決耗電、體積大、易損壞等問題。在快速發展的同
時，為了達到低成本高產能，幾乎每隔兩年在同樣面積的晶圓上電晶體的數量以及操作的
效能都會多一倍，這就是摩爾定律(Moore’s Law)。電晶體的尺寸縮小能夠改善電晶體的操
作速度、減少能量的消耗，並且降低生產的成本。隨著元件尺寸的縮小，在製程方面也漸
漸衍生了許多問題，例如:短通道效應(Short channel effect)的產生、隨元件尺寸的縮小寄生
電阻的影響變的不容忽視。 
在積體電路的快速發展中，由於製程成本昂貴，於是如何減低製程成本開始被探討，
一個就是增加晶圓的面積於從開始的四吋、六吋、八吋、十二吋到十六吋等的晶圓出現。
另一種則是捨棄傳統製作於矽基板上，改以其他絕緣材料取代例如玻璃基板、塑膠軟板等
非矽的基板上，利用絕緣基板上成長非晶矽(a-Si)薄膜或多晶矽(Polysilicon)薄膜[2]，並以此
薄膜當作通道製作元件稱為薄膜電晶體(TFT)，利用此種方式與使用矽晶圓相比能夠減少更
多的成本，但是薄膜成長的溫度受到基板材料的限制，進而影響到薄膜的品質，同時也影
響元件特性、遷移率等。於是如何降低製程溫度，並提升元件的特性，在近期是非常熱門
的研究議題。 
研究目的 
根據摩爾定律(Moore’s Law)指出每 18 個月同樣面積上電晶體的數目會多一倍，也就
是代表元件的尺寸會持續的縮小，但是當元件持續縮小的同時，寄生電阻的影響已經不容
忽視了，為了提高電晶體元件的效能，如何減少寄生電阻並減少電阻與電容造成的訊號延
遲(RC delay)成了元件製作中重要的一個議題。西元 1985 年，F.C.Shone 等人首次提出以摻
雜物植入金屬矽化物(Silicide)技術來製作超淺接面(ultra shallow junction)[3]，在源極(Source)
與汲極(Drain)區摻雜以及形成金屬矽化物能有效地降低寄生電阻，同時還能減少接面的漏
電流[4]。形成金屬矽化物時並沒有明顯的側向擴散的情形，因此同時還能減少短通道效應，
對於元件尺寸的縮小也有相當的幫助。一般而言，金屬矽化物是以金屬薄膜經由熱處理的
3 
 
(3) 形成金屬矽化物後表面平坦，有利後續的微影（Photo lithography）與蝕刻製程。  
(4) 抗腐蝕性良好，不易因環境因素使矽化物劣化、變質。  
(5) 與二氧化矽不起作用，但是附著性良好。  
(6) 不易改變表面應力，而使薄膜脫落，致使元件失效。  
(7) 矽化物形成容易，能降低製程成本。  
(8) 與後續元件製程，如蝕刻、鍍金屬等技術可配合。  
(9) 電流引起原子遷移效應較小，不會因為長時間使用後導致元件斷路接觸不良。 
(10) 不須太高溫，低溫製程下就可以形成(~400℃-700℃)。 
但也有以下缺點, 
鎳矽化合物主要的問題在熱穩定性及接面漏電流的控制，在形成鎳矽化合物之後如果
後製程溫度大於700℃時，容易由NiSi轉換成較高電阻率的NiSi2相位，導致元件的阻值升高
引響元件特性。而鎳矽化合物常會造成極大的接面漏電流，這是因為環境中的氧含量及材
料應力的影響。 
研究方法 
起先準備一個六吋(100)矽晶圓。熱成長完1微米的氧化物後，接著用UHVCVD沉
積150奈米厚的未摻雜非晶鍺薄膜，並且沉積Ti 15奈米與Ni 15奈米，並利用微波退火
與傳統快速退火，去製作金屬矽化物。利用四點碳針量測電阻、X光散射儀量測晶向
和晶粒尺寸。並使用低溫的電子蒸鍍系統，蒸鍍非晶鍺薄膜於玻璃基板或塑膠上，再
利用低溫的微波退火或傳統的退火使薄膜結晶。並利用利用四點碳針量測電阻、X光
散射儀量測晶向。 
再另一部分的實驗中，我們利用低溫的UHV濺射系統，於基板上沉積鍺薄膜，並
利用離子佈值，值入磷(P) 20~36 keV 和硼(BF2) 40~60 keV，當作源極與汲極的參雜，
再低溫的微波退火或傳統的退火使薄膜結晶。並利用利用四點碳針量測電阻、X光散
射儀量測晶向。其中有討論水與鍺薄膜的影響與附蓋一層氧化層後退火的影響。微波
退火時間的計算是指微波開始時開始算，不考慮降溫時間。微波是利用DSG公司開發
的AXOM-300的機型，其中的微波頻率為5.8GHz。在微波開始前，我們會預先在腔體
5 
 
MWA80%或 MWA100%，在玻璃基板上的鍺薄膜阻值下降至 31.35MΩ/sq.，而在塑膠基板
上的鍺薄膜阻值下降至 48.55MΩ/sq.。圖十一為氧化鍺與去離子水反應的時間與電阻的關
係圖，其中氧化鍺約在 50 秒左右可以被去離子水去除。 
C. UHV離子濺射沉積鍺薄膜 
    我們將 UHV 濺射沉積的鍺薄膜，佈植入磷與硼，並利用微波退火進行活化。在表五中，
發現隨著微波能量的增加，鍺薄膜的活化效果越好，其中有蓋氧化層的薄膜，因為隔絕空
氣與表面的接觸，所以降低了鍺薄膜氧化的機會，可以使電阻值更下降。同樣情形也發生
在爐管退火與 RTA 退火中，如表六。其中 MWA 退火的效果優於爐管退火與 RTA 退火，而
退火時間也大大的降低，可以增加未來使用的產能。圖十二為 XRD 的觀測於爐管退火，可
以發現有蓋氧化層的鍺薄膜，可以有較明顯的結晶情形，圖十三為 RTA 退火的 XRD 觀測，
可以發現隨著微波能量的增加，結晶情形更明顯，而在高能量的情形下，有無蓋氧化層的
重要性也更重要。最後在表七與八，我們討論了磷與硼佈值於鍺薄膜的情形，其中在磷的
條件中，佈值能量越低，可以得到越低的片電阻值，但在硼的條件中，佈值能量越高，反
而可以得到越高的電阻值。 
 
7 
 
 
圖一  自我對準金屬矽化 (S a lic ide )製作示意圖  
 
圖二 微波腔體中，兩種微波片子的擺放方式，其中水藍色的表示石英晶片，灰色的表示矽
晶片，橘色的表式微元件片放置位置。 
 
9 
 
  
圖四 在玻璃基板放在矽載片上，利用微波進行退火，並量測片電阻值。 
 
 
 
 
 
 
 
 
圖五 將玻璃基板置於矽載片上的示意圖 
 
11 
 
 
圖八 測量微波退火後，塑膠基板上鍺薄膜的片電阻值。 
 
圖九 在微波退完後的玻璃上的鍺薄膜，先浸泡於去離子水中，取出後再量測鍺薄膜的片電
阻值。 
13 
 
 
 
圖十二 XRD 的討論，在爐管退火中，有無蓋氧化層退火的比較。 
 
圖十三 XRD 的討論，在微波退火中，討論多種退火條件下，有無蓋氧化層退火的比較。 
15 
 
 
表四 降低第二次 MWA 退火的能量，完成鍺薄膜的金屬矽化物，並測量其片電阻值。 
 
表五 討論微波退火，有無蓋氧化層退火的比較。 
 
  
表六 討論爐管與RTA退火，有無蓋氧化層退火的比較。 
 
350℃ 
30min 
350℃ 
60min 
350℃ 
120min 
400℃ 
60min 
400℃ 
120min 
450℃ 
60min 
T03-8 
400℃ 1hr 
P 24keV 6,418 7215 10.21k 6939 7683 7636 6348 
P 30keV 9,142 9107 11.00k 15.49k 10.55k 14.33k 8150 
P 36keV 75.61k 20.48k 15.6k 14.49k 42.46k 17.71k 34.63k 
表七 佈值磷後，進行 RTA 退火，並量測電阻值。 
 
Before MWA 
After MWA 
(0.5P 100s) 
泡 H3PO4 
200sec 
第二次 MWA 
(power=1P 100s) 
第二次 MWA 
(power=1P 200s) 
setup1 9.6142 10.424 83.58 22.05 25.762 
setup2 9.6447 10.0898 90.069 34.526 24.342 
17 
 
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學
術或應用價值（簡要敘述成果所代表之意義、價值、影響或進一步發
展之可能性）、是否適合在學術期刊發表或申請專利、主要發現或其他
有關價值等，作一綜合評估。 
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
   ■ 達成目標 
□ 未達成目標（請說明，以 100 字為限） 
 □ 實驗失敗 
 □ 因故實驗中斷 
 □ 其他原因 
說明： 
 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：■已發表 □未發表之文稿 □撰寫中 □無 
專利：□已獲得 □申請中 ■無 
技轉：□已技轉 □洽談中 ■無 
其他：（以 100 字為限） 
 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術
或應用價值（簡要敘述成果所代表之意義、價值、影響或進一步發展
之可能性）（以 500 字為限） 
    低溫微波退火是目前熱門的研究領域，特別是在基板的應用上，
玻璃或塑膠基板為更大的應用空間，並且處於持續發展的階段，諸如
除了高溫雷射退火等新技術不斷地被提出外，這項技術不僅提供了學
術研究的新課題，也同時伴隨未來實際商品化應用的龐大商機，建議
國科會除了鼓勵前瞻性學理研究之外，也應對於相關軟硬體之開發與
製作加以支持與鼓勵，以掌握關鍵性技術。特別是在如何加強國內產
學合作以縮小兩者之間的差距上予以積極且充分地支持，並能在研發
環境提昇與制度的建立或改善上多所規畫，以利我國在載子活化等產
業的競爭能迎頭趕上。這應該是目前國內擴散產業發展的重要課題。 
 
Electrochemical and Solid-State Letters, 15 (6) H185-H187 (2012) H185
1099-0062/2012/15(6)/H185/3/$28.00 © The Electrochemical Society
Low-Temperature Microwave Annealing Process for Dopant
Activation and Thermal Stability of TiN Material
Bo-An Tsai,a Chiung-Hui Lai,b Bo-Shiun Lee,b Chih-Wei Luo,a and Yao-Jen Leec,d,z
aDepartment of Electrophysics, National Chiao-Tung University, Hsinchu 30010, Taiwan
bDepartment of Electronics Engineering, Chung Hua University, Hsinchu 30012, Taiwan
cNational Nano Device Laboratories, Hsinchu 30010, Taiwan
dDepartment of Physics, National Chung Hsing University, Taichung 402, Taiwan
In this study, using microwave annealing for dopant activation and thermal stability of the TiN gate electrode is investigated.
Workfunction shift of TiN materials was suppressed due to the low temperature process. Implanted species, such as phosphorus,
arsenic, and boron, can also be well-activated and diffusionless in Si after microwave annealing. Moreover, analysis of X-ray
diffraction intensity can be used to explain the workfunction shift of the TiN materials.
© 2012 The Electrochemical Society. [DOI: 10.1149/2.013206esl] All rights reserved.
Manuscript submitted January 31, 2012; revised manuscript received February 28, 2012. Published March 16, 2012.
Most metal materials for the applications of gate electrodes shift
their workfunction after the source and drain (S/D) activation process
from the band-edge to the mid-gap after high-temperature treatment.1
Gate-last processing has been proposed to eliminate the workfunc-
tion shift beyond the 45 nm node technology.2 However, one of the
challenges for gate-last processing is the complexity, including the
adoption and removal of the dummy polysilicon gate followed by
the deposition of metal gate electrodes after high-temperature S/D
annealing.3,4 This complex process places greater restrictions on de-
sign rules and processing windows.5 Junction depth is also important
for the reduction of short channel effects, and in the amorphous Si re-
gion, the dopant activation was through solid-phase epitaxily growth
(SPEG) during microwave annealing (MWA). MWA is a potential
solution for these issues, due to its low temperature processing6
In this study, we compare the characteristics of workfunction shift
of metal oxide semiconductor (MOS) structures with TiN gate elec-
trodes by MWA and rapid thermal annealing (RTA) respectively. The
activation of phosphorus (31P), arsenic (75As) and boron (11B) in the
implanted Si substrate were investigated and compared with MWA.
Experimental
150 mm Si (100) substrates with resistivity of 10–30 ohm-cmwere
used. Implant species, 31P, 75As, and 11B, were individually implanted
into Si substrate. These samples were subsequently annealed by low
temperature MWA or RTA 1000◦C for 10s. The implanted energy of
31P, 75As, and 11B are 20, 15, and 7 keV, respectively, the implanted
dosage is 1×1015 ions/cm2. In addition, to increase the dopant activa-
tion efﬁciency of 11B in the implanted Si, pre-amorphization implant
(PAI) was executed before 11B implantation. This is because PAI can
enhance the solid phase epitaxy, enhancing dopant activation efﬁ-
ciency. To minimize ion channeling effects, all wafers were oriented
during implantation with their surface normal at 7◦ from the incident
beam and with a 22◦ in-plane twist.
MOS capacitors with TiN gate electrodes were also fabricated. The
gate oxide was formed by vertical furnace in O2 ambient. A 50 nm
TiN was then deposited using the physical vapor deposition (PVD)
process on the SiO2 gate dielectric.
MWA was used with temperatures below 500◦C. Wafer tempera-
tures during the MWA were monitored by a pyrometer with a direct
line of sight to the lower surface of a 3 wafer stack in the chamber.6
Before the MWA process, a 20 minute nitrogen purge was performed
and maintained until the process was completed. The frequency of the
microwave was 5.8 GHz. The MWA processing time was deﬁned as
the duration for which the microwave magnetron was turned on.
Moreover, different microwave power magnitudes were used and
compared. The conditions of power A and power B were around
zE-mail: yjlee@ndl.narl.org.tw
2400 and 2700 W, respectively, using a highly multi-moded cham-
ber, manufactured by DSG Technologies. After the MWA or RTA
1000◦C for 10s process, the Capacitance-Voltage (C-V) curves and
sheet resistance (RS) were measured and compared. To investigate
the characteristics of dopant activation and workfunction shift after
MWA, different MWA dwell times (75s, 100s, 200s, and 300s) were
also performed. The crystallinity of the stacked structure was exam-
ined by X-ray diffraction (XRD) analysis.
Results and Discussion
Figure 1 depicts the MWA and RTA temperature proﬁles versus
annealing time. The MWA of peak anneal temperatures on the wafer
were 460◦C for power A, and 480◦C for power B.
Figures 2a and 2b depict the C-V curves of the MOS device with
TiN gate electrodes for power A and B, respectively, including the
control and RTA splits at 1000◦C for 10s. The ﬂatband voltage (VFB)
was extracted by CVC analysis software.7 For the RTA split, the VFB
shift (VFB) is signiﬁcant and reaches 0.27 V compared with the
control split, which indicates the workfunction shift of the TiN gate is
severe after the high-temperature RTA process. Interestingly, for the
low temperature MWA splits, the VFB was suppressed. For power
A, the VFB was only 0.01 V, 0.03 V, 0.12 V and 0.13 V for 75s,
100s, 200s and 300s, respectively, as shown in Fig. 2a. For power B,
the ﬁgures are 0.08 V, 0.16 V, 0.17 V and 0.18 V for 75s, 100s, 200s
and 300s, respectively, as shown in Fig. 2b.
Figure 3 summarized the workfunction of TiN gate electrodes
for different annealing conditions, including the control and RTA
splits. The workfunction was extracted by CVC analysis software.7
For the RTA split, the workfunction of the TiN will move toward a
mid-gap shift because of the high temperature annealing.1 However,
0 200 400 600 800 1000
0
200
400
600
800
1000
T
em
pe
ra
tu
re
 (
Ο
C
)
Annealing Time (sec.)
Power A
Power B
RTA
Figure 1. Comparisons of MWA and RTA temperature proﬁles versus anneal-
ing time. The MWA of peak anneal temperatures on the wafer were 460◦C for
power A, and 480◦C for power B, respectively.
Electrochemical and Solid-State Letters, 15 (6) H185-H187 (2012) H187
Control 75s 100s 200s 300s RTA
30
40
50
60
70
80
90
Sh
ee
t 
R
es
is
ta
nc
e 
(o
hm
./s
q.
)
Annealing Conditions
 Power A
 Power B
12%↓ 25%↓
Figure 6. RSofTiN ismeasured for all splits. RS ofRTA is severely decreasing
25 % as compared with control sample. RS decrease 12 % for MWA.
to the shift of TiN workfunction. Therefore, the workfunction shifts
toward mid-gap. For the MWA splits, the peak intensity just slightly
increases.
RS of TiN ﬁlms for all the splits are summarized in Fig. 6. For the
MWA splits, the RS are about 63 /sq. However, for the RTA split,
the RS is severely reduced to 53 /sq., resulting in a 25% lower RS
than the control sample. Figures 5 and 6 indicate that the TiN ﬁlms
have almost the same structure for all MWA splits. However, for the
RTA split, the crystallization of TiN ﬁlms was better than for them
MWA splits, causing the reduction in RS.
Conclusions
In this study, the VFB of the MOS structures with TiN gate
electrode are suppressed with well activated dopants using MWA. For
the RTA split, theVFB shift is severe, reaching 0.27 eV. However, the
VFB shift is only 0.12 eV by power A for 200s, and the 31P, 75As and
11B dopant are well activated; at the same time, RS is close to that of
the RTA split. Analysis of XRD intensity and RS of TiN ﬁlms provides
an explanation of the workfunction shift. The TiN ﬁlms have almost
the same structure in all MWA splits. This technique has promise in
realizing a gate-ﬁrst process for metal gate devices due to its use of
the low-temperature MWA process.
References
1. H. Y. Yu, C. Ren, Y. C. Yeo, J. F. Kang, X. P. Wang, H. H. H. Ma, M. F. Li, D. S. H.
Chan, and D. L. Kwong, IEEE Electron Device Lett., 25(5), 337 (2004).
2. K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier, M.
Buehler, A. Cappellani, R. Chau, et al., - Int. Electron Devices Meet., 247 (2007).
3. C. M. Lai, C. T. Lin, L. W. Cheng, C. H. Hsu, J. T. Tseng, T. F. Chiang, C. H. Chou,
Y. W. Chen, C. H. Yu, S. H. Hsu, et al., - Int. Electron Devices Meet., 655 (2009).
4. C. Auth, A. Cappellani, J.-S. Chun, A. Dalis, A. Davis, T. Ghani, G. Glass, T.
Glassman, M. Harper, M. Hattendorf, et al., - Symp. VLSI Technol., 128 (2008).
5. T. Y. Hoffmann, “HKMG gate-ﬁrst vs gate-last options,” Proc. 2009, IEDM
Conference.
6. F. K. Hsueh, Y. J. Lee, K. L. Lin, M. I. Current, C. Y. Wu, and T. S. Chao, IEEE
Electron Device Lett., 32(2), 194 (2011).
7. J. R. Hauser, CVC program c©2000 (Dept. Elect. Comput. Eng., North Carolina State
Univ., Raleigh, NC)
8. A. Yagishita, T. Saito, K. Nakajima, S. Inumiya, Y. Akasaka, Y. Ozawa, G.
Minamihaba, H. Yano, K. Hieda, K. Suguro, et al., - Int. Electron Devices Meet.,
785 (1998).
LEE et al.: SUSCEPTOR COUPLING FOR THE UNIFORMITY AND DOPANT ACTIVATION EFFICIENCY 249
TABLE I
DIFFERENT CHAMBER CONFIGURATIONS FOR THE COMPARISONS
OF COUPLING EFFECTS. THE DISTANCE BETWEEN ADJACENT
SLOTS WAS 1 cm ONLY. P.W. IS PROCESS WAFER, S.W. IS
Si SUSCEPTOR, AND Q.W. IS QUARTZ SUSCEPTOR
Fig. 1. SIMS profiles of P concentration at a dose of 1× 1015 ions/cm2.
The microwave anneal process resulted in no significantly dopant diffusion.
The inserts were the cross-sectional TEM pictures of as-implanted and after
100-s microwave annealing and the schematic describing the microwave an-
nealing setup.
The kinetics and mechanisms of the crystallinity regrowth dur-
ing microwave annealing were solid-phase epitaxy, nucleating
at the a/c interface, and proceeding toward the sample surface.
The sheet resistances of all splits with in-wafer uniformities
(error bars) are summarized in Fig. 2. There are 49 points
measured for each split by 4PP and 973 points per RsL map.
The average Rs of split 1, with a single Si process wafer,
was close to 580 Ω/sq. The Rs variations of split 1 were
very large, and standard deviation was up to 135.8 Ω/sq.
However, if one added two Si susceptors inside the chamber
and above and below the process wafer, the average Rs of split
2 was close to 240 Ω/sq with standard deviation improving to
14.7 Ω/sq. This indicates that optimized coupling effects im-
prove the uniformity and increase the dopant activation ef-
ficiency simultaneously. From the results of splits 1 and 2,
although Si susceptor wafers could soak up the microwave
power inside the chamber, the microwave coupling effects be-
tween Si susceptors and process wafers would be an important
factor to increase the dopant activation efficiency.
As additional Si susceptors are added or the spacing in-
creased (splits 3–5), Rs with four Si susceptors increased to
Fig. 2. Sheet resistance values, measured by 4PP and a JPV carrier spreading
technique, RsL, for the wafer splits in this study. The position and composition
of the susceptors around the Si test wafer (shown as a filled rectangle) are shown
above the Rs values. In addition, split 8 is for 1000 ◦C spike RTA.
≈1120 Ω/sq with a standard deviation of up to 44.5 Ω/sq,
which indicates that the sharing of microwave power by four
Si susceptors dominates the dopant activation efficiency.
On the other hand, the distance between process wafer and
Si susceptor wafers is also an important factor of the coupling
effects. As the distance between a pair of Si susceptors and
process wafer is increased from one to two units, split 4, and to
three units, split 5, the Rs remains high, near 1000 Ω/sq with
a standard deviation of ≈30 Ω/sq. The temperature profiles
versus annealing time by microwave are shown in Fig. 3. For
split 1, with only one process wafer inside the chamber, the
temperature ramping rate is the fastest as compared with those
of other splits. However, as the temperature saturated, the tem-
perature profile was unstable, which indicates that the standing
wave patterns were established in the microwave processing
chamber, resulting in nodes and antinodes over the process
wafer, causing an unstable temperature profile. As one adds two
Si wafers as the susceptors, split 2, the temperature ramping-
up slope decreases as compared with that of split 1 because
the Si susceptors would soak up the microwave power inside
the chamber. In addition, as one increases the distance between
Si susceptors and process wafer from one to two units, split 4,
the temperature ramping-up rate was the same as that of split 2
but with lower maximum temperature, by 20 ◦C, for split 4, as
compared with split 2.
Microwave power absorption of solid materials is due to
their magnetic, dielectric, and conductivity properties. The loss
factor ε′′ determines the absorption of the propagating electric
field. In addition, ε′′ is the material parameter that conveys the
effects of conduction and polarization loss mechanisms during
microwave heating of doped silicon. The power absorbed dur-
ing microwave annealing is described by
Pabs = ωε0ε
′′|E|2
where Pabs is the microwave power absorbed per unit volume,
ε′′ is the loss factor, ω represents the angular frequency of the
microwaves, and E is the root-mean-square internal electric
field. The majority of Pabs was transformed into heat inside
the material and results in a temperature rise [8]. The mi-
crowave power absorbed by quartz susceptors was very small as
 1 
 
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                     日期：101 年 7月 23日 
                                 
一、參加會議經過 
本次所主辦的 2012年第 19屆國際離子佈值技術會議(IIT 2012)於 6月 25日至 6月
29 日在西班牙的瓦拉多利舉行。IIT向來即為離子佈值與退火活化領域相當重要的國際
會議，因此其所發表的論文不僅在相關的數量上較為龐大，其品質也因為嚴格的審查
制度而具有相當的學術研究參考價值。今年的研討會議共有 75 篇論文發表，依議題分
成 8大類，共 17 個研討場次(Technical Session)進行發表討論，分別是： 
 
 Doping Technology：共 2場次 
 Metrology：共 2 場次 
 Annealing Technology：共 2 場次 
 Novel Applications：共 2 場次 
 Advanced Equipment：共 1場次 
 Junction Formation：共 2場次 
 Modelling and Simulation：共 2 場次 
 Material Science：共 2場次 
計畫編號 NSC 99－ 2221 － E－ 492 － 031 － MY2 
計畫名稱 奈米尺寸非晶矽薄膜電晶體在軟板上的製作 
出國人員
姓名 
呂侑倫 
服務機構
及職稱 
財團法人國家實驗院奈米元件實
驗室- 約用 博士生 
會議時間 
101年 6月 25日
至 
101年 6月 29日 
會議地點 
Valladolid, Spain 
(瓦拉多利，西班牙) 
會議名稱 
(中文) 第 19屆國際離子佈值技術會議 
(英文) 19th International Conference on Ion Implantation Technology (IIT 2012) 
發表論文
題目 
(中文) 利用低溫微波退火使非晶矽薄膜結晶與載子活化 
(英文)  Crystallization and Dopant Activation in Amorphous Silicon by Low 
Temperature Microwave Annealing 
附件四 
 3 
 
3. 本次大會於會場架設有WIFI的服務，並提供公用電腦或個人筆記型電腦採用WIFI
的技術連上網際網路，使與會者不因為遠道來參與會議而中斷既有與外界的聯繫或
（研究）工作。這的確是真正做到時時更新知識與工作實務相結合：讓我們在探討
離子佈值或載子活化相關技術與研究的同時，同時可以與原本的工作相照顧，並帶
來便利性，也是主辦單位用心的地方。 
 
此次會議 75 篇論文當中，我國大約只有三篇的論文發表和四篇的海報參與討
論，大約十位左右的學術界人員參加，在人數上或發表量上都不多，表示台灣在此
一方面的人才有點式微，有相當大的努力空間。透過這次論文發表的機會，我們已
經和這些在相關領域學有專精的研究人員進行了一次熱烈的討論，並取得進一步的
聯繫。希望能透過這樣的交流管道，讓我們的研究成果能更豐碩，並期待我國亦能
在離子佈值與載子活化相關的學術研究和產業界技術實際應用上，能有更進一步的
成果與貢獻。 
三、考察參觀活動(無是項活動者略) 
四、建議 
1. 由本次會議的內容看來，離子佈值與崽子活化是目前熱門的研究領域，特別是在低
溫在子佈值，雷射退火相關議題方面，並且也還仍然處於蓬勃發展的階段，諸如低
溫微波退火等新技術不斷地被提出，而這些技術不僅提供了學術研究的新課題，也
同時伴隨實際商品化應用的龐大商機，建議國科會除了鼓勵前瞻性學理研究之外，
也應對於相關軟硬體之開發與製作加以支持與鼓勵，以掌握關鍵性技術。特別是在
如何加強國內產學合作以縮小兩者之間的差距上予以積極且充分地支持，並能在研
發環境提昇與制度的建立或改善上多所規畫，以利我國在離子佈值與載子活化產業
的競爭能迎頭趕上。這應該是目前國內擴散產業發展的重要課題。 
 
2. 低溫離子佈值(Low Temperature Implantation)和低溫微波退火皆屬一新興發展應用
的技術，可使用於超淺接面  (Ultra Shallow Junction) 的製作與低阻值  (Low 
Resistance) 薄膜的應用，甚至具備更進一步的優點與特性。未來將是不僅是學術界
值得矚目的研究領域，其在半導體擴散產業界的實際應用上也將是一顆值得注目的
新星，希望我國教育部、國科會以及學術界的相關單位應體認到此，並即早規劃投
入相關的研究，以便在此新興研究領域中佔有一席之地，甚或是較為領先的狀態，
此外也應該儘早規劃結合產業界投入實際應用的（關鍵性）技術開發與研究。期望
我國能在其相關的技術發揮一定之影響力，以提升我國在半導體擴散領域之學術與
產業的國際競爭力。 
 
此外，建議政府、學術單位能爭取更多的國際學術會議或活動在台灣舉行，如
此除了可以藉機觀摩，並與世界各地相關領域學有專精的學術或產業界研究人員進
行直接的技術交流，有助於提昇我們在國際上的學術研究地位之外，也可藉此機會
推銷台灣，以我們在學術與產業上優異的能力和表現進行交流、互動，以獲得國際
間實際的肯定與認同。而政府相關單位或產業界也應多所配合和贊助，予以充分的
行政和資金援助，俾使會議能夠圓滿順利；而每次於國內舉辦的國際會議之主辦或
協辦單位也能夠累積心得並交流分享，逐步提升我國舉辦國際大型（學術）研討會
議的水準和能力，以吸引更多國際會議於台灣舉辦，提昇我國於國際社會之學術與
產業領域的水準和能見度。 
Crystallization and Dopant Activation in Amorphous Silicon 
by Low Temperature Microwave Annealing 
Y. L. Lu
1
, Y. J. Lee
2, 3, a)
, and T. S. Chao
1
 
1
Department of Electrophysics, National Chiao Tung University, Taiwan, 
2
National Nano Device Laboratories, Taiwan, 
3
Department of Physics, National Chung Hsing University, Taiwan 
 
Abstract.  In this study, we first use low temperature and short time to activate amorphous silicon. Using microwave 
annealing (MWA), the dopant in the α-Si may be well-activated and the annealing time reduced to 30 minutes. This is 
faster than conventional furnace solid phase crystallization (SPC). The temperature can be controlled at 490~540oC by 
low temperature microwave annealing than that by RTA. New microwave annealing may expand the range of a-Si 
applications and diffusionless dopant distribution to use as glass or plastic substrate. In addition, we successfully 
activated the source/drain  region, enhanced the carrier mobility and suppressed the short -channel effects by using low 
temperature microwave annealing. This technique is promising for applications of realizing high utility rate to low-cost 
nano-scaled transistors.  
Keywords: Amorphous silicon, microwave, low temperature 
PACS:  73.63.Bd Nanocrystalline materials 
INTRODUCTION 
Poly-Si thin film transistors (TFTs) are potentially useful 
for the on-glass materials of the liquid crystal displays  (LCDs) 
used in h igh definit ion television receivers. The most 
important step in the fabrication process of fully integrated 
LCDs is the growth of the poly-Si films, which form the active 
TFT channel. A basic requirement during this step is that the 
maximum temperature in the film–glass substrate interface 
should not exceed the glass softening point (around 650°C). 
Solid-phase crystallization (SPC) is commonly  used to 
crystallize α -Si to form poly-Si, but this requires annealing in 
a furnace at a maximum temperature o f 600°C for 20 to 60 
hours [1] or using laser crystallization techniques such as ELA, 
is the simplest technique to obtain large-grain and smooth-
surface poly-Si . [2-4] However, furnace annealing processes 
suffer from high energy consumption and low throughput, 
since the required crystallization time is very long. 
Microwave heating may provide a lower temperature 
process that restrains diffusion and results in good activation 
[5-8]. Therefore, microwave annealing is a potential solution 
for amorphous silicon or polycrystalline silicon on glass or 
plastic substrate. In addition, microwave annealing does not 
result in metal contamination, meaning that the crystallized  
film may  be employed as a channel layer  [9]. Furthermore, 
microwave annealing  also has useful dopant activation in 
single-crystalline germanium [10]. The mechanisms of MW 
energy absorption in semiconductors include ohmic heating 
and dielectric relaxat ion [11–12]. In particu lar, at lower 
frequencies (<10 GHz), ohmic heating will dominate [12]. 
In this study, we used microwave heating to activate the 
dopant in an amorphous silicon layer under low temperature 
(<500
o
C) and shorter time (30minutes). Further, we also 
investigated and compared different types of dopants with 
different dosages and implant energies under microwave 
annealing with SPC and RTA. 
EXPERIMENT 
A. Material 
A 6-in-thick (100) bulk silicon wafer was used as the 
starting material. A 50-nm-thick undoped amorphous Si film 
for activate layer was deposited using low-pressure chemical 
vapor deposition (LPCVD) on a silicon dioxide (SiO2) layer. 
Some wafers were implanted with P31, some with As, and 
some with BF2. The implantation energy was ranged from 10 
to 15 keV and the dose ranged from 5x10
14
 to 5x10
15
 ions/cm
2
. 
After the dopant implantation, RTA, conventional SPC 
annealing by furnace, and low temperature microwave 
annealing were used for dopant activation for material analyze.  
The sheet resistance (Rs) was measured by a four point sheet 
resistance meter, the orientation and grain size was measured 
by X-ray d iffraction and the surface roughness was measured 
by atomic force microscopy and measured the carriers’ 
mobility by Hall Effect. 
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK 
HERE TO EDIT) < 
 
3 
In Fig 2(b), the Rs of the BF2 were very close regardless of 
their dosages and annealing methods. However, for  the As 
implanted samples, dosage is an important factor. Higher As 
dosage (5×10
15
 ion/cm
2
) increases the magnitude of the Rs 
regardless of the annealing method. Although the BF2 and As 
also have greater atomic mass and can induce more damage at 
the surface [13], boron is easier to activate than arsenic. By  
microwave annealing at a maximum temperature of 530°C and 
no boron out-diffusion, at the higher BF2 dosage (5 × 10
15
 
ion/cm
2
) its Rs was maintained at 1.5 k ohm./sq., which 
indicates that the BF2 implantation energy under higher 
dosage was independent of the resistance. 
 The XRD intensity versus the amorphous silicon films with 
by different annealing methods. The conventional SPC anneal 
can crystal the bigger grain than other annealing process. 
Using the conventional SPC process at 600°C, complete 
crystallization requires 24hrs or more hours with an incubation 
time ranging from 2 to 12 hours, depending on deposition 
temperature [14]. However, the microwave annealing process 
cannot only show the good grain size, but also reduce the 
process temperatures (below 540°C) and time. Further, the 
duration of transformation  using microwave act ivation is 
smaller, compared to conventional furnace heating. 
The surface roughness was the most important about the 
device fabrication. In figure 3 were the three annealing 
conditions measured by atomic force microscopy. The surface 
was flatness and the roughness of all kinds activation type 
were about the same.  
 
Fig. 3 Three kinds anneal type samples were measured by AFM 
 
B. Device analyze 
a. The electrical analyze by MWA cycles number  
Fig.4 shows the cross-sectional transmission electron 
microscopy (TEM) micrograph of the α-Si TFT structure, and 
the gate length is 150nm. Fig. 5 shows the transfer 
characteristics of nMOS TFTs with W/L = 10μm/150nm 
annealed by MWA 5P 600s for different cycles. MWA 5P 
three cycles and MWA 5P two cycles could enhance Ion 
21.4X and 2.24X by  MWA 5P one cycle, respectively, but the 
Ioff were no changed. So, the Ion/Ioff ratio  also could  enhance to 
10
6
 by MWA 5P 600s for three cycles. The sheet resistance 
(Rs) could  have decrease by MWA cycles number, in fig.6, 
and it could prove that the reason for Ion enhancement. 
 
     
Fig 4. The cross-sectional transmission electron microscopy 
(TEM) micrograph of the poly-Si TFT structure and the gate length 
was 150 nm 
Img. Rms (Rq) = 0.252 
nm 
Img. Rms (Rq) = 0.263 
nm 
(4a) Furnace 600oC 
24hr 
(4b) Microwave 
annealing 
(4c) RTA 700oC 30min 
Img. Rms (Rq) = 0.241 
nm 
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK 
HERE TO EDIT) < 
 
5 
Fig. 8. Discussion of the characteristics (ID–VG) of poly-Si TFTs annealed by MWA and RTA. (a) MWA 5P for 600s, (b) RTA 900
oC for 30s 
and (c) MWA 3P for 600 s. In (b), as the gate length is below 170 nm, the punchthrough effect dominates the transfer characteristics, and in (c), 
the Ion/Ioff ratios are about 106 for n-MOS using MWA 3P for 600 s with W/L = 10 μm/150 nm. 
 
0.0 0.2 0.4 0.6 0.8
0
10
20
30
 RTA 900
o
C 30s
 MWA 3P 600s by three cycles
 MWA 5P 600s by three cycles
 
 
V
T
 (
V
)
Channel Width (m)
 W = 10 m 
V
d
 = 0.5 V
Fig. 9 Threshold voltage (VTH) roll-off characteristics of n-
MOS TFTs for RTA and MWA with W = 10 μm 
 
Fig. 10 Transfer characteristics (ID-VG) of n-MOS TFTs 
annealed by RTA and MWA at VD = 0.5 and 2 V, 
respectively. W/L = 10 μm / 270 nm. The inset shows the 
ID-VG of n-MOS TFTs with W/L = 10 μm / 150 nm 
 
 
The transfer characteristic (ID-VG) of 
polycrystalline Si TFTs at various drain voltages, VD, 
is shown in Fig. 10. The channel width and channel 
length were 10 and 270 nm, respectively. The drain  
voltages were 0.5 and 2 V and the drain  induced 
barrier lowering, DIBL, is 4.09 V, 3.77V and 4.25 V 
by MWA 5P, MWA 3P and RTA  900
o
C. The 
threshold voltage, VTH, is defined as the gate voltage at 
which the drain  current reaches 40 nA ×  W/L under 
VD  = 0.5 V. VTH was calculated to be about 21 V by  
MWA 5P, 20.18V by MWA 3P and 19.2 V by RTA  
900
o
C.  The inset shows the ID-VG of n-MOS TFT 
with gate length scaled down to 150 nm, and there is 
no short channel effect occurred. In addit ion, the DIBL 
is 5.46V and 3.892 V by MWA 5P and MWA 3P. VTH 
was calculated to be about 18.36V by 5P and 18.21 V 
by MWA 3P.  The phosphorus was easier to activate 
by MWA, so in n-MOS, three power was enough to 
anneal the dopant at amorphous silicon.  
0 6 12 18 24 30
10
-10
10
-8
10
-6
10
-4
Solid: V
D
 = 0.5 V
Hollow: V
D
 = 2V 
 MWA 5P 600s by three cycles
 MWA 3P 600s by three cycles
 
D
ra
in
 C
u
rr
en
t 
(A
)
Gate Voltage (V)
W/L= 10 m/150 nm
-5 0 5 10 15 20 25 30
10
-11
10
-9
10
-7
10
-5
10
-3
 
 D
ra
in
 C
u
rr
en
t 
(A
)
 MWA 5P 600s by three cycles
 RTA 900
o
C 30s
 MWA 3P 600s by three cycles
 
Gate Voltage (V)
Solid: V
D
 = 0.5 V
Hollow: V
D
 = 2V 
W = 10 m
L = 270 nm
0 6 12 18 24 30
10
-10
10
-8
10
-6
10
-4
 
 
D
ra
in
 C
u
rr
en
t 
(A
)
Gate voltage (V)
 W/L = 10m/270 nm
 W/L = 10m/210 nm 
 W/L = 10m/170 nm
 W/L = 10m/150 nm
 MWA 5P 600s by three cycles 
V
D
 = 0.5 V
0 6 12 18 24 30
10
-10
10
-8
10
-6
10
-4
D
ra
in
 C
u
rr
en
t 
(A
)
Gate voltage (V)
RTA 900
o
C 30s 
V
D
 = 0.5 V
 
 
 W/L = 10m/270 nm
 W/L = 10m/210 nm 
 W/L = 10m/170 nm
 W/L = 10m/150 nm
0 6 12 18 24 30
10
-10
10
-8
10
-6
10
-4
D
ra
in
 C
u
rr
en
t 
(A
)
Gate voltage (V)
MWA 3P 600s by three cycles 
V
D
 = 0.5 V
 
 
 W/L = 10m/270 nm
 W/L = 10m/210 nm 
 W/L = 10m/170 nm
 W/L = 10m/150 nm
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER 
(DOUBLE-CLICK HERE TO EDIT) < 
 
7 
CONCLUSION 
The microwave activation is a low temperature 
process of polycrystalline silicon TFTs. Add the 
microwave annealing cycles can decrease the sheet 
resistance and improve the device performance. In  
addition, microwave activation technique cannot only 
suppress punch-through characteristics and short-
channel effects, but also shown to have larger grain  
size than crystallization by RTA, enhancing the field  
effect mobility. Finally, this technique is promising for 
realizing the high utility rate for short channel TFTs 
required for applicat ions of AM-LCDs. 
ACKNOWLEDGMENTS 
This work was supported in part by the National 
Science Council (NSC), Taiwan. 
REFERENCES 
[1] 1. E. Korin, R. Reif, and B. Mikic, Thin Solid Films 167, 
p.101 1988. 
[2] T. Noma, T . Yonehara, and H. Kumoni, Appl. Phys. Lett. 59,p. 
653, 1991. 
[3] M. K. Hatalis and D. W. Greve, J. Appl. Phys,p. 63,  p. 2260,     
1988. 
[4] A. Mimura, K. Konishi, K. Ono, J. Ohwada, Y. Hosokawa, Y. 
A. Ono, T . Suzuki, K. Miyata, and H. Kawakami, IEEE Trans. 
Electron Devices 36, P73651 (1989). 
[5] Yong Woo Choi, Jeong No Lee, Tae Woong Jang, and Byung 
Tae Ahn, “Thin-Film Transistors Fabricated with Poly-Si 
Films Crystallized at Low Temperature by Microwave 
Annealing,” IEEE Electron Device Lett., vol. 20, no. 1, Jan. 
1999. 
[6] Jeong No Lee, Yong Woo Choi, Bum Joo Lee, and Byung Tae 
Ahn, “Microwave-induced low-temperature crystallization of 
amorphous silicon thin films,” J. Appl. Phys. vol. 82, no. 6, 
Sep. 1997. 
[7] Y. J. Lee, Y. L. Lu, F. K. Hsueh, K. C. Huang, C. C. Wan, T. 
Y. Cheng, M. H. Han, J. M. Kowalski, J. E. Kowalski, D. Heh, 
H. T. Chuang, Y. Li, T. S. Chao, C. Y. Wu, and F. L. Yang, 
“3D 65 nm CMOS with 320 ◦C microwave dopant activation,” 
in IEDM Tech. Dig., 2009, pp. 31–34. 
[8] Y. J. Lee, F. K. Hsueh, S. C. Huang, J. M. Kowalski, J. E. 
Kowalski, A. T . Y. Cheng, A. Koo, G. L. Luo, and C. Y. Wu, 
“A low-temperature microwave anneal process for boron-
doped ultrathin Ge epilayer on Si substrate,” IEEE Electron 
Device Lett., vol. 30, no. 2, pp. 123–125, Feb. 2009. 
[9] Y. L. Lu, F. K. Hsueh, K. C. Huang, T. Y. Cheng, J. M. 
Kowalski, J. E. Kowalski, Y. J. Lee, T. S. Chao, and C. Y. Wu,” 
Nanoscale p-MOS Thin-Film Transistor With T iN Gate 
Electrode Fabricated by Low-Temperature Microwave Dopant 
Activation,” IEEE Electron Device Lett., vol. 31, no. 5, pp. 
417–439, May. 2010. 
[10] Y. J. Lee, S. S. Chuang, F. K. Hsueh, H. M. Lin, S. C. Wu, and 
T. Y. Tseng, “  Dopant Activation in Single-Crystalline 
Germanium by Low-Temaperature Microwave Annealing,” 
IEEE Electron Device Lett., vol. 32, no. 2, pp. 194–196,Feb. 
2011. 
[11] H. Bosman, W. Tang, Y. Y. Lau, and R. M. Gilgenbach, 
“Heating of a particulate by radio-frequency electric and 
magnetic fields,” Appl. Phys. Lett., vol. 85, no. 15, pp. 3319–
3321, Oct. 2004. 
[12] K. Thompson, Y. B. Gianchandani, J. Booske, and R. F. 
Cooper, “Direct  Si–Si bonding by electromagnetic induction 
heating,” J. Microelectromech. Syst., vol. 11, no. 4, pp. 285–
292, Aug. 2002. 
[13] T. L. Alford, D. C. Thompson, J. W. Mayer, and N. David 
Theodore,” Dopant activation in ion implanted silicon by 
microwave annealing,” J. Appl. Phys. vol. 106, pp.114902-1-
114902-8 , 2009 
[14] K. Nakazawa and K. Tanaka,“Effect of substrate temperature 
on recrystallization of plasma chemical vapor deposition 
amorphous silicon films,” J. Appl. Phys. vol. 68. No. 3, pp. 
1029-1032 Apr. 1990 
99年度專題研究計畫研究成果彙整表 
計畫主持人：李耀仁 計畫編號：99-2221-E-492-031-MY2 
計畫名稱：奈米尺寸非晶矽薄膜電晶體在軟板上的製作 
量化 
成果項目 
實際已達
成數（被接
受或已發
表） 
預期總達成
數(含實際
已達成數)
本計畫
實際貢
獻百分
比 
單位 
備註（質化說明：如數
個計畫共同成果、成
果列為該期刊之封面
故事...等） 
期刊論文 0 0 100% 一篇 ED，一篇 ESL。 
研究報告 /技術報
告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 1 1 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 3 3 100%  
博士生 1 1 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
國外 論文著作 期刊論文 2 2 100% 篇 1.Bo-An Tsai, 
Chiung-Hui Lai, 
Bo-Shiun Lee, Chih-Wei 
Luo, and Yao-Jen 
Lee,＇Low-Temperature 
microwave annealing 
process for dopant 
activation and thermal 
stability of TiN 
material,＇ 
Electrochem. 
Solid-State Lett., 
Volume 15, Issue 6, pp. 
H185-H187, 2012 
2. Yao-Jen Lee, Fu-Kuo 
Hsueh Michael I
