<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Xinu: /u/riker/u88/kreiderj/os/xinu-x86/include/quark_eth.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Xinu
   &#160;<span id="projectnumber">Release</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('quark__eth_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">quark_eth.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* quark_eth.h */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;</div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/* Definitions for Intel Quark Ethernet */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#define INTEL_ETH_QUARK_PCI_DID 0x0937      </span><span class="comment">/* MAC PCI Device ID    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#define INTEL_ETH_QUARK_PCI_VID 0x8086      </span><span class="comment">/* MAC PCI Vendor ID    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno"><a class="line" href="structeth__q__csreg.html">    8</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structeth__q__csreg.html">eth_q_csreg</a> {</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;    uint32  maccr;      <span class="comment">/* MAC Configuration Register       */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;    uint32  macff;      <span class="comment">/* MAC Frame Filter Register        */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;    uint32  hthr;       <span class="comment">/* Hash Table High Register     */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;    uint32  htlr;       <span class="comment">/* Hash Table Low Register      */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;    uint32  gmiiar;     <span class="comment">/* GMII Address Register        */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;    uint32  gmiidr;     <span class="comment">/* GMII Data Register           */</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;    uint32  fcr;        <span class="comment">/* Flow Control Register        */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;    uint32  vlantag;    <span class="comment">/* VLAV Tag Register            */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;    uint32  version;    <span class="comment">/* Version Register         */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;    uint32  debug;      <span class="comment">/* Debug Register           */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;    uint32  res1[4];    <span class="comment">/* Skipped Addresses            */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;    uint32  ir;     <span class="comment">/* Interrupt Register           */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;    uint32  imr;        <span class="comment">/* Interrupt Mask Register      */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;    uint32  macaddr0h;  <span class="comment">/* MAC Address0 High Register       */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    uint32  macaddr0l;  <span class="comment">/* MAC Address0 Low Register        */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    uint32  res2[46];</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    uint32  mmccr;      <span class="comment">/* MAC Management Counter Cntl Register */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;    uint32  mmcrvcir;   <span class="comment">/* MMC Receive Interrupt Register   */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    uint32  mmctxir;    <span class="comment">/* MMC Transmit Interrupt Register  */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    uint32  res3[957];  <span class="comment">/* Skipped Addresses            */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    uint32  bmr;        <span class="comment">/* Bus Mode Register            */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    uint32  tpdr;       <span class="comment">/* Transmit Poll Demand Register    */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    uint32  rpdr;       <span class="comment">/* Receive Poll Demand Register     */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    uint32  rdla;       <span class="comment">/* Receive Descriptor List Addr     */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    uint32  tdla;       <span class="comment">/* Transmit Descriptor List Addr    */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    uint32  sr;     <span class="comment">/* Status Register          */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    uint32  omr;        <span class="comment">/* Operation Mode Register      */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    uint32  ier;        <span class="comment">/* Interrupt Enable Register        */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;};</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* Individual Bits in Control and Status Registers */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* MAC Configuration Register   */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_PE2K    0x08000000  </span><span class="comment">/* Enable 2K Packets    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_WD  0x00800000  </span><span class="comment">/* Watchdog Disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_JD  0x00400000  </span><span class="comment">/* Jabber Disable   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_JE  0x00100000  </span><span class="comment">/* Jumbo Frame Enable   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* Inter-frame gap values */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_IFG96   0x00000000  </span><span class="comment">/* 96 bit times     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_IFG88   0x00020000  </span><span class="comment">/* 88 bit times     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_IFG80   0x00040000  </span><span class="comment">/* 80 bit times     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_IFG40   0x000E0000  </span><span class="comment">/* 40 bit times     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_IFG64   0x00080000  </span><span class="comment">/* 64 bit times     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_DCRS    0x00010000  </span><span class="comment">/* Dis. C. Sense dur TX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_RMIISPD10  0x00000000   </span><span class="comment">/* RMII Speed = 10 Mbps */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_RMIISPD100 0x00004000   </span><span class="comment">/* RMII Speed = 100 Mbps*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_DO  0x00002000  </span><span class="comment">/* Disable Receive Own  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_LM  0x00001000  </span><span class="comment">/* Loopback Mode Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_DM  0x00000800  </span><span class="comment">/* Duplex Mode Enable   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_IPC 0x00000400  </span><span class="comment">/* Checksum Offload */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_DR  0x00000200  </span><span class="comment">/* Disable Retry    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_ACS 0x00000080  </span><span class="comment">/* Auto Pad or CRC Strip*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_DC  0x00000010  </span><span class="comment">/* Deferral Check   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_TE  0x00000008  </span><span class="comment">/* Transmitter Enable   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_RE  0x00000004  </span><span class="comment">/* Receiver Enable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_PRELEN7 0x00000000  </span><span class="comment">/* Preamble = 7 bytes   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_PRELEN5 0x00000001  </span><span class="comment">/* Preamble = 5 bytes   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define ETH_QUARK_MACCR_PRELEN3 0x00000002  </span><span class="comment">/* Preamble = 3 bytes   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define ETH_QUARK_MMC_CNTFREEZ 0x00000008   </span><span class="comment">/* Freeze MMC counter values*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define ETH_QUARK_MMC_CNTRST   0x00000001   </span><span class="comment">/* Reset all cntrs to zero  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* GMII Address Register    */</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define ETH_QUARK_GMIIAR_PAMASK 0x0000F800  </span><span class="comment">/* Phys Layer Addr Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define ETH_QUARK_GMIIAR_GRMASK 0x000007C0  </span><span class="comment">/* GMII Register Mask   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define ETH_QUARK_GMIIAR_CR 0x00000004  </span><span class="comment">/* Clk Range = 100-150  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                        <span class="comment">/*    MHz for Quark */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define ETH_QUARK_GMIIAR_GW 0x00000002  </span><span class="comment">/* GMII Write Enable    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define ETH_QUARK_GMIIAR_GB 0x00000001  </span><span class="comment">/* GMII Busy        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* Bus Mode Register */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define ETH_QUARK_BMR_SWR   0x00000001  </span><span class="comment">/* Software Reset   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* Status Register */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define ETH_QUARK_SR_MMCI   0x08000000  </span><span class="comment">/* MAC MMC interrupt    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define ETH_QUARK_SR_TS_SUSP    0x00600000  </span><span class="comment">/* TX DMA is suspended  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define ETH_QUARK_SR_NIS    0x00010000  </span><span class="comment">/* Normal Int summary   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define ETH_QUARK_SR_AIS    0x00008000  </span><span class="comment">/* Abnorm Intrupt summ. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define ETH_QUARK_SR_RI     0x00000040  </span><span class="comment">/* Receive Interrupt    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define ETH_QUARK_SR_TI     0x00000001  </span><span class="comment">/* Transmit Interrupt   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* Operation Mode Register */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define ETH_QUARK_OMR_TSF   0x00200000  </span><span class="comment">/* Tx store and forward */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define ETH_QUARK_OMR_ST    0x00002000  </span><span class="comment">/* Start/Stop TX    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define ETH_QUARK_OMR_SR    0x00000002  </span><span class="comment">/* Start/Stop RX    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* Interrupt Enable Register */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define ETH_QUARK_IER_NIE   0x00010000  </span><span class="comment">/* Enable Norm Int Summ.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define ETH_QUARK_IER_AIE   0x00008000  </span><span class="comment">/* Enable Abnnom &quot;   &quot;  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define ETH_QUARK_IER_RIE   0x00000040  </span><span class="comment">/* Enable RX Interrupt  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define ETH_QUARK_IER_TIE   0x00000001  </span><span class="comment">/* Enable TX Interrupt  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* Quark Ethernet Transmit Descriptor */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structeth__q__tx__desc.html">  106</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structeth__q__tx__desc.html">eth_q_tx_desc</a> {</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    uint32  ctrlstat;   <span class="comment">/* Control and status   */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    uint16  buf1size;   <span class="comment">/* Size of buffer 1 */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    uint16  buf2size;   <span class="comment">/* Size of buffer 2 */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    uint32  buffer1;    <span class="comment">/* Address of buffer 1  */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    uint32  buffer2;    <span class="comment">/* Address of buffer 2  */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;};</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define ETH_QUARK_TDCS_OWN  0x80000000  </span><span class="comment">/* Descrip. owned by DMA*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define ETH_QUARK_TDCS_IC   0x40000000  </span><span class="comment">/* Int on Completion    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define ETH_QUARK_TDCS_LS   0x20000000  </span><span class="comment">/* Last Segment     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define ETH_QUARK_TDCS_FS   0x10000000  </span><span class="comment">/* First Segment    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define ETH_QUARK_TDCS_TER  0x00200000  </span><span class="comment">/* Transmit End of Ring */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define ETH_QUARK_TDCS_ES   0x00008000  </span><span class="comment">/* Error Summary    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* Quark Ethernet Receive Descriptor */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structeth__q__rx__desc.html">  123</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structeth__q__rx__desc.html">eth_q_rx_desc</a> {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    uint32  status;     <span class="comment">/* Desc status word */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    uint16  buf1size;   <span class="comment">/* Size of buffer 1 */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    uint16  buf2size;   <span class="comment">/* Size of buffer 2 */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    uint32  buffer1;    <span class="comment">/* Address of buffer 1  */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    uint32  buffer2;    <span class="comment">/* Address of buffer 2  */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;};</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define rdctl1  buf1size    </span><span class="comment">/* Buffer 1 size field has control bits too */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define rdctl2  buf2size    </span><span class="comment">/* Buffer 2 size field has control bits too */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define ETH_QUARK_RDST_OWN  0x80000000  </span><span class="comment">/* Descrip. owned by DMA*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define ETH_QUARK_RDST_ES   0x00008000  </span><span class="comment">/* Error Summary    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define ETH_QUARK_RDST_FS   0x00000200  </span><span class="comment">/* First Segment    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define ETH_QUARK_RDST_LS   0x00000100  </span><span class="comment">/* Last segment     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define ETH_QUARK_RDST_FTETH    0x00000020  </span><span class="comment">/* Frame Type = Ethernet*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define ETH_QUARK_RDCTL1_DIC    0x8000  </span><span class="comment">/* Dis. Int on Complet. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define ETH_QUARK_RDCTL1_RER    0x8000  </span><span class="comment">/* Recv End of Ring */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define ETH_QUARK_RX_RING_SIZE  32</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define ETH_QUARK_TX_RING_SIZE  16</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define ETH_QUARK_INIT_DELAY    500000      </span><span class="comment">/* Delay in micro secs  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define ETH_QUARK_MAX_RETRIES   3       </span><span class="comment">/* Max retries for init */</span><span class="preprocessor"></span></div><div class="ttc" id="structeth__q__csreg_html"><div class="ttname"><a href="structeth__q__csreg.html">eth_q_csreg</a></div><div class="ttdef"><b>Definition:</b> <a href="quark__eth_8h_source.html#l00008">quark_eth.h:8</a></div></div>
<div class="ttc" id="structeth__q__tx__desc_html"><div class="ttname"><a href="structeth__q__tx__desc.html">eth_q_tx_desc</a></div><div class="ttdef"><b>Definition:</b> <a href="quark__eth_8h_source.html#l00106">quark_eth.h:106</a></div></div>
<div class="ttc" id="structeth__q__rx__desc_html"><div class="ttname"><a href="structeth__q__rx__desc.html">eth_q_rx_desc</a></div><div class="ttdef"><b>Definition:</b> <a href="quark__eth_8h_source.html#l00123">quark_eth.h:123</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><b>quark_eth.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
