Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: reg2.def
Notice 0: Design: top
Notice 0:     Created 6 pins.
Notice 0:     Created 5 components and 27 component-terminals.
Notice 0:     Created 2 special nets and 10 connections.
Notice 0:     Created 10 nets and 14 connections.
Notice 0: Finished DEF file: reg2.def
Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
            0.000    0.000    0.000   clock clk (rise edge)
                     0.000    0.000   clock network delay (ideal)
            0.000    0.000    0.000 ^ r2/CK (DFF_X1)
  20.975    0.051    0.129    0.129 ^ r2/Q (DFF_X1)
            0.051    0.000    0.129 ^ u1/A (BUF_X1)
  20.975    0.051    0.077    0.206 ^ u1/Z (BUF_X1)
            0.051    0.000    0.206 ^ u2/A2 (AND2_X1)
  21.140    0.052    0.089    0.296 ^ u2/ZN (AND2_X1)
            0.052    0.000    0.296 ^ r3/D (DFF_X1)
                              0.296   data arrival time

            0.000    1.000    1.000   clock clk (rise edge)
                     0.000    1.000   clock network delay (ideal)
                     0.000    1.000   clock reconvergence pessimism
                              1.000 ^ r3/CK (DFF_X1)
                    -0.042    0.958   library setup time
                              0.958   data required time
---------------------------------------------------------------------------
                              0.958   data required time
                             -0.296   data arrival time
---------------------------------------------------------------------------
                              0.662   slack (MET)


Warning: no estimated parasitics. Using wire load models.
Resized 4 instances.
Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
            0.000    0.000    0.000   clock clk (rise edge)
                     0.000    0.000   clock network delay (ideal)
            0.000    0.000    0.000 ^ r2/CK (DFF_X2)
  23.402    0.030    0.133    0.133 ^ r2/Q (DFF_X2)
            0.030    0.000    0.133 ^ u1/A (BUF_X4)
  21.726    0.016    0.035    0.169 ^ u1/Z (BUF_X4)
            0.016    0.000    0.169 ^ u2/A2 (AND2_X2)
  21.140    0.028    0.055    0.223 ^ u2/ZN (AND2_X2)
            0.028    0.000    0.223 ^ r3/D (DFF_X1)
                              0.223   data arrival time

            0.000    1.000    1.000   clock clk (rise edge)
                     0.000    1.000   clock network delay (ideal)
                     0.000    1.000   clock reconvergence pessimism
                              1.000 ^ r3/CK (DFF_X1)
                    -0.037    0.963   library setup time
                              0.963   data required time
---------------------------------------------------------------------------
                              0.963   data required time
                             -0.223   data arrival time
---------------------------------------------------------------------------
                              0.740   slack (MET)


