
robot_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf94  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d8  0800d178  0800d178  0000e178  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d650  0800d650  0000f1d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800d650  0800d650  0000e650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d658  0800d658  0000f1d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d658  0800d658  0000e658  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d65c  0800d65c  0000e65c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d0  20000000  0800d660  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000724  200001d0  0800d830  0000f1d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200008f4  0800d830  0000f8f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e16d  00000000  00000000  0000f200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000044f2  00000000  00000000  0002d36d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001678  00000000  00000000  00031860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000114b  00000000  00000000  00032ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029a90  00000000  00000000  00034023  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f098  00000000  00000000  0005dab3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010631a  00000000  00000000  0007cb4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00182e65  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007068  00000000  00000000  00182ea8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  00189f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d0 	.word	0x200001d0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d15c 	.word	0x0800d15c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d4 	.word	0x200001d4
 800021c:	0800d15c 	.word	0x0800d15c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <SystemClock_Config>:




void SystemClock_Config(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b094      	sub	sp, #80	@ 0x50
 8001038:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103a:	f107 0318 	add.w	r3, r7, #24
 800103e:	2238      	movs	r2, #56	@ 0x38
 8001040:	2100      	movs	r1, #0
 8001042:	4618      	mov	r0, r3
 8001044:	f008 fca3 	bl	800998e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001048:	1d3b      	adds	r3, r7, #4
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
 8001054:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001056:	2000      	movs	r0, #0
 8001058:	f002 fc52 	bl	8003900 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800105c:	2302      	movs	r3, #2
 800105e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001060:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001066:	2340      	movs	r3, #64	@ 0x40
 8001068:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800106a:	2302      	movs	r3, #2
 800106c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800106e:	2302      	movs	r3, #2
 8001070:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001072:	2304      	movs	r3, #4
 8001074:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001076:	2355      	movs	r3, #85	@ 0x55
 8001078:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800107a:	2302      	movs	r3, #2
 800107c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800107e:	2302      	movs	r3, #2
 8001080:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001082:	2302      	movs	r3, #2
 8001084:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001086:	f107 0318 	add.w	r3, r7, #24
 800108a:	4618      	mov	r0, r3
 800108c:	f002 fcec 	bl	8003a68 <HAL_RCC_OscConfig>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001096:	f001 fcfb 	bl	8002a90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800109a:	230f      	movs	r3, #15
 800109c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800109e:	2303      	movs	r3, #3
 80010a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a2:	2300      	movs	r3, #0
 80010a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010aa:	2300      	movs	r3, #0
 80010ac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010ae:	1d3b      	adds	r3, r7, #4
 80010b0:	2104      	movs	r1, #4
 80010b2:	4618      	mov	r0, r3
 80010b4:	f002 ffea 	bl	800408c <HAL_RCC_ClockConfig>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80010be:	f001 fce7 	bl	8002a90 <Error_Handler>
  }
}
 80010c2:	bf00      	nop
 80010c4:	3750      	adds	r7, #80	@ 0x50
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <MX_GPIO_Init>:

#include "gpio_configuration.h"


void MX_GPIO_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	@ 0x28
 80010d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
 80010dc:	609a      	str	r2, [r3, #8]
 80010de:	60da      	str	r2, [r3, #12]
 80010e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e2:	4b30      	ldr	r3, [pc, #192]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 80010e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e6:	4a2f      	ldr	r2, [pc, #188]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 80010e8:	f043 0304 	orr.w	r3, r3, #4
 80010ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ee:	4b2d      	ldr	r3, [pc, #180]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 80010f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f2:	f003 0304 	and.w	r3, r3, #4
 80010f6:	613b      	str	r3, [r7, #16]
 80010f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010fa:	4b2a      	ldr	r3, [pc, #168]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fe:	4a29      	ldr	r2, [pc, #164]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 8001100:	f043 0320 	orr.w	r3, r3, #32
 8001104:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001106:	4b27      	ldr	r3, [pc, #156]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 8001108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110a:	f003 0320 	and.w	r3, r3, #32
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	4b24      	ldr	r3, [pc, #144]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 8001114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001116:	4a23      	ldr	r2, [pc, #140]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800111e:	4b21      	ldr	r3, [pc, #132]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112a:	4b1e      	ldr	r3, [pc, #120]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112e:	4a1d      	ldr	r2, [pc, #116]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 8001130:	f043 0302 	orr.w	r3, r3, #2
 8001134:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001136:	4b1b      	ldr	r3, [pc, #108]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_9|LD2_Pin, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	f240 3123 	movw	r1, #803	@ 0x323
 8001148:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800114c:	f002 fbc0 	bl	80038d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001150:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001154:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001156:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800115a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001160:	f107 0314 	add.w	r3, r7, #20
 8001164:	4619      	mov	r1, r3
 8001166:	4810      	ldr	r0, [pc, #64]	@ (80011a8 <MX_GPIO_Init+0xdc>)
 8001168:	f002 fa30 	bl	80035cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA8 PA9 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_9|LD2_Pin;
 800116c:	f240 3323 	movw	r3, #803	@ 0x323
 8001170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001172:	2301      	movs	r3, #1
 8001174:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2300      	movs	r3, #0
 800117c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	4619      	mov	r1, r3
 8001184:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001188:	f002 fa20 	bl	80035cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800118c:	2200      	movs	r2, #0
 800118e:	2100      	movs	r1, #0
 8001190:	2028      	movs	r0, #40	@ 0x28
 8001192:	f002 f933 	bl	80033fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001196:	2028      	movs	r0, #40	@ 0x28
 8001198:	f002 f94a 	bl	8003430 <HAL_NVIC_EnableIRQ>

}
 800119c:	bf00      	nop
 800119e:	3728      	adds	r7, #40	@ 0x28
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40021000 	.word	0x40021000
 80011a8:	48000800 	.word	0x48000800

080011ac <MX_TIM1_Init>:




void MX_TIM1_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b09c      	sub	sp, #112	@ 0x70
 80011b0:	af00      	add	r7, sp, #0


  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011b2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011cc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
 80011dc:	615a      	str	r2, [r3, #20]
 80011de:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011e0:	1d3b      	adds	r3, r7, #4
 80011e2:	2234      	movs	r2, #52	@ 0x34
 80011e4:	2100      	movs	r1, #0
 80011e6:	4618      	mov	r0, r3
 80011e8:	f008 fbd1 	bl	800998e <memset>

  htim1.Instance = TIM1;
 80011ec:	4b57      	ldr	r3, [pc, #348]	@ (800134c <MX_TIM1_Init+0x1a0>)
 80011ee:	4a58      	ldr	r2, [pc, #352]	@ (8001350 <MX_TIM1_Init+0x1a4>)
 80011f0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 170000-1;
 80011f2:	4b56      	ldr	r3, [pc, #344]	@ (800134c <MX_TIM1_Init+0x1a0>)
 80011f4:	4a57      	ldr	r2, [pc, #348]	@ (8001354 <MX_TIM1_Init+0x1a8>)
 80011f6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011f8:	4b54      	ldr	r3, [pc, #336]	@ (800134c <MX_TIM1_Init+0x1a0>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 80011fe:	4b53      	ldr	r3, [pc, #332]	@ (800134c <MX_TIM1_Init+0x1a0>)
 8001200:	2263      	movs	r2, #99	@ 0x63
 8001202:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001204:	4b51      	ldr	r3, [pc, #324]	@ (800134c <MX_TIM1_Init+0x1a0>)
 8001206:	2200      	movs	r2, #0
 8001208:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800120a:	4b50      	ldr	r3, [pc, #320]	@ (800134c <MX_TIM1_Init+0x1a0>)
 800120c:	2200      	movs	r2, #0
 800120e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001210:	4b4e      	ldr	r3, [pc, #312]	@ (800134c <MX_TIM1_Init+0x1a0>)
 8001212:	2200      	movs	r2, #0
 8001214:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001216:	484d      	ldr	r0, [pc, #308]	@ (800134c <MX_TIM1_Init+0x1a0>)
 8001218:	f003 fbd4 	bl	80049c4 <HAL_TIM_Base_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001222:	f001 fc35 	bl	8002a90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001226:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800122a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800122c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001230:	4619      	mov	r1, r3
 8001232:	4846      	ldr	r0, [pc, #280]	@ (800134c <MX_TIM1_Init+0x1a0>)
 8001234:	f004 f9a2 	bl	800557c <HAL_TIM_ConfigClockSource>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800123e:	f001 fc27 	bl	8002a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001242:	4842      	ldr	r0, [pc, #264]	@ (800134c <MX_TIM1_Init+0x1a0>)
 8001244:	f003 fc8e 	bl	8004b64 <HAL_TIM_PWM_Init>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800124e:	f001 fc1f 	bl	8002a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001252:	2300      	movs	r3, #0
 8001254:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001256:	2300      	movs	r3, #0
 8001258:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800125a:	2300      	movs	r3, #0
 800125c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800125e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001262:	4619      	mov	r1, r3
 8001264:	4839      	ldr	r0, [pc, #228]	@ (800134c <MX_TIM1_Init+0x1a0>)
 8001266:	f004 ff67 	bl	8006138 <HAL_TIMEx_MasterConfigSynchronization>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8001270:	f001 fc0e 	bl	8002a90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001274:	2360      	movs	r3, #96	@ 0x60
 8001276:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800127c:	2300      	movs	r3, #0
 800127e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001280:	2300      	movs	r3, #0
 8001282:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001284:	2300      	movs	r3, #0
 8001286:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001288:	2300      	movs	r3, #0
 800128a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800128c:	2300      	movs	r3, #0
 800128e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001290:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001294:	2200      	movs	r2, #0
 8001296:	4619      	mov	r1, r3
 8001298:	482c      	ldr	r0, [pc, #176]	@ (800134c <MX_TIM1_Init+0x1a0>)
 800129a:	f004 f85b 	bl	8005354 <HAL_TIM_PWM_ConfigChannel>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 80012a4:	f001 fbf4 	bl	8002a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012a8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80012ac:	2204      	movs	r2, #4
 80012ae:	4619      	mov	r1, r3
 80012b0:	4826      	ldr	r0, [pc, #152]	@ (800134c <MX_TIM1_Init+0x1a0>)
 80012b2:	f004 f84f 	bl	8005354 <HAL_TIM_PWM_ConfigChannel>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 80012bc:	f001 fbe8 	bl	8002a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80012c0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80012c4:	2208      	movs	r2, #8
 80012c6:	4619      	mov	r1, r3
 80012c8:	4820      	ldr	r0, [pc, #128]	@ (800134c <MX_TIM1_Init+0x1a0>)
 80012ca:	f004 f843 	bl	8005354 <HAL_TIM_PWM_ConfigChannel>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 80012d4:	f001 fbdc 	bl	8002a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80012d8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80012dc:	220c      	movs	r2, #12
 80012de:	4619      	mov	r1, r3
 80012e0:	481a      	ldr	r0, [pc, #104]	@ (800134c <MX_TIM1_Init+0x1a0>)
 80012e2:	f004 f837 	bl	8005354 <HAL_TIM_PWM_ConfigChannel>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 80012ec:	f001 fbd0 	bl	8002a90 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012f0:	2300      	movs	r3, #0
 80012f2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80012f4:	2300      	movs	r3, #0
 80012f6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80012fc:	2300      	movs	r3, #0
 80012fe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001300:	2300      	movs	r3, #0
 8001302:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001304:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001308:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800130a:	2300      	movs	r3, #0
 800130c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800130e:	2300      	movs	r3, #0
 8001310:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001312:	2300      	movs	r3, #0
 8001314:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001316:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800131a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800131c:	2300      	movs	r3, #0
 800131e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001320:	2300      	movs	r3, #0
 8001322:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001324:	2300      	movs	r3, #0
 8001326:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	4619      	mov	r1, r3
 800132c:	4807      	ldr	r0, [pc, #28]	@ (800134c <MX_TIM1_Init+0x1a0>)
 800132e:	f004 ff99 	bl	8006264 <HAL_TIMEx_ConfigBreakDeadTime>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_TIM1_Init+0x190>
  {
    Error_Handler();
 8001338:	f001 fbaa 	bl	8002a90 <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 800133c:	4803      	ldr	r0, [pc, #12]	@ (800134c <MX_TIM1_Init+0x1a0>)
 800133e:	f001 fda1 	bl	8002e84 <HAL_TIM_MspPostInit>

}
 8001342:	bf00      	nop
 8001344:	3770      	adds	r7, #112	@ 0x70
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	200001ec 	.word	0x200001ec
 8001350:	40012c00 	.word	0x40012c00
 8001354:	0002980f 	.word	0x0002980f

08001358 <MX_TIM3_Init>:

void MX_TIM3_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b08c      	sub	sp, #48	@ 0x30
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800135e:	f107 030c 	add.w	r3, r7, #12
 8001362:	2224      	movs	r2, #36	@ 0x24
 8001364:	2100      	movs	r1, #0
 8001366:	4618      	mov	r0, r3
 8001368:	f008 fb11 	bl	800998e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800136c:	463b      	mov	r3, r7
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001376:	4b21      	ldr	r3, [pc, #132]	@ (80013fc <MX_TIM3_Init+0xa4>)
 8001378:	4a21      	ldr	r2, [pc, #132]	@ (8001400 <MX_TIM3_Init+0xa8>)
 800137a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800137c:	4b1f      	ldr	r3, [pc, #124]	@ (80013fc <MX_TIM3_Init+0xa4>)
 800137e:	2200      	movs	r2, #0
 8001380:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001382:	4b1e      	ldr	r3, [pc, #120]	@ (80013fc <MX_TIM3_Init+0xa4>)
 8001384:	2200      	movs	r2, #0
 8001386:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001388:	4b1c      	ldr	r3, [pc, #112]	@ (80013fc <MX_TIM3_Init+0xa4>)
 800138a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800138e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001390:	4b1a      	ldr	r3, [pc, #104]	@ (80013fc <MX_TIM3_Init+0xa4>)
 8001392:	2200      	movs	r2, #0
 8001394:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001396:	4b19      	ldr	r3, [pc, #100]	@ (80013fc <MX_TIM3_Init+0xa4>)
 8001398:	2200      	movs	r2, #0
 800139a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800139c:	2303      	movs	r3, #3
 800139e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80013a0:	2300      	movs	r3, #0
 80013a2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80013a4:	2301      	movs	r3, #1
 80013a6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80013a8:	2300      	movs	r3, #0
 80013aa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80013b0:	2300      	movs	r3, #0
 80013b2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80013b4:	2301      	movs	r3, #1
 80013b6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80013b8:	2300      	movs	r3, #0
 80013ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80013c0:	f107 030c 	add.w	r3, r7, #12
 80013c4:	4619      	mov	r1, r3
 80013c6:	480d      	ldr	r0, [pc, #52]	@ (80013fc <MX_TIM3_Init+0xa4>)
 80013c8:	f003 fd40 	bl	8004e4c <HAL_TIM_Encoder_Init>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80013d2:	f001 fb5d 	bl	8002a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d6:	2300      	movs	r3, #0
 80013d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013da:	2300      	movs	r3, #0
 80013dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013de:	463b      	mov	r3, r7
 80013e0:	4619      	mov	r1, r3
 80013e2:	4806      	ldr	r0, [pc, #24]	@ (80013fc <MX_TIM3_Init+0xa4>)
 80013e4:	f004 fea8 	bl	8006138 <HAL_TIMEx_MasterConfigSynchronization>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80013ee:	f001 fb4f 	bl	8002a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80013f2:	bf00      	nop
 80013f4:	3730      	adds	r7, #48	@ 0x30
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000238 	.word	0x20000238
 8001400:	40000400 	.word	0x40000400

08001404 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM4_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b08c      	sub	sp, #48	@ 0x30
 8001408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800140a:	f107 030c 	add.w	r3, r7, #12
 800140e:	2224      	movs	r2, #36	@ 0x24
 8001410:	2100      	movs	r1, #0
 8001412:	4618      	mov	r0, r3
 8001414:	f008 fabb 	bl	800998e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001418:	463b      	mov	r3, r7
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
 800141e:	605a      	str	r2, [r3, #4]
 8001420:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001422:	4b21      	ldr	r3, [pc, #132]	@ (80014a8 <MX_TIM4_Init+0xa4>)
 8001424:	4a21      	ldr	r2, [pc, #132]	@ (80014ac <MX_TIM4_Init+0xa8>)
 8001426:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001428:	4b1f      	ldr	r3, [pc, #124]	@ (80014a8 <MX_TIM4_Init+0xa4>)
 800142a:	2200      	movs	r2, #0
 800142c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142e:	4b1e      	ldr	r3, [pc, #120]	@ (80014a8 <MX_TIM4_Init+0xa4>)
 8001430:	2200      	movs	r2, #0
 8001432:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001434:	4b1c      	ldr	r3, [pc, #112]	@ (80014a8 <MX_TIM4_Init+0xa4>)
 8001436:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800143a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800143c:	4b1a      	ldr	r3, [pc, #104]	@ (80014a8 <MX_TIM4_Init+0xa4>)
 800143e:	2200      	movs	r2, #0
 8001440:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001442:	4b19      	ldr	r3, [pc, #100]	@ (80014a8 <MX_TIM4_Init+0xa4>)
 8001444:	2280      	movs	r2, #128	@ 0x80
 8001446:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001448:	2303      	movs	r3, #3
 800144a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800144c:	2300      	movs	r3, #0
 800144e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001450:	2301      	movs	r3, #1
 8001452:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001454:	2300      	movs	r3, #0
 8001456:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001458:	230a      	movs	r3, #10
 800145a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800145c:	2300      	movs	r3, #0
 800145e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001460:	2301      	movs	r3, #1
 8001462:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001464:	2300      	movs	r3, #0
 8001466:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001468:	2300      	movs	r3, #0
 800146a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800146c:	f107 030c 	add.w	r3, r7, #12
 8001470:	4619      	mov	r1, r3
 8001472:	480d      	ldr	r0, [pc, #52]	@ (80014a8 <MX_TIM4_Init+0xa4>)
 8001474:	f003 fcea 	bl	8004e4c <HAL_TIM_Encoder_Init>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800147e:	f001 fb07 	bl	8002a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001482:	2300      	movs	r3, #0
 8001484:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001486:	2300      	movs	r3, #0
 8001488:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800148a:	463b      	mov	r3, r7
 800148c:	4619      	mov	r1, r3
 800148e:	4806      	ldr	r0, [pc, #24]	@ (80014a8 <MX_TIM4_Init+0xa4>)
 8001490:	f004 fe52 	bl	8006138 <HAL_TIMEx_MasterConfigSynchronization>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800149a:	f001 faf9 	bl	8002a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800149e:	bf00      	nop
 80014a0:	3730      	adds	r7, #48	@ 0x30
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	20000284 	.word	0x20000284
 80014ac:	40000800 	.word	0x40000800

080014b0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM5_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b08c      	sub	sp, #48	@ 0x30
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80014b6:	f107 030c 	add.w	r3, r7, #12
 80014ba:	2224      	movs	r2, #36	@ 0x24
 80014bc:	2100      	movs	r1, #0
 80014be:	4618      	mov	r0, r3
 80014c0:	f008 fa65 	bl	800998e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014c4:	463b      	mov	r3, r7
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80014ce:	4b21      	ldr	r3, [pc, #132]	@ (8001554 <MX_TIM5_Init+0xa4>)
 80014d0:	4a21      	ldr	r2, [pc, #132]	@ (8001558 <MX_TIM5_Init+0xa8>)
 80014d2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80014d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001554 <MX_TIM5_Init+0xa4>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014da:	4b1e      	ldr	r3, [pc, #120]	@ (8001554 <MX_TIM5_Init+0xa4>)
 80014dc:	2200      	movs	r2, #0
 80014de:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 80014e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001554 <MX_TIM5_Init+0xa4>)
 80014e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014e6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001554 <MX_TIM5_Init+0xa4>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ee:	4b19      	ldr	r3, [pc, #100]	@ (8001554 <MX_TIM5_Init+0xa4>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014f4:	2303      	movs	r3, #3
 80014f6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80014f8:	2300      	movs	r3, #0
 80014fa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014fc:	2301      	movs	r3, #1
 80014fe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001500:	2300      	movs	r3, #0
 8001502:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001504:	2300      	movs	r3, #0
 8001506:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001508:	2300      	movs	r3, #0
 800150a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800150c:	2301      	movs	r3, #1
 800150e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001510:	2300      	movs	r3, #0
 8001512:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001518:	f107 030c 	add.w	r3, r7, #12
 800151c:	4619      	mov	r1, r3
 800151e:	480d      	ldr	r0, [pc, #52]	@ (8001554 <MX_TIM5_Init+0xa4>)
 8001520:	f003 fc94 	bl	8004e4c <HAL_TIM_Encoder_Init>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 800152a:	f001 fab1 	bl	8002a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800152e:	2300      	movs	r3, #0
 8001530:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001532:	2300      	movs	r3, #0
 8001534:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001536:	463b      	mov	r3, r7
 8001538:	4619      	mov	r1, r3
 800153a:	4806      	ldr	r0, [pc, #24]	@ (8001554 <MX_TIM5_Init+0xa4>)
 800153c:	f004 fdfc 	bl	8006138 <HAL_TIMEx_MasterConfigSynchronization>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8001546:	f001 faa3 	bl	8002a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800154a:	bf00      	nop
 800154c:	3730      	adds	r7, #48	@ 0x30
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	200002d0 	.word	0x200002d0
 8001558:	40000c00 	.word	0x40000c00

0800155c <MX_TIM7_Init>:

void MX_TIM7_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001562:	1d3b      	adds	r3, r7, #4
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800156c:	4b14      	ldr	r3, [pc, #80]	@ (80015c0 <MX_TIM7_Init+0x64>)
 800156e:	4a15      	ldr	r2, [pc, #84]	@ (80015c4 <MX_TIM7_Init+0x68>)
 8001570:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 170-1;
 8001572:	4b13      	ldr	r3, [pc, #76]	@ (80015c0 <MX_TIM7_Init+0x64>)
 8001574:	22a9      	movs	r2, #169	@ 0xa9
 8001576:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001578:	4b11      	ldr	r3, [pc, #68]	@ (80015c0 <MX_TIM7_Init+0x64>)
 800157a:	2200      	movs	r2, #0
 800157c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50000;
 800157e:	4b10      	ldr	r3, [pc, #64]	@ (80015c0 <MX_TIM7_Init+0x64>)
 8001580:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8001584:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001586:	4b0e      	ldr	r3, [pc, #56]	@ (80015c0 <MX_TIM7_Init+0x64>)
 8001588:	2200      	movs	r2, #0
 800158a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800158c:	480c      	ldr	r0, [pc, #48]	@ (80015c0 <MX_TIM7_Init+0x64>)
 800158e:	f003 fa19 	bl	80049c4 <HAL_TIM_Base_Init>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001598:	f001 fa7a 	bl	8002a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800159c:	2300      	movs	r3, #0
 800159e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a0:	2300      	movs	r3, #0
 80015a2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80015a4:	1d3b      	adds	r3, r7, #4
 80015a6:	4619      	mov	r1, r3
 80015a8:	4805      	ldr	r0, [pc, #20]	@ (80015c0 <MX_TIM7_Init+0x64>)
 80015aa:	f004 fdc5 	bl	8006138 <HAL_TIMEx_MasterConfigSynchronization>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80015b4:	f001 fa6c 	bl	8002a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80015b8:	bf00      	nop
 80015ba:	3710      	adds	r7, #16
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	2000031c 	.word	0x2000031c
 80015c4:	40001400 	.word	0x40001400

080015c8 <MX_TIM8_Init>:

void MX_TIM8_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b08c      	sub	sp, #48	@ 0x30
 80015cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015ce:	f107 030c 	add.w	r3, r7, #12
 80015d2:	2224      	movs	r2, #36	@ 0x24
 80015d4:	2100      	movs	r1, #0
 80015d6:	4618      	mov	r0, r3
 80015d8:	f008 f9d9 	bl	800998e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015dc:	463b      	mov	r3, r7
 80015de:	2200      	movs	r2, #0
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	605a      	str	r2, [r3, #4]
 80015e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80015e6:	4b23      	ldr	r3, [pc, #140]	@ (8001674 <MX_TIM8_Init+0xac>)
 80015e8:	4a23      	ldr	r2, [pc, #140]	@ (8001678 <MX_TIM8_Init+0xb0>)
 80015ea:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80015ec:	4b21      	ldr	r3, [pc, #132]	@ (8001674 <MX_TIM8_Init+0xac>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015f2:	4b20      	ldr	r3, [pc, #128]	@ (8001674 <MX_TIM8_Init+0xac>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80015f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001674 <MX_TIM8_Init+0xac>)
 80015fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015fe:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001600:	4b1c      	ldr	r3, [pc, #112]	@ (8001674 <MX_TIM8_Init+0xac>)
 8001602:	2200      	movs	r2, #0
 8001604:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001606:	4b1b      	ldr	r3, [pc, #108]	@ (8001674 <MX_TIM8_Init+0xac>)
 8001608:	2200      	movs	r2, #0
 800160a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800160c:	4b19      	ldr	r3, [pc, #100]	@ (8001674 <MX_TIM8_Init+0xac>)
 800160e:	2200      	movs	r2, #0
 8001610:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001612:	2303      	movs	r3, #3
 8001614:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001616:	2300      	movs	r3, #0
 8001618:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800161a:	2301      	movs	r3, #1
 800161c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800161e:	2300      	movs	r3, #0
 8001620:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001622:	2300      	movs	r3, #0
 8001624:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001626:	2300      	movs	r3, #0
 8001628:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800162a:	2301      	movs	r3, #1
 800162c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800162e:	2300      	movs	r3, #0
 8001630:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001636:	f107 030c 	add.w	r3, r7, #12
 800163a:	4619      	mov	r1, r3
 800163c:	480d      	ldr	r0, [pc, #52]	@ (8001674 <MX_TIM8_Init+0xac>)
 800163e:	f003 fc05 	bl	8004e4c <HAL_TIM_Encoder_Init>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8001648:	f001 fa22 	bl	8002a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800164c:	2300      	movs	r3, #0
 800164e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001650:	2300      	movs	r3, #0
 8001652:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001654:	2300      	movs	r3, #0
 8001656:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001658:	463b      	mov	r3, r7
 800165a:	4619      	mov	r1, r3
 800165c:	4805      	ldr	r0, [pc, #20]	@ (8001674 <MX_TIM8_Init+0xac>)
 800165e:	f004 fd6b 	bl	8006138 <HAL_TIMEx_MasterConfigSynchronization>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001668:	f001 fa12 	bl	8002a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800166c:	bf00      	nop
 800166e:	3730      	adds	r7, #48	@ 0x30
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000368 	.word	0x20000368
 8001678:	40013400 	.word	0x40013400

0800167c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_LPUART1_UART_Init(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001680:	4b21      	ldr	r3, [pc, #132]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 8001682:	4a22      	ldr	r2, [pc, #136]	@ (800170c <MX_LPUART1_UART_Init+0x90>)
 8001684:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001686:	4b20      	ldr	r3, [pc, #128]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 8001688:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800168c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800168e:	4b1e      	ldr	r3, [pc, #120]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 8001690:	2200      	movs	r2, #0
 8001692:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001694:	4b1c      	ldr	r3, [pc, #112]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 8001696:	2200      	movs	r2, #0
 8001698:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800169a:	4b1b      	ldr	r3, [pc, #108]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 800169c:	2200      	movs	r2, #0
 800169e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80016a0:	4b19      	ldr	r3, [pc, #100]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016a2:	220c      	movs	r2, #12
 80016a4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016a6:	4b18      	ldr	r3, [pc, #96]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016ac:	4b16      	ldr	r3, [pc, #88]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016b2:	4b15      	ldr	r3, [pc, #84]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016b8:	4b13      	ldr	r3, [pc, #76]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80016be:	4812      	ldr	r0, [pc, #72]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016c0:	f004 feaa 	bl	8006418 <HAL_UART_Init>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80016ca:	f001 f9e1 	bl	8002a90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016ce:	2100      	movs	r1, #0
 80016d0:	480d      	ldr	r0, [pc, #52]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016d2:	f006 ff02 	bl	80084da <HAL_UARTEx_SetTxFifoThreshold>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80016dc:	f001 f9d8 	bl	8002a90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016e0:	2100      	movs	r1, #0
 80016e2:	4809      	ldr	r0, [pc, #36]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016e4:	f006 ff37 	bl	8008556 <HAL_UARTEx_SetRxFifoThreshold>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80016ee:	f001 f9cf 	bl	8002a90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80016f2:	4805      	ldr	r0, [pc, #20]	@ (8001708 <MX_LPUART1_UART_Init+0x8c>)
 80016f4:	f006 feb8 	bl	8008468 <HAL_UARTEx_DisableFifoMode>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80016fe:	f001 f9c7 	bl	8002a90 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000448 	.word	0x20000448
 800170c:	40008000 	.word	0x40008000

08001710 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001714:	4b22      	ldr	r3, [pc, #136]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 8001716:	4a23      	ldr	r2, [pc, #140]	@ (80017a4 <MX_USART1_UART_Init+0x94>)
 8001718:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800171a:	4b21      	ldr	r3, [pc, #132]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 800171c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001720:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001722:	4b1f      	ldr	r3, [pc, #124]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001728:	4b1d      	ldr	r3, [pc, #116]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 800172a:	2200      	movs	r2, #0
 800172c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800172e:	4b1c      	ldr	r3, [pc, #112]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 8001730:	2200      	movs	r2, #0
 8001732:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001734:	4b1a      	ldr	r3, [pc, #104]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 8001736:	220c      	movs	r2, #12
 8001738:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800173a:	4b19      	ldr	r3, [pc, #100]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 800173c:	2200      	movs	r2, #0
 800173e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001740:	4b17      	ldr	r3, [pc, #92]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 8001742:	2200      	movs	r2, #0
 8001744:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001746:	4b16      	ldr	r3, [pc, #88]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 8001748:	2200      	movs	r2, #0
 800174a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800174c:	4b14      	ldr	r3, [pc, #80]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 800174e:	2200      	movs	r2, #0
 8001750:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001752:	4b13      	ldr	r3, [pc, #76]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 8001754:	2200      	movs	r2, #0
 8001756:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001758:	4811      	ldr	r0, [pc, #68]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 800175a:	f004 fe5d 	bl	8006418 <HAL_UART_Init>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001764:	f001 f994 	bl	8002a90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001768:	2100      	movs	r1, #0
 800176a:	480d      	ldr	r0, [pc, #52]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 800176c:	f006 feb5 	bl	80084da <HAL_UARTEx_SetTxFifoThreshold>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001776:	f001 f98b 	bl	8002a90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800177a:	2100      	movs	r1, #0
 800177c:	4808      	ldr	r0, [pc, #32]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 800177e:	f006 feea 	bl	8008556 <HAL_UARTEx_SetRxFifoThreshold>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001788:	f001 f982 	bl	8002a90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800178c:	4804      	ldr	r0, [pc, #16]	@ (80017a0 <MX_USART1_UART_Init+0x90>)
 800178e:	f006 fe6b 	bl	8008468 <HAL_UARTEx_DisableFifoMode>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001798:	f001 f97a 	bl	8002a90 <Error_Handler>
  }

}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	200003b4 	.word	0x200003b4
 80017a4:	40013800 	.word	0x40013800

080017a8 <L298N_init>:
				TIM_HandleTypeDef* pwm_timer_,
				GPIO_TypeDef* GPIOx_1_,
				uint16_t GPIO_Pin_1_,
				GPIO_TypeDef* GPIOx_2_,
				uint16_t GPIO_Pin_2_)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b085      	sub	sp, #20
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
 80017b4:	603b      	str	r3, [r7, #0]
	L298N_driver->PWM_count = 0;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	2200      	movs	r2, #0
 80017ba:	721a      	strb	r2, [r3, #8]
	L298N_driver->pwm_timer = pwm_timer_;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	605a      	str	r2, [r3, #4]
	L298N_driver->pwm_channel=pwm_channel_;
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	68ba      	ldr	r2, [r7, #8]
 80017c6:	601a      	str	r2, [r3, #0]
	L298N_driver->GPIOx_1 =GPIOx_1_;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	683a      	ldr	r2, [r7, #0]
 80017cc:	60da      	str	r2, [r3, #12]
	L298N_driver->GPIO_Pin_1 = GPIO_Pin_1_;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	8b3a      	ldrh	r2, [r7, #24]
 80017d2:	821a      	strh	r2, [r3, #16]
	L298N_driver->GPIOx_2 = GPIOx_2_;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	69fa      	ldr	r2, [r7, #28]
 80017d8:	615a      	str	r2, [r3, #20]
	L298N_driver->GPIO_Pin_2 = GPIO_Pin_2_;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	8c3a      	ldrh	r2, [r7, #32]
 80017de:	831a      	strh	r2, [r3, #24]

}
 80017e0:	bf00      	nop
 80017e2:	3714      	adds	r7, #20
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <L298N_set_pwm_count>:

void L298N_set_pwm_count(L298N_driver* L298_driver, uint8_t new_pwm_count){
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	460b      	mov	r3, r1
 80017f6:	70fb      	strb	r3, [r7, #3]

	L298_driver->PWM_count = new_pwm_count;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	78fa      	ldrb	r2, [r7, #3]
 80017fc:	721a      	strb	r2, [r3, #8]
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <L298N_update_pwm>:

void L298N_update_pwm(L298N_driver* L298_driver)
{
 800180a:	b480      	push	{r7}
 800180c:	b083      	sub	sp, #12
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, L298_driver->PWM_count);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d106      	bne.n	8001828 <L298N_update_pwm+0x1e>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	7a1a      	ldrb	r2, [r3, #8]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	635a      	str	r2, [r3, #52]	@ 0x34

}
 8001826:	e036      	b.n	8001896 <L298N_update_pwm+0x8c>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, L298_driver->PWM_count);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2b04      	cmp	r3, #4
 800182e:	d107      	bne.n	8001840 <L298N_update_pwm+0x36>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	7a19      	ldrb	r1, [r3, #8]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	460b      	mov	r3, r1
 800183c:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800183e:	e02a      	b.n	8001896 <L298N_update_pwm+0x8c>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, L298_driver->PWM_count);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2b08      	cmp	r3, #8
 8001846:	d107      	bne.n	8001858 <L298N_update_pwm+0x4e>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	7a19      	ldrb	r1, [r3, #8]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	460b      	mov	r3, r1
 8001854:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001856:	e01e      	b.n	8001896 <L298N_update_pwm+0x8c>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, L298_driver->PWM_count);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2b0c      	cmp	r3, #12
 800185e:	d107      	bne.n	8001870 <L298N_update_pwm+0x66>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	7a19      	ldrb	r1, [r3, #8]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	460b      	mov	r3, r1
 800186c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800186e:	e012      	b.n	8001896 <L298N_update_pwm+0x8c>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, L298_driver->PWM_count);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2b10      	cmp	r3, #16
 8001876:	d107      	bne.n	8001888 <L298N_update_pwm+0x7e>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	7a19      	ldrb	r1, [r3, #8]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	460b      	mov	r3, r1
 8001884:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8001886:	e006      	b.n	8001896 <L298N_update_pwm+0x8c>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, L298_driver->PWM_count);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	7a19      	ldrb	r1, [r3, #8]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	460b      	mov	r3, r1
 8001894:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8001896:	bf00      	nop
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr

080018a2 <L298N_set_input_configuration>:


void L298N_set_input_configuration(L298N_driver* L298_driver, EL298N_MODE l298n_mode)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b082      	sub	sp, #8
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	6078      	str	r0, [r7, #4]
 80018aa:	460b      	mov	r3, r1
 80018ac:	70fb      	strb	r3, [r7, #3]

	if(l298n_mode == L298N_MODE_BACKWARD)
 80018ae:	78fb      	ldrb	r3, [r7, #3]
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d110      	bne.n	80018d6 <L298N_set_input_configuration+0x34>
	{
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_SET);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	68d8      	ldr	r0, [r3, #12]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	8a1b      	ldrh	r3, [r3, #16]
 80018bc:	2201      	movs	r2, #1
 80018be:	4619      	mov	r1, r3
 80018c0:	f002 f806 	bl	80038d0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_RESET);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6958      	ldr	r0, [r3, #20]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	8b1b      	ldrh	r3, [r3, #24]
 80018cc:	2200      	movs	r2, #0
 80018ce:	4619      	mov	r1, r3
 80018d0:	f001 fffe 	bl	80038d0 <HAL_GPIO_WritePin>
	{
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_RESET);
	}

}
 80018d4:	e026      	b.n	8001924 <L298N_set_input_configuration+0x82>
	}else if(l298n_mode == L298N_MODE_FORWARD)
 80018d6:	78fb      	ldrb	r3, [r7, #3]
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d110      	bne.n	80018fe <L298N_set_input_configuration+0x5c>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_RESET);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	68d8      	ldr	r0, [r3, #12]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	8a1b      	ldrh	r3, [r3, #16]
 80018e4:	2200      	movs	r2, #0
 80018e6:	4619      	mov	r1, r3
 80018e8:	f001 fff2 	bl	80038d0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_SET);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6958      	ldr	r0, [r3, #20]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	8b1b      	ldrh	r3, [r3, #24]
 80018f4:	2201      	movs	r2, #1
 80018f6:	4619      	mov	r1, r3
 80018f8:	f001 ffea 	bl	80038d0 <HAL_GPIO_WritePin>
}
 80018fc:	e012      	b.n	8001924 <L298N_set_input_configuration+0x82>
	else if(l298n_mode == L298N_MODE_STOP)
 80018fe:	78fb      	ldrb	r3, [r7, #3]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d10f      	bne.n	8001924 <L298N_set_input_configuration+0x82>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_RESET);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	68d8      	ldr	r0, [r3, #12]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	8a1b      	ldrh	r3, [r3, #16]
 800190c:	2200      	movs	r2, #0
 800190e:	4619      	mov	r1, r3
 8001910:	f001 ffde 	bl	80038d0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_RESET);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6958      	ldr	r0, [r3, #20]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	8b1b      	ldrh	r3, [r3, #24]
 800191c:	2200      	movs	r2, #0
 800191e:	4619      	mov	r1, r3
 8001920:	f001 ffd6 	bl	80038d0 <HAL_GPIO_WritePin>
}
 8001924:	bf00      	nop
 8001926:	3708      	adds	r7, #8
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}

0800192c <init_driving_system>:

static void add_states_payload_to_state_msg(MotorState* motor_state, uint8_t* offset, uint8_t* state_msg);


void init_driving_system(DrivingSystem* driving_system, MotorStruct* lb_motor, MotorStruct* lf_motor, MotorStruct* rb_motor, MotorStruct* rf_motor)
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
 8001938:	603b      	str	r3, [r7, #0]

	driving_system->left_motors_lst[0] = lb_motor;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	68ba      	ldr	r2, [r7, #8]
 800193e:	601a      	str	r2, [r3, #0]
	driving_system->left_motors_lst[1] = lf_motor;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	605a      	str	r2, [r3, #4]
	driving_system->right_motors_lst[0] = rb_motor;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	683a      	ldr	r2, [r7, #0]
 800194a:	609a      	str	r2, [r3, #8]
	driving_system->right_motors_lst[1] = rf_motor;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	69ba      	ldr	r2, [r7, #24]
 8001950:	60da      	str	r2, [r3, #12]
	driving_system->velo_ctrl_flag = 1;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	2201      	movs	r2, #1
 8001956:	741a      	strb	r2, [r3, #16]
}
 8001958:	bf00      	nop
 800195a:	3714      	adds	r7, #20
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <default_init_driving_system_if>:

void default_init_driving_system_if(DrivingSystemIface* drv_system_if){
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]

	drv_system_if->exe_cmd = execute_cmd;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	4a05      	ldr	r2, [pc, #20]	@ (8001984 <default_init_driving_system_if+0x20>)
 8001970:	601a      	str	r2, [r3, #0]
	drv_system_if->send_state = send_state;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4a04      	ldr	r2, [pc, #16]	@ (8001988 <default_init_driving_system_if+0x24>)
 8001976:	605a      	str	r2, [r3, #4]
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	08001a51 	.word	0x08001a51
 8001988:	08001cc1 	.word	0x08001cc1

0800198c <driving_system_drive>:

// TODO DELETE VELO
void driving_system_drive(DrivingSystem* driving_system){
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]


	// TODO change to NO_OF_SIDE_MOTORS WHEN APPEARS
//	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i){
	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i){
 8001994:	2300      	movs	r3, #0
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	e051      	b.n	8001a3e <driving_system_drive+0xb2>

    	update_motor_position(driving_system->left_motors_lst[i]->motor_state, driving_system->left_motors_lst[i]->encoder_info);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	68fa      	ldr	r2, [r7, #12]
 800199e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019a2:	6818      	ldr	r0, [r3, #0]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	68fa      	ldr	r2, [r7, #12]
 80019a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	4619      	mov	r1, r3
 80019b0:	f000 fac0 	bl	8001f34 <update_motor_position>
    	update_motor_position(driving_system->right_motors_lst[i]->motor_state, driving_system->right_motors_lst[i]->encoder_info);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	3202      	adds	r2, #2
 80019ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019be:	6818      	ldr	r0, [r3, #0]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	68fa      	ldr	r2, [r7, #12]
 80019c4:	3202      	adds	r2, #2
 80019c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	4619      	mov	r1, r3
 80019ce:	f000 fab1 	bl	8001f34 <update_motor_position>

    	update_measured_velocity(driving_system->left_motors_lst[i]);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	68fa      	ldr	r2, [r7, #12]
 80019d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019da:	4618      	mov	r0, r3
 80019dc:	f000 fb28 	bl	8002030 <update_measured_velocity>
    	update_measured_velocity(driving_system->right_motors_lst[i]);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	68fa      	ldr	r2, [r7, #12]
 80019e4:	3202      	adds	r2, #2
 80019e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f000 fb20 	bl	8002030 <update_measured_velocity>

		if(driving_system->velo_ctrl_flag){
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	7c1b      	ldrb	r3, [r3, #16]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d00e      	beq.n	8001a16 <driving_system_drive+0x8a>
			regulate_velocity(driving_system->left_motors_lst[i]);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	68fa      	ldr	r2, [r7, #12]
 80019fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f000 fa6e 	bl	8001ee2 <regulate_velocity>
			regulate_velocity(driving_system->right_motors_lst[i]);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	68fa      	ldr	r2, [r7, #12]
 8001a0a:	3202      	adds	r2, #2
 8001a0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f000 fa66 	bl	8001ee2 <regulate_velocity>
		}

		L298N_update_pwm(driving_system->left_motors_lst[i]->L298N_driver);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	68fa      	ldr	r2, [r7, #12]
 8001a1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a1e:	695b      	ldr	r3, [r3, #20]
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7ff fef2 	bl	800180a <L298N_update_pwm>
		L298N_update_pwm(driving_system->right_motors_lst[i]->L298N_driver);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	68fa      	ldr	r2, [r7, #12]
 8001a2a:	3202      	adds	r2, #2
 8001a2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a30:	695b      	ldr	r3, [r3, #20]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7ff fee9 	bl	800180a <L298N_update_pwm>
	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i){
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	ddaa      	ble.n	800199a <driving_system_drive+0xe>


	}


}
 8001a44:	bf00      	nop
 8001a46:	bf00      	nop
 8001a48:	3710      	adds	r7, #16
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
	...

08001a50 <execute_cmd>:


int execute_cmd(DrivingSystem* driving_system, uint8_t* cmd){
 8001a50:	b5b0      	push	{r4, r5, r7, lr}
 8001a52:	b092      	sub	sp, #72	@ 0x48
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	6039      	str	r1, [r7, #0]

	uint8_t cmd_id = 0x00;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint8_t cmd_code[] = {0x00};
 8001a60:	2300      	movs	r3, #0
 8001a62:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	uint8_t payload[] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8001a66:	4a43      	ldr	r2, [pc, #268]	@ (8001b74 <execute_cmd+0x124>)
 8001a68:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a6c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a70:	6018      	str	r0, [r3, #0]
 8001a72:	3304      	adds	r3, #4
 8001a74:	8019      	strh	r1, [r3, #0]

	parse_msg_cmd_id(cmd, &cmd_id);
 8001a76:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	6838      	ldr	r0, [r7, #0]
 8001a7e:	f000 fd36 	bl	80024ee <parse_msg_cmd_id>
	if(cmd_id != MSG_CMD_REQUEST){
 8001a82:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d001      	beq.n	8001a8e <execute_cmd+0x3e>
		return 1;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e06e      	b.n	8001b6c <execute_cmd+0x11c>
	}

    parse_cmd_code(cmd, cmd_code);
 8001a8e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001a92:	4619      	mov	r1, r3
 8001a94:	6838      	ldr	r0, [r7, #0]
 8001a96:	f000 fd39 	bl	800250c <parse_cmd_code>
    if (parse_payload(cmd, payload)) {
 8001a9a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	6838      	ldr	r0, [r7, #0]
 8001aa2:	f000 fd43 	bl	800252c <parse_payload>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <execute_cmd+0x60>
        return 1;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e05d      	b.n	8001b6c <execute_cmd+0x11c>
    }


	if(cmd_code[CMD_CODE_ID_POS] == CMD_ID_STATE_REQ)
 8001ab0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d103      	bne.n	8001ac0 <execute_cmd+0x70>
	{
		send_state(driving_system);
 8001ab8:	6878      	ldr	r0, [r7, #4]
 8001aba:	f000 f901 	bl	8001cc0 <send_state>
 8001abe:	e054      	b.n	8001b6a <execute_cmd+0x11a>

	}else if(cmd_code[CMD_CODE_ID_POS] == CMD_ID_CTRL_VELO_REQ)
 8001ac0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d12b      	bne.n	8001b20 <execute_cmd+0xd0>
	{
		int whole_number = payload[1];
 8001ac8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001acc:	643b      	str	r3, [r7, #64]	@ 0x40
		float fractional_part =  payload[2] /100.0;
 8001ace:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f7fe fd4e 	bl	8000574 <__aeabi_i2d>
 8001ad8:	f04f 0200 	mov.w	r2, #0
 8001adc:	4b26      	ldr	r3, [pc, #152]	@ (8001b78 <execute_cmd+0x128>)
 8001ade:	f7fe fedd 	bl	800089c <__aeabi_ddiv>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	4610      	mov	r0, r2
 8001ae8:	4619      	mov	r1, r3
 8001aea:	f7ff f8a5 	bl	8000c38 <__aeabi_d2f>
 8001aee:	4603      	mov	r3, r0
 8001af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
		float vel = fractional_part + whole_number;
 8001af2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001af4:	ee07 3a90 	vmov	s15, r3
 8001af8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001afc:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001b00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b04:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

		drive_velo_dir(driving_system, payload[PAYLOAD_DV_MODE_POS], vel);
 8001b08:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b0c:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001b10:	4619      	mov	r1, r3
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f000 fb98 	bl	8002248 <drive_velo_dir>
		driving_system->velo_ctrl_flag = 1;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	741a      	strb	r2, [r3, #16]
 8001b1e:	e024      	b.n	8001b6a <execute_cmd+0x11a>


	}else if(cmd_code[CMD_CODE_ID_POS] == CMD_ID_PWM_DRIVING_REQ){
 8001b20:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001b24:	2b03      	cmp	r3, #3
 8001b26:	d10f      	bne.n	8001b48 <execute_cmd+0xf8>

	    uint8_t pwm = payload[1];
 8001b28:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001b2c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		drive_pwm_dir(driving_system, payload[PAYLOAD_DV_MODE_POS], pwm);
 8001b30:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b34:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8001b38:	4619      	mov	r1, r3
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f000 fbc6 	bl	80022cc <drive_pwm_dir>
		driving_system->velo_ctrl_flag = 0;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	741a      	strb	r2, [r3, #16]
 8001b46:	e010      	b.n	8001b6a <execute_cmd+0x11a>
	}
	else{
		char msg[] = "Undefined First Cmd Literall";
 8001b48:	4b0c      	ldr	r3, [pc, #48]	@ (8001b7c <execute_cmd+0x12c>)
 8001b4a:	f107 040c 	add.w	r4, r7, #12
 8001b4e:	461d      	mov	r5, r3
 8001b50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b54:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001b58:	c407      	stmia	r4!, {r0, r1, r2}
 8001b5a:	7023      	strb	r3, [r4, #0]
		send_drv_err(msg);
 8001b5c:	f107 030c 	add.w	r3, r7, #12
 8001b60:	4618      	mov	r0, r3
 8001b62:	f000 f80d 	bl	8001b80 <send_drv_err>
		return 1;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e000      	b.n	8001b6c <execute_cmd+0x11c>
	}
	return 0;
 8001b6a:	2300      	movs	r3, #0

}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3748      	adds	r7, #72	@ 0x48
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bdb0      	pop	{r4, r5, r7, pc}
 8001b74:	0800d178 	.word	0x0800d178
 8001b78:	40590000 	.word	0x40590000
 8001b7c:	0800d180 	.word	0x0800d180

08001b80 <send_drv_err>:



void send_drv_err(char* msg){
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b09c      	sub	sp, #112	@ 0x70
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]

	char err_buffer[100];
	memset(err_buffer, '\0', sizeof(err_buffer));
 8001b88:	f107 030c 	add.w	r3, r7, #12
 8001b8c:	2264      	movs	r2, #100	@ 0x64
 8001b8e:	2100      	movs	r1, #0
 8001b90:	4618      	mov	r0, r3
 8001b92:	f007 fefc 	bl	800998e <memset>
	strcat(err_buffer, DRIVING_ERR);
 8001b96:	f107 030c 	add.w	r3, r7, #12
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7fe fb90 	bl	80002c0 <strlen>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	f107 030c 	add.w	r3, r7, #12
 8001ba8:	4413      	add	r3, r2
 8001baa:	4917      	ldr	r1, [pc, #92]	@ (8001c08 <send_drv_err+0x88>)
 8001bac:	461a      	mov	r2, r3
 8001bae:	460b      	mov	r3, r1
 8001bb0:	cb03      	ldmia	r3!, {r0, r1}
 8001bb2:	6010      	str	r0, [r2, #0]
 8001bb4:	6051      	str	r1, [r2, #4]
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	7213      	strb	r3, [r2, #8]
	strcat(err_buffer, msg);
 8001bba:	f107 030c 	add.w	r3, r7, #12
 8001bbe:	6879      	ldr	r1, [r7, #4]
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f007 feec 	bl	800999e <strcat>
	strcat(err_buffer, "\n\r");
 8001bc6:	f107 030c 	add.w	r3, r7, #12
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7fe fb78 	bl	80002c0 <strlen>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	f107 030c 	add.w	r3, r7, #12
 8001bd8:	4413      	add	r3, r2
 8001bda:	4a0c      	ldr	r2, [pc, #48]	@ (8001c0c <send_drv_err+0x8c>)
 8001bdc:	8811      	ldrh	r1, [r2, #0]
 8001bde:	7892      	ldrb	r2, [r2, #2]
 8001be0:	8019      	strh	r1, [r3, #0]
 8001be2:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&hlpuart1,(uint8_t*) err_buffer, strlen(err_buffer), STATE_SENDING_TIMEOUT);
 8001be4:	f107 030c 	add.w	r3, r7, #12
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7fe fb69 	bl	80002c0 <strlen>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	b29a      	uxth	r2, r3
 8001bf2:	f107 010c 	add.w	r1, r7, #12
 8001bf6:	230a      	movs	r3, #10
 8001bf8:	4805      	ldr	r0, [pc, #20]	@ (8001c10 <send_drv_err+0x90>)
 8001bfa:	f004 fc5d 	bl	80064b8 <HAL_UART_Transmit>

}
 8001bfe:	bf00      	nop
 8001c00:	3770      	adds	r7, #112	@ 0x70
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	0800d1a0 	.word	0x0800d1a0
 8001c0c:	0800d1ac 	.word	0x0800d1ac
 8001c10:	20000448 	.word	0x20000448

08001c14 <add_states_payload_to_state_msg>:


static void add_states_payload_to_state_msg(MotorState* motor_state, uint8_t* offset, uint8_t* state_msg){
 8001c14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c18:	b089      	sub	sp, #36	@ 0x24
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	60f8      	str	r0, [r7, #12]
 8001c1e:	60b9      	str	r1, [r7, #8]
 8001c20:	607a      	str	r2, [r7, #4]
 8001c22:	466b      	mov	r3, sp
 8001c24:	461e      	mov	r6, r3

	uint8_t payload_length = 6;
 8001c26:	2306      	movs	r3, #6
 8001c28:	76fb      	strb	r3, [r7, #27]
	uint8_t state_payload[payload_length];
 8001c2a:	7ef9      	ldrb	r1, [r7, #27]
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	3b01      	subs	r3, #1
 8001c30:	617b      	str	r3, [r7, #20]
 8001c32:	b2cb      	uxtb	r3, r1
 8001c34:	2200      	movs	r2, #0
 8001c36:	4698      	mov	r8, r3
 8001c38:	4691      	mov	r9, r2
 8001c3a:	f04f 0200 	mov.w	r2, #0
 8001c3e:	f04f 0300 	mov.w	r3, #0
 8001c42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c4e:	b2cb      	uxtb	r3, r1
 8001c50:	2200      	movs	r2, #0
 8001c52:	461c      	mov	r4, r3
 8001c54:	4615      	mov	r5, r2
 8001c56:	f04f 0200 	mov.w	r2, #0
 8001c5a:	f04f 0300 	mov.w	r3, #0
 8001c5e:	00eb      	lsls	r3, r5, #3
 8001c60:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c64:	00e2      	lsls	r2, r4, #3
 8001c66:	460b      	mov	r3, r1
 8001c68:	3307      	adds	r3, #7
 8001c6a:	08db      	lsrs	r3, r3, #3
 8001c6c:	00db      	lsls	r3, r3, #3
 8001c6e:	ebad 0d03 	sub.w	sp, sp, r3
 8001c72:	466b      	mov	r3, sp
 8001c74:	3300      	adds	r3, #0
 8001c76:	613b      	str	r3, [r7, #16]
	bytes_motor_state(motor_state, state_payload);
 8001c78:	6939      	ldr	r1, [r7, #16]
 8001c7a:	68f8      	ldr	r0, [r7, #12]
 8001c7c:	f000 f8dc 	bl	8001e38 <bytes_motor_state>

	for (int i = 0; i < payload_length; i++){
 8001c80:	2300      	movs	r3, #0
 8001c82:	61fb      	str	r3, [r7, #28]
 8001c84:	e012      	b.n	8001cac <add_states_payload_to_state_msg+0x98>
		state_msg[*offset] = state_payload[i];
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	4413      	add	r3, r2
 8001c90:	6939      	ldr	r1, [r7, #16]
 8001c92:	69fa      	ldr	r2, [r7, #28]
 8001c94:	440a      	add	r2, r1
 8001c96:	7812      	ldrb	r2, [r2, #0]
 8001c98:	701a      	strb	r2, [r3, #0]
		*offset += 1;
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	b2da      	uxtb	r2, r3
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < payload_length; i++){
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	61fb      	str	r3, [r7, #28]
 8001cac:	7efb      	ldrb	r3, [r7, #27]
 8001cae:	69fa      	ldr	r2, [r7, #28]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	dbe8      	blt.n	8001c86 <add_states_payload_to_state_msg+0x72>
 8001cb4:	46b5      	mov	sp, r6
	}

}
 8001cb6:	bf00      	nop
 8001cb8:	3724      	adds	r7, #36	@ 0x24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001cc0 <send_state>:


}


void send_state(DrivingSystem* driving_system){
 8001cc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001cc4:	b088      	sub	sp, #32
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	6078      	str	r0, [r7, #4]
 8001cca:	466b      	mov	r3, sp
 8001ccc:	469a      	mov	sl, r3

	uint8_t state_msg_length = 26;
 8001cce:	231a      	movs	r3, #26
 8001cd0:	76fb      	strb	r3, [r7, #27]
	uint8_t state_msg[state_msg_length];
 8001cd2:	7efe      	ldrb	r6, [r7, #27]
 8001cd4:	4633      	mov	r3, r6
 8001cd6:	3b01      	subs	r3, #1
 8001cd8:	617b      	str	r3, [r7, #20]
 8001cda:	b2f3      	uxtb	r3, r6
 8001cdc:	2200      	movs	r2, #0
 8001cde:	4698      	mov	r8, r3
 8001ce0:	4691      	mov	r9, r2
 8001ce2:	f04f 0200 	mov.w	r2, #0
 8001ce6:	f04f 0300 	mov.w	r3, #0
 8001cea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001cee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001cf2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001cf6:	b2f3      	uxtb	r3, r6
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	461c      	mov	r4, r3
 8001cfc:	4615      	mov	r5, r2
 8001cfe:	f04f 0200 	mov.w	r2, #0
 8001d02:	f04f 0300 	mov.w	r3, #0
 8001d06:	00eb      	lsls	r3, r5, #3
 8001d08:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d0c:	00e2      	lsls	r2, r4, #3
 8001d0e:	4633      	mov	r3, r6
 8001d10:	3307      	adds	r3, #7
 8001d12:	08db      	lsrs	r3, r3, #3
 8001d14:	00db      	lsls	r3, r3, #3
 8001d16:	ebad 0d03 	sub.w	sp, sp, r3
 8001d1a:	466b      	mov	r3, sp
 8001d1c:	3300      	adds	r3, #0
 8001d1e:	613b      	str	r3, [r7, #16]
	state_msg[0] = MSG_STATE;
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	2203      	movs	r2, #3
 8001d24:	701a      	strb	r2, [r3, #0]
	uint8_t offset = 1;
 8001d26:	2301      	movs	r3, #1
 8001d28:	73fb      	strb	r3, [r7, #15]


	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i){
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	61fb      	str	r3, [r7, #28]
 8001d2e:	e019      	b.n	8001d64 <send_state+0xa4>

		add_states_payload_to_state_msg(driving_system->left_motors_lst[i]->motor_state, &offset, state_msg);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	69fa      	ldr	r2, [r7, #28]
 8001d34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f107 010f 	add.w	r1, r7, #15
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff ff67 	bl	8001c14 <add_states_payload_to_state_msg>
		add_states_payload_to_state_msg(driving_system->right_motors_lst[i]->motor_state, &offset, state_msg);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	69fa      	ldr	r2, [r7, #28]
 8001d4a:	3202      	adds	r2, #2
 8001d4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f107 010f 	add.w	r1, r7, #15
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff ff5b 	bl	8001c14 <add_states_payload_to_state_msg>
	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i){
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	3301      	adds	r3, #1
 8001d62:	61fb      	str	r3, [r7, #28]
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	dde2      	ble.n	8001d30 <send_state+0x70>
	}
	state_msg[state_msg_length-1] = MSG_END_CHAR;
 8001d6a:	7efb      	ldrb	r3, [r7, #27]
 8001d6c:	3b01      	subs	r3, #1
 8001d6e:	693a      	ldr	r2, [r7, #16]
 8001d70:	21fe      	movs	r1, #254	@ 0xfe
 8001d72:	54d1      	strb	r1, [r2, r3]
	HAL_UART_Transmit(&hlpuart1,(uint8_t*) state_msg, sizeof(state_msg)/sizeof(state_msg[0]),STATE_SENDING_TIMEOUT);
 8001d74:	4632      	mov	r2, r6
 8001d76:	230a      	movs	r3, #10
 8001d78:	6939      	ldr	r1, [r7, #16]
 8001d7a:	4804      	ldr	r0, [pc, #16]	@ (8001d8c <send_state+0xcc>)
 8001d7c:	f004 fb9c 	bl	80064b8 <HAL_UART_Transmit>
 8001d80:	46d5      	mov	sp, sl

}
 8001d82:	bf00      	nop
 8001d84:	3720      	adds	r7, #32
 8001d86:	46bd      	mov	sp, r7
 8001d88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d8c:	20000448 	.word	0x20000448

08001d90 <init_encoder_info>:
 */

#include "encoder_driver.h"

void init_encoder_info(EncoderInfo* encoder_info, TIM_HandleTypeDef* encoder_timer_)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
	encoder_info->encoder_timer=encoder_timer_;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	683a      	ldr	r2, [r7, #0]
 8001d9e:	601a      	str	r2, [r3, #0]

}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <update_encoder_info>:

void update_encoder_info(EncoderInfo* encoder_info)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]

	encoder_info->last_counter_value = encoder_info->counter_value;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	889a      	ldrh	r2, [r3, #4]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	80da      	strh	r2, [r3, #6]
	encoder_info->counter_value = __HAL_TIM_GET_COUNTER(encoder_info->encoder_timer);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc4:	b29a      	uxth	r2, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	809a      	strh	r2, [r3, #4]

}
 8001dca:	bf00      	nop
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <init_motor_state>:
#include "timers_configuration.h"



void init_motor_state(MotorState *motor_state_, EMotorId motor_id)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	b083      	sub	sp, #12
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	6078      	str	r0, [r7, #4]
 8001dde:	460b      	mov	r3, r1
 8001de0:	70fb      	strb	r3, [r7, #3]
	motor_state_->motor_id = motor_id;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	78fa      	ldrb	r2, [r7, #3]
 8001de6:	741a      	strb	r2, [r3, #16]
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <init_motor>:
		MotorState *motor_state_,
		TIM_HandleTypeDef *updater_tim_,
		EncoderInfo *enc_inf_param_,
		PIDController *pid_controller_,
		L298N_driver *L298N_)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
 8001e00:	603b      	str	r3, [r7, #0]
	motor_struct->motor_state = motor_state_;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	68ba      	ldr	r2, [r7, #8]
 8001e06:	601a      	str	r2, [r3, #0]
	motor_struct->motor_updater_tim = updater_tim_;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	60da      	str	r2, [r3, #12]
	motor_struct->updater_timer_periods = CountPeriodS(updater_tim_);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 fc08 	bl	8002624 <CountPeriodS>
 8001e14:	eef0 7a40 	vmov.f32	s15, s0
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	edc3 7a04 	vstr	s15, [r3, #16]
	motor_struct->encoder_info = enc_inf_param_;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	609a      	str	r2, [r3, #8]
	motor_struct->L298N_driver = L298N_;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	69fa      	ldr	r2, [r7, #28]
 8001e28:	615a      	str	r2, [r3, #20]
	motor_struct->pid_controller = pid_controller_;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	69ba      	ldr	r2, [r7, #24]
 8001e2e:	605a      	str	r2, [r3, #4]

}
 8001e30:	bf00      	nop
 8001e32:	3710      	adds	r7, #16
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <bytes_motor_state>:
void str_motor_state(MotorState* motor_state, char* state_buffer){

	sprintf(state_buffer, "%d,%.2f,%.2f\n\r", motor_state->motor_id, motor_state->set_velocity, motor_state->measured_velocity);
}

void bytes_motor_state(MotorState* motor_state, uint8_t* state_payload){
 8001e38:	b480      	push	{r7}
 8001e3a:	b087      	sub	sp, #28
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]

	state_payload[0] = motor_state->motor_id;
 8001e42:	68f9      	ldr	r1, [r7, #12]
 8001e44:	7c08      	ldrb	r0, [r1, #16]
 8001e46:	68b9      	ldr	r1, [r7, #8]
 8001e48:	7008      	strb	r0, [r1, #0]
	state_payload[1]=  (uint8_t)motor_state->measured_velocity;
 8001e4a:	68f9      	ldr	r1, [r7, #12]
 8001e4c:	edd1 7a00 	vldr	s15, [r1]
 8001e50:	68b9      	ldr	r1, [r7, #8]
 8001e52:	3101      	adds	r1, #1
 8001e54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e58:	edc7 7a01 	vstr	s15, [r7, #4]
 8001e5c:	7938      	ldrb	r0, [r7, #4]
 8001e5e:	b2c0      	uxtb	r0, r0
 8001e60:	7008      	strb	r0, [r1, #0]
	uint64_t position_uint = (int32_t)motor_state->position;
 8001e62:	68f9      	ldr	r1, [r7, #12]
 8001e64:	edd1 7a02 	vldr	s15, [r1, #8]
 8001e68:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e6c:	ee17 0a90 	vmov	r0, s15
 8001e70:	17c1      	asrs	r1, r0, #31
 8001e72:	4602      	mov	r2, r0
 8001e74:	460b      	mov	r3, r1
 8001e76:	e9c7 2304 	strd	r2, r3, [r7, #16]

	state_payload[2] = (position_uint >> 24) & (0xFF);
 8001e7a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e7e:	f04f 0200 	mov.w	r2, #0
 8001e82:	f04f 0300 	mov.w	r3, #0
 8001e86:	0e02      	lsrs	r2, r0, #24
 8001e88:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001e8c:	0e0b      	lsrs	r3, r1, #24
 8001e8e:	68b9      	ldr	r1, [r7, #8]
 8001e90:	3102      	adds	r1, #2
 8001e92:	b2d3      	uxtb	r3, r2
 8001e94:	700b      	strb	r3, [r1, #0]
	state_payload[3] = (position_uint >> 16) & (0xFF);
 8001e96:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e9a:	f04f 0200 	mov.w	r2, #0
 8001e9e:	f04f 0300 	mov.w	r3, #0
 8001ea2:	0c02      	lsrs	r2, r0, #16
 8001ea4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001ea8:	0c0b      	lsrs	r3, r1, #16
 8001eaa:	68b9      	ldr	r1, [r7, #8]
 8001eac:	3103      	adds	r1, #3
 8001eae:	b2d3      	uxtb	r3, r2
 8001eb0:	700b      	strb	r3, [r1, #0]
	state_payload[4] = (position_uint >> 8) & (0xFF);
 8001eb2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001eb6:	f04f 0200 	mov.w	r2, #0
 8001eba:	f04f 0300 	mov.w	r3, #0
 8001ebe:	0a02      	lsrs	r2, r0, #8
 8001ec0:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001ec4:	0a0b      	lsrs	r3, r1, #8
 8001ec6:	68b9      	ldr	r1, [r7, #8]
 8001ec8:	3104      	adds	r1, #4
 8001eca:	b2d3      	uxtb	r3, r2
 8001ecc:	700b      	strb	r3, [r1, #0]
	state_payload[5] = (position_uint >> 0) & (0xFF);
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	3305      	adds	r3, #5
 8001ed2:	7c3a      	ldrb	r2, [r7, #16]
 8001ed4:	701a      	strb	r2, [r3, #0]



}
 8001ed6:	bf00      	nop
 8001ed8:	371c      	adds	r7, #28
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr

08001ee2 <regulate_velocity>:


void regulate_velocity(MotorStruct *motor_struct)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b084      	sub	sp, #16
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]

	MotorState* current_motor_state = motor_struct->motor_state;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	60fb      	str	r3, [r7, #12]
	uint16_t pwm_value = pid_calculate(	motor_struct->pid_controller,
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685a      	ldr	r2, [r3, #4]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	edd3 7a01 	vldr	s15, [r3, #4]
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	ed93 7a00 	vldr	s14, [r3]
 8001f00:	eef0 0a47 	vmov.f32	s1, s14
 8001f04:	eeb0 0a67 	vmov.f32	s0, s15
 8001f08:	4610      	mov	r0, r2
 8001f0a:	f000 f8e5 	bl	80020d8 <pid_calculate>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	817b      	strh	r3, [r7, #10]
										current_motor_state->set_velocity,
										current_motor_state->measured_velocity);
	uint8_t saturated_pwm_value = saturate_pwm(pwm_value);
 8001f12:	897b      	ldrh	r3, [r7, #10]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f000 fad3 	bl	80024c0 <saturate_pwm>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	727b      	strb	r3, [r7, #9]
	L298N_set_pwm_count(motor_struct->L298N_driver, saturated_pwm_value);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	695b      	ldr	r3, [r3, #20]
 8001f22:	7a7a      	ldrb	r2, [r7, #9]
 8001f24:	4611      	mov	r1, r2
 8001f26:	4618      	mov	r0, r3
 8001f28:	f7ff fc60 	bl	80017ec <L298N_set_pwm_count>

}
 8001f2c:	bf00      	nop
 8001f2e:	3710      	adds	r7, #16
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <update_motor_position>:



void update_motor_position(MotorState* motor_state, EncoderInfo* encoder_info)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b086      	sub	sp, #24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]

	motor_state->last_position = motor_state->position;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	689a      	ldr	r2, [r3, #8]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	60da      	str	r2, [r3, #12]
	update_encoder_info(encoder_info);
 8001f46:	6838      	ldr	r0, [r7, #0]
 8001f48:	f7ff ff30 	bl	8001dac <update_encoder_info>
	int16_t encoder_diff = encoder_info->counter_value - encoder_info->last_counter_value;
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	889a      	ldrh	r2, [r3, #4]
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	88db      	ldrh	r3, [r3, #6]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	82bb      	strh	r3, [r7, #20]
	int16_t position_change = 0;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	82fb      	strh	r3, [r7, #22]
	//encoder increase
	if (encoder_diff > 0){
 8001f5e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	dd1f      	ble.n	8001fa6 <update_motor_position+0x72>

		if (__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder_info->encoder_timer)){
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 0310 	and.w	r3, r3, #16
 8001f72:	2b10      	cmp	r3, #16
 8001f74:	d114      	bne.n	8001fa0 <update_motor_position+0x6c>

			uint16_t postreload_count = abs(encoder_info->counter_value - __HAL_TIM_GET_AUTORELOAD(encoder_info->encoder_timer));
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	889b      	ldrh	r3, [r3, #4]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	bfb8      	it	lt
 8001f8a:	425b      	neglt	r3, r3
 8001f8c:	81fb      	strh	r3, [r7, #14]
			position_change = -(encoder_info->last_counter_value + postreload_count); //- because its decreasing
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	88da      	ldrh	r2, [r3, #6]
 8001f92:	89fb      	ldrh	r3, [r7, #14]
 8001f94:	4413      	add	r3, r2
 8001f96:	b29b      	uxth	r3, r3
 8001f98:	425b      	negs	r3, r3
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	82fb      	strh	r3, [r7, #22]
 8001f9e:	e023      	b.n	8001fe8 <update_motor_position+0xb4>

		}else{
			position_change = encoder_diff;
 8001fa0:	8abb      	ldrh	r3, [r7, #20]
 8001fa2:	82fb      	strh	r3, [r7, #22]
 8001fa4:	e020      	b.n	8001fe8 <update_motor_position+0xb4>
		}
	}else if(encoder_diff < 0) //encoder decrease
 8001fa6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	da1c      	bge.n	8001fe8 <update_motor_position+0xb4>
	{
		if (!__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder_info->encoder_timer)){
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0310 	and.w	r3, r3, #16
 8001fba:	2b10      	cmp	r3, #16
 8001fbc:	d012      	beq.n	8001fe4 <update_motor_position+0xb0>

			int16_t postreload_count = encoder_info->counter_value;
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	889b      	ldrh	r3, [r3, #4]
 8001fc2:	827b      	strh	r3, [r7, #18]
			int16_t prereload_count = __HAL_TIM_GET_AUTORELOAD(encoder_info->encoder_timer) - encoder_info->last_counter_value;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	88db      	ldrh	r3, [r3, #6]
 8001fd2:	1ad3      	subs	r3, r2, r3
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	823b      	strh	r3, [r7, #16]
			position_change = postreload_count + prereload_count;
 8001fd8:	8a7a      	ldrh	r2, [r7, #18]
 8001fda:	8a3b      	ldrh	r3, [r7, #16]
 8001fdc:	4413      	add	r3, r2
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	82fb      	strh	r3, [r7, #22]
 8001fe2:	e001      	b.n	8001fe8 <update_motor_position+0xb4>

		}else{
			position_change = encoder_diff;
 8001fe4:	8abb      	ldrh	r3, [r7, #20]
 8001fe6:	82fb      	strh	r3, [r7, #22]
		}
	}

	float position_change_rad = convert_to_radians(position_change);
 8001fe8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001fec:	4618      	mov	r0, r3
 8001fee:	f000 fa33 	bl	8002458 <convert_to_radians>
 8001ff2:	ed87 0a02 	vstr	s0, [r7, #8]
	motor_state->position = motor_state->last_position - position_change_rad;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	ed93 7a03 	vldr	s14, [r3, #12]
 8001ffc:	edd7 7a02 	vldr	s15, [r7, #8]
 8002000:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	edc3 7a02 	vstr	s15, [r3, #8]

}
 800200a:	bf00      	nop
 800200c:	3718      	adds	r7, #24
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <motor_state_set_velocity>:

void motor_state_set_velocity(MotorState *motor_state, float velocity)
{
 8002012:	b480      	push	{r7}
 8002014:	b083      	sub	sp, #12
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
 800201a:	ed87 0a00 	vstr	s0, [r7]
	motor_state->set_velocity = velocity;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	605a      	str	r2, [r3, #4]
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <update_measured_velocity>:

void update_measured_velocity(MotorStruct* motor_struct)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
	MotorState *curr_motor_state = motor_struct->motor_state;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	60fb      	str	r3, [r7, #12]
	float rotary_displacement_ = rotary_displacement(curr_motor_state);
 800203e:	68f8      	ldr	r0, [r7, #12]
 8002040:	f000 f810 	bl	8002064 <rotary_displacement>
 8002044:	ed87 0a02 	vstr	s0, [r7, #8]
	curr_motor_state->measured_velocity = (float)rotary_displacement_ / motor_struct->updater_timer_periods;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	ed93 7a04 	vldr	s14, [r3, #16]
 800204e:	edd7 6a02 	vldr	s13, [r7, #8]
 8002052:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	edc3 7a00 	vstr	s15, [r3]

}
 800205c:	bf00      	nop
 800205e:	3710      	adds	r7, #16
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}

08002064 <rotary_displacement>:

float rotary_displacement(MotorState *motor_state){
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]

	// physically displacement shouldn't be negative value, but this mean it has different direction
	// which will be pointed by position value
	return fabs(motor_state->position - motor_state->last_position);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	ed93 7a02 	vldr	s14, [r3, #8]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	edd3 7a03 	vldr	s15, [r3, #12]
 8002078:	ee77 7a67 	vsub.f32	s15, s14, s15
 800207c:	eef0 7ae7 	vabs.f32	s15, s15
}
 8002080:	eeb0 0a67 	vmov.f32	s0, s15
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <pid_init>:
#include "pid_controller.h"
#include "motor_features.h"

void pid_init(PIDController *pid_data, float kp_init, float ki_init, float kd_init, int anti_windup_limit_init)
{
 800208e:	b480      	push	{r7}
 8002090:	b087      	sub	sp, #28
 8002092:	af00      	add	r7, sp, #0
 8002094:	6178      	str	r0, [r7, #20]
 8002096:	ed87 0a04 	vstr	s0, [r7, #16]
 800209a:	edc7 0a03 	vstr	s1, [r7, #12]
 800209e:	ed87 1a02 	vstr	s2, [r7, #8]
 80020a2:	6079      	str	r1, [r7, #4]
	pid_data->previous_error = 0;
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	f04f 0200 	mov.w	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
	pid_data->total_error = 0;
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	f04f 0200 	mov.w	r2, #0
 80020b2:	605a      	str	r2, [r3, #4]

	pid_data->Kp = kp_init;
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	609a      	str	r2, [r3, #8]
	pid_data->Ki = ki_init;
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	68fa      	ldr	r2, [r7, #12]
 80020be:	60da      	str	r2, [r3, #12]
	pid_data->Kd = kd_init;
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	68ba      	ldr	r2, [r7, #8]
 80020c4:	611a      	str	r2, [r3, #16]

	pid_data->anti_windup_limit = anti_windup_limit_init;
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	615a      	str	r2, [r3, #20]
}
 80020cc:	bf00      	nop
 80020ce:	371c      	adds	r7, #28
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <pid_calculate>:
float d_term;
float pid_output;


uint8_t pid_calculate(PIDController *pid_data, float setpoint, float process_variable)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	ed87 0a02 	vstr	s0, [r7, #8]
 80020e4:	edc7 0a01 	vstr	s1, [r7, #4]

	error = setpoint - process_variable;
 80020e8:	ed97 7a02 	vldr	s14, [r7, #8]
 80020ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80020f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020f4:	4b4f      	ldr	r3, [pc, #316]	@ (8002234 <pid_calculate+0x15c>)
 80020f6:	edc3 7a00 	vstr	s15, [r3]
	pid_data->total_error += error;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	ed93 7a01 	vldr	s14, [r3, #4]
 8002100:	4b4c      	ldr	r3, [pc, #304]	@ (8002234 <pid_calculate+0x15c>)
 8002102:	edd3 7a00 	vldr	s15, [r3]
 8002106:	ee77 7a27 	vadd.f32	s15, s14, s15
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	edc3 7a01 	vstr	s15, [r3, #4]

	p_term = (float)(pid_data->Kp * error);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	ed93 7a02 	vldr	s14, [r3, #8]
 8002116:	4b47      	ldr	r3, [pc, #284]	@ (8002234 <pid_calculate+0x15c>)
 8002118:	edd3 7a00 	vldr	s15, [r3]
 800211c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002120:	4b45      	ldr	r3, [pc, #276]	@ (8002238 <pid_calculate+0x160>)
 8002122:	edc3 7a00 	vstr	s15, [r3]
	i_term = (float)(pid_data->Ki * pid_data->total_error);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	ed93 7a03 	vldr	s14, [r3, #12]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002132:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002136:	4b41      	ldr	r3, [pc, #260]	@ (800223c <pid_calculate+0x164>)
 8002138:	edc3 7a00 	vstr	s15, [r3]
	d_term = (float)(pid_data->Kd * (error - pid_data->previous_error));
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	ed93 7a04 	vldr	s14, [r3, #16]
 8002142:	4b3c      	ldr	r3, [pc, #240]	@ (8002234 <pid_calculate+0x15c>)
 8002144:	edd3 6a00 	vldr	s13, [r3]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	edd3 7a00 	vldr	s15, [r3]
 800214e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002156:	4b3a      	ldr	r3, [pc, #232]	@ (8002240 <pid_calculate+0x168>)
 8002158:	edc3 7a00 	vstr	s15, [r3]

	pid_output = p_term + i_term + d_term;
 800215c:	4b36      	ldr	r3, [pc, #216]	@ (8002238 <pid_calculate+0x160>)
 800215e:	ed93 7a00 	vldr	s14, [r3]
 8002162:	4b36      	ldr	r3, [pc, #216]	@ (800223c <pid_calculate+0x164>)
 8002164:	edd3 7a00 	vldr	s15, [r3]
 8002168:	ee37 7a27 	vadd.f32	s14, s14, s15
 800216c:	4b34      	ldr	r3, [pc, #208]	@ (8002240 <pid_calculate+0x168>)
 800216e:	edd3 7a00 	vldr	s15, [r3]
 8002172:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002176:	4b33      	ldr	r3, [pc, #204]	@ (8002244 <pid_calculate+0x16c>)
 8002178:	edc3 7a00 	vstr	s15, [r3]

    // Anti-windup
    if (pid_output < -pid_data->anti_windup_limit)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	695b      	ldr	r3, [r3, #20]
 8002180:	425b      	negs	r3, r3
 8002182:	ee07 3a90 	vmov	s15, r3
 8002186:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800218a:	4b2e      	ldr	r3, [pc, #184]	@ (8002244 <pid_calculate+0x16c>)
 800218c:	edd3 7a00 	vldr	s15, [r3]
 8002190:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002198:	dd15      	ble.n	80021c6 <pid_calculate+0xee>
    {
        pid_output = -pid_data->anti_windup_limit;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	695b      	ldr	r3, [r3, #20]
 800219e:	425b      	negs	r3, r3
 80021a0:	ee07 3a90 	vmov	s15, r3
 80021a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021a8:	4b26      	ldr	r3, [pc, #152]	@ (8002244 <pid_calculate+0x16c>)
 80021aa:	edc3 7a00 	vstr	s15, [r3]
        pid_data->total_error = pid_data->total_error - error;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	ed93 7a01 	vldr	s14, [r3, #4]
 80021b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002234 <pid_calculate+0x15c>)
 80021b6:	edd3 7a00 	vldr	s15, [r3]
 80021ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	edc3 7a01 	vstr	s15, [r3, #4]
 80021c4:	e021      	b.n	800220a <pid_calculate+0x132>

    } else if (pid_output > pid_data->anti_windup_limit)
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	695b      	ldr	r3, [r3, #20]
 80021ca:	ee07 3a90 	vmov	s15, r3
 80021ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021d2:	4b1c      	ldr	r3, [pc, #112]	@ (8002244 <pid_calculate+0x16c>)
 80021d4:	edd3 7a00 	vldr	s15, [r3]
 80021d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021e0:	d513      	bpl.n	800220a <pid_calculate+0x132>
    {
        pid_output = pid_data->anti_windup_limit;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	695b      	ldr	r3, [r3, #20]
 80021e6:	ee07 3a90 	vmov	s15, r3
 80021ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021ee:	4b15      	ldr	r3, [pc, #84]	@ (8002244 <pid_calculate+0x16c>)
 80021f0:	edc3 7a00 	vstr	s15, [r3]
        pid_data->total_error = pid_data->total_error - error;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	ed93 7a01 	vldr	s14, [r3, #4]
 80021fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002234 <pid_calculate+0x15c>)
 80021fc:	edd3 7a00 	vldr	s15, [r3]
 8002200:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	edc3 7a01 	vstr	s15, [r3, #4]
    }


	pid_data->previous_error = error;
 800220a:	4b0a      	ldr	r3, [pc, #40]	@ (8002234 <pid_calculate+0x15c>)
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	601a      	str	r2, [r3, #0]
	uint8_t saturated_pwm_value = saturate_pwm(pid_output);
 8002212:	4b0c      	ldr	r3, [pc, #48]	@ (8002244 <pid_calculate+0x16c>)
 8002214:	edd3 7a00 	vldr	s15, [r3]
 8002218:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800221c:	ee17 0a90 	vmov	r0, s15
 8002220:	f000 f94e 	bl	80024c0 <saturate_pwm>
 8002224:	4603      	mov	r3, r0
 8002226:	75fb      	strb	r3, [r7, #23]
	return saturated_pwm_value;
 8002228:	7dfb      	ldrb	r3, [r7, #23]
}
 800222a:	4618      	mov	r0, r3
 800222c:	3718      	adds	r7, #24
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	200004dc 	.word	0x200004dc
 8002238:	200004e0 	.word	0x200004e0
 800223c:	200004e4 	.word	0x200004e4
 8002240:	200004e8 	.word	0x200004e8
 8002244:	200004ec 	.word	0x200004ec

08002248 <drive_velo_dir>:

#include "driving_modes.h"



void drive_velo_dir(DrivingSystem* driving_system, EDvDir dv_dir, float velocity){
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	460b      	mov	r3, r1
 8002252:	ed87 0a01 	vstr	s0, [r7, #4]
 8002256:	72fb      	strb	r3, [r7, #11]

	if(dv_dir == DV_DIR_STOP){
 8002258:	7afb      	ldrb	r3, [r7, #11]
 800225a:	2b01      	cmp	r3, #1
 800225c:	d107      	bne.n	800226e <drive_velo_dir+0x26>
		drive_velo(driving_system, velocity, L298N_MODE_STOP, L298N_MODE_STOP);
 800225e:	2200      	movs	r2, #0
 8002260:	2100      	movs	r1, #0
 8002262:	ed97 0a01 	vldr	s0, [r7, #4]
 8002266:	68f8      	ldr	r0, [r7, #12]
 8002268:	f000 f86d 	bl	8002346 <drive_velo>
	}else if(dv_dir == DV_DIR_LEFT){
		drive_velo(driving_system, velocity, L298N_MODE_FORWARD, L298N_MODE_BACKWARD);
	}else if(dv_dir == DV_DIR_RIGHT){
		drive_velo(driving_system, velocity, L298N_MODE_BACKWARD, L298N_MODE_FORWARD);
	}
}
 800226c:	e02a      	b.n	80022c4 <drive_velo_dir+0x7c>
	}else if(dv_dir == DV_DIR_FORWARD){
 800226e:	7afb      	ldrb	r3, [r7, #11]
 8002270:	2b02      	cmp	r3, #2
 8002272:	d107      	bne.n	8002284 <drive_velo_dir+0x3c>
		drive_velo(driving_system, velocity, L298N_MODE_FORWARD, L298N_MODE_FORWARD);
 8002274:	2201      	movs	r2, #1
 8002276:	2101      	movs	r1, #1
 8002278:	ed97 0a01 	vldr	s0, [r7, #4]
 800227c:	68f8      	ldr	r0, [r7, #12]
 800227e:	f000 f862 	bl	8002346 <drive_velo>
}
 8002282:	e01f      	b.n	80022c4 <drive_velo_dir+0x7c>
	}else if(dv_dir == DV_DIR_BACKWARD){
 8002284:	7afb      	ldrb	r3, [r7, #11]
 8002286:	2b03      	cmp	r3, #3
 8002288:	d107      	bne.n	800229a <drive_velo_dir+0x52>
		drive_velo(driving_system, velocity, L298N_MODE_BACKWARD, L298N_MODE_BACKWARD);
 800228a:	2202      	movs	r2, #2
 800228c:	2102      	movs	r1, #2
 800228e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002292:	68f8      	ldr	r0, [r7, #12]
 8002294:	f000 f857 	bl	8002346 <drive_velo>
}
 8002298:	e014      	b.n	80022c4 <drive_velo_dir+0x7c>
	}else if(dv_dir == DV_DIR_LEFT){
 800229a:	7afb      	ldrb	r3, [r7, #11]
 800229c:	2b04      	cmp	r3, #4
 800229e:	d107      	bne.n	80022b0 <drive_velo_dir+0x68>
		drive_velo(driving_system, velocity, L298N_MODE_FORWARD, L298N_MODE_BACKWARD);
 80022a0:	2202      	movs	r2, #2
 80022a2:	2101      	movs	r1, #1
 80022a4:	ed97 0a01 	vldr	s0, [r7, #4]
 80022a8:	68f8      	ldr	r0, [r7, #12]
 80022aa:	f000 f84c 	bl	8002346 <drive_velo>
}
 80022ae:	e009      	b.n	80022c4 <drive_velo_dir+0x7c>
	}else if(dv_dir == DV_DIR_RIGHT){
 80022b0:	7afb      	ldrb	r3, [r7, #11]
 80022b2:	2b05      	cmp	r3, #5
 80022b4:	d106      	bne.n	80022c4 <drive_velo_dir+0x7c>
		drive_velo(driving_system, velocity, L298N_MODE_BACKWARD, L298N_MODE_FORWARD);
 80022b6:	2201      	movs	r2, #1
 80022b8:	2102      	movs	r1, #2
 80022ba:	ed97 0a01 	vldr	s0, [r7, #4]
 80022be:	68f8      	ldr	r0, [r7, #12]
 80022c0:	f000 f841 	bl	8002346 <drive_velo>
}
 80022c4:	bf00      	nop
 80022c6:	3710      	adds	r7, #16
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <drive_pwm_dir>:

void drive_pwm_dir(DrivingSystem* driving_system, EDvDir dv_dir, uint8_t pwm){
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	460b      	mov	r3, r1
 80022d6:	70fb      	strb	r3, [r7, #3]
 80022d8:	4613      	mov	r3, r2
 80022da:	70bb      	strb	r3, [r7, #2]

	if(dv_dir == DV_DIR_STOP){
 80022dc:	78fb      	ldrb	r3, [r7, #3]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d106      	bne.n	80022f0 <drive_pwm_dir+0x24>
		drive_pwm(driving_system, pwm, L298N_MODE_STOP, L298N_MODE_STOP);
 80022e2:	78b9      	ldrb	r1, [r7, #2]
 80022e4:	2300      	movs	r3, #0
 80022e6:	2200      	movs	r2, #0
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	f000 f86e 	bl	80023ca <drive_pwm>
	}else if(dv_dir == DV_DIR_LEFT){
		drive_pwm(driving_system, pwm, L298N_MODE_FORWARD, L298N_MODE_BACKWARD);
	}else if(dv_dir == DV_DIR_RIGHT){
		drive_pwm(driving_system, pwm, L298N_MODE_BACKWARD, L298N_MODE_FORWARD);
	}
}
 80022ee:	e026      	b.n	800233e <drive_pwm_dir+0x72>
	}else if(dv_dir == DV_DIR_FORWARD){
 80022f0:	78fb      	ldrb	r3, [r7, #3]
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d106      	bne.n	8002304 <drive_pwm_dir+0x38>
		drive_pwm(driving_system, pwm, L298N_MODE_FORWARD, L298N_MODE_FORWARD);
 80022f6:	78b9      	ldrb	r1, [r7, #2]
 80022f8:	2301      	movs	r3, #1
 80022fa:	2201      	movs	r2, #1
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f000 f864 	bl	80023ca <drive_pwm>
}
 8002302:	e01c      	b.n	800233e <drive_pwm_dir+0x72>
	}else if(dv_dir == DV_DIR_BACKWARD){
 8002304:	78fb      	ldrb	r3, [r7, #3]
 8002306:	2b03      	cmp	r3, #3
 8002308:	d106      	bne.n	8002318 <drive_pwm_dir+0x4c>
		drive_pwm(driving_system, pwm, L298N_MODE_BACKWARD, L298N_MODE_BACKWARD);
 800230a:	78b9      	ldrb	r1, [r7, #2]
 800230c:	2302      	movs	r3, #2
 800230e:	2202      	movs	r2, #2
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f000 f85a 	bl	80023ca <drive_pwm>
}
 8002316:	e012      	b.n	800233e <drive_pwm_dir+0x72>
	}else if(dv_dir == DV_DIR_LEFT){
 8002318:	78fb      	ldrb	r3, [r7, #3]
 800231a:	2b04      	cmp	r3, #4
 800231c:	d106      	bne.n	800232c <drive_pwm_dir+0x60>
		drive_pwm(driving_system, pwm, L298N_MODE_FORWARD, L298N_MODE_BACKWARD);
 800231e:	78b9      	ldrb	r1, [r7, #2]
 8002320:	2302      	movs	r3, #2
 8002322:	2201      	movs	r2, #1
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	f000 f850 	bl	80023ca <drive_pwm>
}
 800232a:	e008      	b.n	800233e <drive_pwm_dir+0x72>
	}else if(dv_dir == DV_DIR_RIGHT){
 800232c:	78fb      	ldrb	r3, [r7, #3]
 800232e:	2b05      	cmp	r3, #5
 8002330:	d105      	bne.n	800233e <drive_pwm_dir+0x72>
		drive_pwm(driving_system, pwm, L298N_MODE_BACKWARD, L298N_MODE_FORWARD);
 8002332:	78b9      	ldrb	r1, [r7, #2]
 8002334:	2301      	movs	r3, #1
 8002336:	2202      	movs	r2, #2
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f000 f846 	bl	80023ca <drive_pwm>
}
 800233e:	bf00      	nop
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <drive_velo>:



void drive_velo(DrivingSystem* driving_system, float velocity, EL298N_MODE left_dir, EL298N_MODE right_dir)
{
 8002346:	b580      	push	{r7, lr}
 8002348:	b086      	sub	sp, #24
 800234a:	af00      	add	r7, sp, #0
 800234c:	60f8      	str	r0, [r7, #12]
 800234e:	ed87 0a02 	vstr	s0, [r7, #8]
 8002352:	460b      	mov	r3, r1
 8002354:	71fb      	strb	r3, [r7, #7]
 8002356:	4613      	mov	r3, r2
 8002358:	71bb      	strb	r3, [r7, #6]

	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i)
 800235a:	2300      	movs	r3, #0
 800235c:	617b      	str	r3, [r7, #20]
 800235e:	e02c      	b.n	80023ba <drive_velo+0x74>
	{
		L298N_set_input_configuration(driving_system->left_motors_lst[i]->L298N_driver, left_dir);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	697a      	ldr	r2, [r7, #20]
 8002364:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002368:	695b      	ldr	r3, [r3, #20]
 800236a:	79fa      	ldrb	r2, [r7, #7]
 800236c:	4611      	mov	r1, r2
 800236e:	4618      	mov	r0, r3
 8002370:	f7ff fa97 	bl	80018a2 <L298N_set_input_configuration>
		L298N_set_input_configuration(driving_system->right_motors_lst[i]->L298N_driver, right_dir);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	697a      	ldr	r2, [r7, #20]
 8002378:	3202      	adds	r2, #2
 800237a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800237e:	695b      	ldr	r3, [r3, #20]
 8002380:	79ba      	ldrb	r2, [r7, #6]
 8002382:	4611      	mov	r1, r2
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff fa8c 	bl	80018a2 <L298N_set_input_configuration>
		motor_state_set_velocity(driving_system->left_motors_lst[i]->motor_state, velocity);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	697a      	ldr	r2, [r7, #20]
 800238e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	ed97 0a02 	vldr	s0, [r7, #8]
 8002398:	4618      	mov	r0, r3
 800239a:	f7ff fe3a 	bl	8002012 <motor_state_set_velocity>
		motor_state_set_velocity(driving_system->right_motors_lst[i]->motor_state, velocity);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	697a      	ldr	r2, [r7, #20]
 80023a2:	3202      	adds	r2, #2
 80023a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	ed97 0a02 	vldr	s0, [r7, #8]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7ff fe2f 	bl	8002012 <motor_state_set_velocity>
	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i)
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	3301      	adds	r3, #1
 80023b8:	617b      	str	r3, [r7, #20]
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	2b01      	cmp	r3, #1
 80023be:	ddcf      	ble.n	8002360 <drive_velo+0x1a>

	}
}
 80023c0:	bf00      	nop
 80023c2:	bf00      	nop
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <drive_pwm>:


void drive_pwm(DrivingSystem* driving_system, uint8_t pwm, EL298N_MODE left_dir, EL298N_MODE right_dir){
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b084      	sub	sp, #16
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
 80023d2:	4608      	mov	r0, r1
 80023d4:	4611      	mov	r1, r2
 80023d6:	461a      	mov	r2, r3
 80023d8:	4603      	mov	r3, r0
 80023da:	70fb      	strb	r3, [r7, #3]
 80023dc:	460b      	mov	r3, r1
 80023de:	70bb      	strb	r3, [r7, #2]
 80023e0:	4613      	mov	r3, r2
 80023e2:	707b      	strb	r3, [r7, #1]
	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i)
 80023e4:	2300      	movs	r3, #0
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	e02c      	b.n	8002444 <drive_pwm+0x7a>
	{
		L298N_set_input_configuration(driving_system->left_motors_lst[i]->L298N_driver, left_dir);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	68fa      	ldr	r2, [r7, #12]
 80023ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023f2:	695b      	ldr	r3, [r3, #20]
 80023f4:	78ba      	ldrb	r2, [r7, #2]
 80023f6:	4611      	mov	r1, r2
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7ff fa52 	bl	80018a2 <L298N_set_input_configuration>
		L298N_set_input_configuration(driving_system->right_motors_lst[i]->L298N_driver, right_dir);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	68fa      	ldr	r2, [r7, #12]
 8002402:	3202      	adds	r2, #2
 8002404:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002408:	695b      	ldr	r3, [r3, #20]
 800240a:	787a      	ldrb	r2, [r7, #1]
 800240c:	4611      	mov	r1, r2
 800240e:	4618      	mov	r0, r3
 8002410:	f7ff fa47 	bl	80018a2 <L298N_set_input_configuration>
		L298N_set_pwm_count(driving_system->left_motors_lst[i]->L298N_driver, pwm);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	68fa      	ldr	r2, [r7, #12]
 8002418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800241c:	695b      	ldr	r3, [r3, #20]
 800241e:	78fa      	ldrb	r2, [r7, #3]
 8002420:	4611      	mov	r1, r2
 8002422:	4618      	mov	r0, r3
 8002424:	f7ff f9e2 	bl	80017ec <L298N_set_pwm_count>
		L298N_set_pwm_count(driving_system->right_motors_lst[i]->L298N_driver, pwm);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	68fa      	ldr	r2, [r7, #12]
 800242c:	3202      	adds	r2, #2
 800242e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002432:	695b      	ldr	r3, [r3, #20]
 8002434:	78fa      	ldrb	r2, [r7, #3]
 8002436:	4611      	mov	r1, r2
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff f9d7 	bl	80017ec <L298N_set_pwm_count>
	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	3301      	adds	r3, #1
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2b01      	cmp	r3, #1
 8002448:	ddcf      	ble.n	80023ea <drive_pwm+0x20>
	}

}
 800244a:	bf00      	nop
 800244c:	bf00      	nop
 800244e:	3710      	adds	r7, #16
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	0000      	movs	r0, r0
	...

08002458 <convert_to_radians>:

#include "motor_features.h"



float convert_to_radians(int32_t enc_position){
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]

	return 2* M_PI * (float)enc_position / (float) ONE_ROTATION_TICKS;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	ee07 3a90 	vmov	s15, r3
 8002466:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800246a:	ee17 0a90 	vmov	r0, s15
 800246e:	f7fe f893 	bl	8000598 <__aeabi_f2d>
 8002472:	a30f      	add	r3, pc, #60	@ (adr r3, 80024b0 <convert_to_radians+0x58>)
 8002474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002478:	f7fe f8e6 	bl	8000648 <__aeabi_dmul>
 800247c:	4602      	mov	r2, r0
 800247e:	460b      	mov	r3, r1
 8002480:	4610      	mov	r0, r2
 8002482:	4619      	mov	r1, r3
 8002484:	a30c      	add	r3, pc, #48	@ (adr r3, 80024b8 <convert_to_radians+0x60>)
 8002486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800248a:	f7fe fa07 	bl	800089c <__aeabi_ddiv>
 800248e:	4602      	mov	r2, r0
 8002490:	460b      	mov	r3, r1
 8002492:	4610      	mov	r0, r2
 8002494:	4619      	mov	r1, r3
 8002496:	f7fe fbcf 	bl	8000c38 <__aeabi_d2f>
 800249a:	4603      	mov	r3, r0
 800249c:	ee07 3a90 	vmov	s15, r3

}
 80024a0:	eeb0 0a67 	vmov.f32	s0, s15
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	f3af 8000 	nop.w
 80024b0:	54442d18 	.word	0x54442d18
 80024b4:	401921fb 	.word	0x401921fb
 80024b8:	00000000 	.word	0x00000000
 80024bc:	40ae6400 	.word	0x40ae6400

080024c0 <saturate_pwm>:


uint8_t saturate_pwm(int pwm_value){
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]


	if (pwm_value < PWM_MIN_VALUE){
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	da02      	bge.n	80024d4 <saturate_pwm+0x14>
		pwm_value = (uint8_t)PWM_MIN_VALUE;
 80024ce:	2300      	movs	r3, #0
 80024d0:	607b      	str	r3, [r7, #4]
 80024d2:	e004      	b.n	80024de <saturate_pwm+0x1e>
	}else if(pwm_value > PWM_MAX_VALUE){
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2b62      	cmp	r3, #98	@ 0x62
 80024d8:	dd01      	ble.n	80024de <saturate_pwm+0x1e>
		pwm_value = (uint8_t)PWM_MAX_VALUE;
 80024da:	2362      	movs	r3, #98	@ 0x62
 80024dc:	607b      	str	r3, [r7, #4]
	}
	return (uint8_t)pwm_value;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	b2db      	uxtb	r3, r3

}
 80024e2:	4618      	mov	r0, r3
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr

080024ee <parse_msg_cmd_id>:
#ifndef SRC_FEATURES_PARSER_FEATURES_C_
#define SRC_FEATURES_PARSER_FEATURES_C_

#include "parser_features.h"

void parse_msg_cmd_id(uint8_t* cmd, uint8_t* msg_cmd_id){
 80024ee:	b480      	push	{r7}
 80024f0:	b083      	sub	sp, #12
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
 80024f6:	6039      	str	r1, [r7, #0]

	*msg_cmd_id = cmd[0];
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	781a      	ldrb	r2, [r3, #0]
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	701a      	strb	r2, [r3, #0]

}
 8002500:	bf00      	nop
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <parse_cmd_code>:

void parse_cmd_code(uint8_t* cmd, uint8_t* cmd_code){
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	6039      	str	r1, [r7, #0]
//		send_parsing_err("cmd[1] wrong format");
//		return 1;
//	}
//	return 0;

	cmd_code[0] = cmd[1];
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	785a      	ldrb	r2, [r3, #1]
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	701a      	strb	r2, [r3, #0]
}
 800251e:	bf00      	nop
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr
	...

0800252c <parse_payload>:

int parse_payload(uint8_t* cmd, uint8_t* payload) {
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	6039      	str	r1, [r7, #0]

    uint8_t cmd_index = MSG_CMD_PAYLOAD_BEGIN;
 8002536:	2302      	movs	r3, #2
 8002538:	73fb      	strb	r3, [r7, #15]
    while (cmd[cmd_index] != MSG_END_CHAR) {
 800253a:	e013      	b.n	8002564 <parse_payload+0x38>

    	if((cmd_index-MSG_CMD_PAYLOAD_BEGIN) == MSG_PAYLOAD_LENGTH-1){
 800253c:	7bfb      	ldrb	r3, [r7, #15]
 800253e:	2b07      	cmp	r3, #7
 8002540:	d104      	bne.n	800254c <parse_payload+0x20>
    		send_parsing_err("cmd end char not received");
 8002542:	4811      	ldr	r0, [pc, #68]	@ (8002588 <parse_payload+0x5c>)
 8002544:	f000 f822 	bl	800258c <send_parsing_err>
    		return 1;
 8002548:	2301      	movs	r3, #1
 800254a:	e018      	b.n	800257e <parse_payload+0x52>
    	}
        payload[cmd_index-MSG_CMD_PAYLOAD_BEGIN] = cmd[cmd_index];
 800254c:	7bfb      	ldrb	r3, [r7, #15]
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	441a      	add	r2, r3
 8002552:	7bfb      	ldrb	r3, [r7, #15]
 8002554:	3b02      	subs	r3, #2
 8002556:	6839      	ldr	r1, [r7, #0]
 8002558:	440b      	add	r3, r1
 800255a:	7812      	ldrb	r2, [r2, #0]
 800255c:	701a      	strb	r2, [r3, #0]
        cmd_index++;
 800255e:	7bfb      	ldrb	r3, [r7, #15]
 8002560:	3301      	adds	r3, #1
 8002562:	73fb      	strb	r3, [r7, #15]
    while (cmd[cmd_index] != MSG_END_CHAR) {
 8002564:	7bfb      	ldrb	r3, [r7, #15]
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	4413      	add	r3, r2
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	2bfe      	cmp	r3, #254	@ 0xfe
 800256e:	d1e5      	bne.n	800253c <parse_payload+0x10>
    }

    payload[cmd_index-MSG_CMD_PAYLOAD_BEGIN] = '\0';
 8002570:	7bfb      	ldrb	r3, [r7, #15]
 8002572:	3b02      	subs	r3, #2
 8002574:	683a      	ldr	r2, [r7, #0]
 8002576:	4413      	add	r3, r2
 8002578:	2200      	movs	r2, #0
 800257a:	701a      	strb	r2, [r3, #0]
    return 0;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	0800d1b8 	.word	0x0800d1b8

0800258c <send_parsing_err>:

void send_parsing_err(char* msg){
 800258c:	b580      	push	{r7, lr}
 800258e:	b09c      	sub	sp, #112	@ 0x70
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]

	char err_buffer[100];
	memset(err_buffer, '\0', sizeof(err_buffer));
 8002594:	f107 030c 	add.w	r3, r7, #12
 8002598:	2264      	movs	r2, #100	@ 0x64
 800259a:	2100      	movs	r1, #0
 800259c:	4618      	mov	r0, r3
 800259e:	f007 f9f6 	bl	800998e <memset>
	strcat(err_buffer, PARSING_ERR);
 80025a2:	f107 030c 	add.w	r3, r7, #12
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7fd fe8a 	bl	80002c0 <strlen>
 80025ac:	4603      	mov	r3, r0
 80025ae:	461a      	mov	r2, r3
 80025b0:	f107 030c 	add.w	r3, r7, #12
 80025b4:	4413      	add	r3, r2
 80025b6:	4918      	ldr	r1, [pc, #96]	@ (8002618 <send_parsing_err+0x8c>)
 80025b8:	461a      	mov	r2, r3
 80025ba:	460b      	mov	r3, r1
 80025bc:	cb03      	ldmia	r3!, {r0, r1}
 80025be:	6010      	str	r0, [r2, #0]
 80025c0:	6051      	str	r1, [r2, #4]
 80025c2:	8819      	ldrh	r1, [r3, #0]
 80025c4:	789b      	ldrb	r3, [r3, #2]
 80025c6:	8111      	strh	r1, [r2, #8]
 80025c8:	7293      	strb	r3, [r2, #10]
	strcat(err_buffer, msg);
 80025ca:	f107 030c 	add.w	r3, r7, #12
 80025ce:	6879      	ldr	r1, [r7, #4]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f007 f9e4 	bl	800999e <strcat>
	strcat(err_buffer, "\n\r");
 80025d6:	f107 030c 	add.w	r3, r7, #12
 80025da:	4618      	mov	r0, r3
 80025dc:	f7fd fe70 	bl	80002c0 <strlen>
 80025e0:	4603      	mov	r3, r0
 80025e2:	461a      	mov	r2, r3
 80025e4:	f107 030c 	add.w	r3, r7, #12
 80025e8:	4413      	add	r3, r2
 80025ea:	4a0c      	ldr	r2, [pc, #48]	@ (800261c <send_parsing_err+0x90>)
 80025ec:	8811      	ldrh	r1, [r2, #0]
 80025ee:	7892      	ldrb	r2, [r2, #2]
 80025f0:	8019      	strh	r1, [r3, #0]
 80025f2:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&hlpuart1,(uint8_t*) err_buffer, strlen(err_buffer), PARSING_ERROR_TIMEOUT);
 80025f4:	f107 030c 	add.w	r3, r7, #12
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7fd fe61 	bl	80002c0 <strlen>
 80025fe:	4603      	mov	r3, r0
 8002600:	b29a      	uxth	r2, r3
 8002602:	f107 010c 	add.w	r1, r7, #12
 8002606:	230a      	movs	r3, #10
 8002608:	4805      	ldr	r0, [pc, #20]	@ (8002620 <send_parsing_err+0x94>)
 800260a:	f003 ff55 	bl	80064b8 <HAL_UART_Transmit>

}
 800260e:	bf00      	nop
 8002610:	3770      	adds	r7, #112	@ 0x70
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	0800d1d4 	.word	0x0800d1d4
 800261c:	0800d1e0 	.word	0x0800d1e0
 8002620:	20000448 	.word	0x20000448

08002624 <CountPeriodS>:
 */

#include "timers_feature.h"

// Funkcja obliczajca okres w sekundach
float CountPeriodS(TIM_HandleTypeDef *htim) {
 8002624:	b580      	push	{r7, lr}
 8002626:	b086      	sub	sp, #24
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
    uint32_t prescaler = htim->Init.Prescaler;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	617b      	str	r3, [r7, #20]
    uint32_t period = htim->Init.Period;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	613b      	str	r3, [r7, #16]
    uint32_t clock_freq = HAL_RCC_GetHCLKFreq();
 8002638:	f001 fec6 	bl	80043c8 <HAL_RCC_GetHCLKFreq>
 800263c:	60f8      	str	r0, [r7, #12]

    float period_seconds = (float)(prescaler * period) / (float)clock_freq;
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	fb02 f303 	mul.w	r3, r2, r3
 8002646:	ee07 3a90 	vmov	s15, r3
 800264a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	ee07 3a90 	vmov	s15, r3
 8002654:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002658:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800265c:	edc7 7a02 	vstr	s15, [r7, #8]

    return period_seconds;
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	ee07 3a90 	vmov	s15, r3
}
 8002666:	eeb0 0a67 	vmov.f32	s0, s15
 800266a:	3718      	adds	r7, #24
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <prepare_for_motor_ini_lb>:
uint64_t tick;
void generate_stair_signal_pwm(void);
void generate_random_signal_velo(void);


void prepare_for_motor_ini_lb(){
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af04      	add	r7, sp, #16

	init_motor_state(&lb_motor_state, LB);
 8002676:	2101      	movs	r1, #1
 8002678:	481a      	ldr	r0, [pc, #104]	@ (80026e4 <prepare_for_motor_ini_lb+0x74>)
 800267a:	f7ff fbac 	bl	8001dd6 <init_motor_state>
	init_encoder_info(&lb_encoder_info, &htim4);
 800267e:	491a      	ldr	r1, [pc, #104]	@ (80026e8 <prepare_for_motor_ini_lb+0x78>)
 8002680:	481a      	ldr	r0, [pc, #104]	@ (80026ec <prepare_for_motor_ini_lb+0x7c>)
 8002682:	f7ff fb85 	bl	8001d90 <init_encoder_info>
	L298N_init(&lb_L298N, TIM_CHANNEL_1, &htim1, GPIOA, GPIO_PIN_0, GPIOA, GPIO_PIN_1);
 8002686:	2302      	movs	r3, #2
 8002688:	9302      	str	r3, [sp, #8]
 800268a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800268e:	9301      	str	r3, [sp, #4]
 8002690:	2301      	movs	r3, #1
 8002692:	9300      	str	r3, [sp, #0]
 8002694:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002698:	4a15      	ldr	r2, [pc, #84]	@ (80026f0 <prepare_for_motor_ini_lb+0x80>)
 800269a:	2100      	movs	r1, #0
 800269c:	4815      	ldr	r0, [pc, #84]	@ (80026f4 <prepare_for_motor_ini_lb+0x84>)
 800269e:	f7ff f883 	bl	80017a8 <L298N_init>
	pid_init(&lb_pid_controller, MOTOR_Kp , MOTOR_Ki, MOTOR_Kd, MOTOR_ANTI_WINDUP);
 80026a2:	215f      	movs	r1, #95	@ 0x5f
 80026a4:	ed9f 1a14 	vldr	s2, [pc, #80]	@ 80026f8 <prepare_for_motor_ini_lb+0x88>
 80026a8:	eddf 0a14 	vldr	s1, [pc, #80]	@ 80026fc <prepare_for_motor_ini_lb+0x8c>
 80026ac:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 8002700 <prepare_for_motor_ini_lb+0x90>
 80026b0:	4814      	ldr	r0, [pc, #80]	@ (8002704 <prepare_for_motor_ini_lb+0x94>)
 80026b2:	f7ff fcec 	bl	800208e <pid_init>
	init_motor(&lb_motor, &lb_motor_state, &htim7, &lb_encoder_info, &lb_pid_controller, &lb_L298N);
 80026b6:	4b0f      	ldr	r3, [pc, #60]	@ (80026f4 <prepare_for_motor_ini_lb+0x84>)
 80026b8:	9301      	str	r3, [sp, #4]
 80026ba:	4b12      	ldr	r3, [pc, #72]	@ (8002704 <prepare_for_motor_ini_lb+0x94>)
 80026bc:	9300      	str	r3, [sp, #0]
 80026be:	4b0b      	ldr	r3, [pc, #44]	@ (80026ec <prepare_for_motor_ini_lb+0x7c>)
 80026c0:	4a11      	ldr	r2, [pc, #68]	@ (8002708 <prepare_for_motor_ini_lb+0x98>)
 80026c2:	4908      	ldr	r1, [pc, #32]	@ (80026e4 <prepare_for_motor_ini_lb+0x74>)
 80026c4:	4811      	ldr	r0, [pc, #68]	@ (800270c <prepare_for_motor_ini_lb+0x9c>)
 80026c6:	f7ff fb95 	bl	8001df4 <init_motor>

	updater_timer_periods = CountPeriodS(lb_motor.motor_updater_tim);
 80026ca:	4b10      	ldr	r3, [pc, #64]	@ (800270c <prepare_for_motor_ini_lb+0x9c>)
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7ff ffa8 	bl	8002624 <CountPeriodS>
 80026d4:	eef0 7a40 	vmov.f32	s15, s0
 80026d8:	4b0d      	ldr	r3, [pc, #52]	@ (8002710 <prepare_for_motor_ini_lb+0xa0>)
 80026da:	edc3 7a00 	vstr	s15, [r3]
}
 80026de:	bf00      	nop
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	20000544 	.word	0x20000544
 80026e8:	20000284 	.word	0x20000284
 80026ec:	20000508 	.word	0x20000508
 80026f0:	200001ec 	.word	0x200001ec
 80026f4:	20000528 	.word	0x20000528
 80026f8:	00000000 	.word	0x00000000
 80026fc:	3e4ccccd 	.word	0x3e4ccccd
 8002700:	3c23d70a 	.word	0x3c23d70a
 8002704:	200004f0 	.word	0x200004f0
 8002708:	2000031c 	.word	0x2000031c
 800270c:	20000510 	.word	0x20000510
 8002710:	200006ac 	.word	0x200006ac

08002714 <prepare_for_motor_ini_lf>:

void prepare_for_motor_ini_lf(){
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af04      	add	r7, sp, #16

	init_motor_state(&lf_motor_state, LF);
 800271a:	2102      	movs	r1, #2
 800271c:	481a      	ldr	r0, [pc, #104]	@ (8002788 <prepare_for_motor_ini_lf+0x74>)
 800271e:	f7ff fb5a 	bl	8001dd6 <init_motor_state>
	init_encoder_info(&lf_encoder_info, &htim5);
 8002722:	491a      	ldr	r1, [pc, #104]	@ (800278c <prepare_for_motor_ini_lf+0x78>)
 8002724:	481a      	ldr	r0, [pc, #104]	@ (8002790 <prepare_for_motor_ini_lf+0x7c>)
 8002726:	f7ff fb33 	bl	8001d90 <init_encoder_info>
	L298N_init(&lf_L298N, TIM_CHANNEL_2, &htim1, GPIOA, GPIO_PIN_0, GPIOA, GPIO_PIN_1);
 800272a:	2302      	movs	r3, #2
 800272c:	9302      	str	r3, [sp, #8]
 800272e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002732:	9301      	str	r3, [sp, #4]
 8002734:	2301      	movs	r3, #1
 8002736:	9300      	str	r3, [sp, #0]
 8002738:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800273c:	4a15      	ldr	r2, [pc, #84]	@ (8002794 <prepare_for_motor_ini_lf+0x80>)
 800273e:	2104      	movs	r1, #4
 8002740:	4815      	ldr	r0, [pc, #84]	@ (8002798 <prepare_for_motor_ini_lf+0x84>)
 8002742:	f7ff f831 	bl	80017a8 <L298N_init>
	pid_init(&lf_pid_controller, MOTOR_Kp , MOTOR_Ki, MOTOR_Kd, MOTOR_ANTI_WINDUP);
 8002746:	215f      	movs	r1, #95	@ 0x5f
 8002748:	ed9f 1a14 	vldr	s2, [pc, #80]	@ 800279c <prepare_for_motor_ini_lf+0x88>
 800274c:	eddf 0a14 	vldr	s1, [pc, #80]	@ 80027a0 <prepare_for_motor_ini_lf+0x8c>
 8002750:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 80027a4 <prepare_for_motor_ini_lf+0x90>
 8002754:	4814      	ldr	r0, [pc, #80]	@ (80027a8 <prepare_for_motor_ini_lf+0x94>)
 8002756:	f7ff fc9a 	bl	800208e <pid_init>
	init_motor(&lf_motor, &lf_motor_state, &htim7, &lf_encoder_info, &lf_pid_controller, &lf_L298N);
 800275a:	4b0f      	ldr	r3, [pc, #60]	@ (8002798 <prepare_for_motor_ini_lf+0x84>)
 800275c:	9301      	str	r3, [sp, #4]
 800275e:	4b12      	ldr	r3, [pc, #72]	@ (80027a8 <prepare_for_motor_ini_lf+0x94>)
 8002760:	9300      	str	r3, [sp, #0]
 8002762:	4b0b      	ldr	r3, [pc, #44]	@ (8002790 <prepare_for_motor_ini_lf+0x7c>)
 8002764:	4a11      	ldr	r2, [pc, #68]	@ (80027ac <prepare_for_motor_ini_lf+0x98>)
 8002766:	4908      	ldr	r1, [pc, #32]	@ (8002788 <prepare_for_motor_ini_lf+0x74>)
 8002768:	4811      	ldr	r0, [pc, #68]	@ (80027b0 <prepare_for_motor_ini_lf+0x9c>)
 800276a:	f7ff fb43 	bl	8001df4 <init_motor>

	updater_timer_periods = CountPeriodS(lf_motor.motor_updater_tim);
 800276e:	4b10      	ldr	r3, [pc, #64]	@ (80027b0 <prepare_for_motor_ini_lf+0x9c>)
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	4618      	mov	r0, r3
 8002774:	f7ff ff56 	bl	8002624 <CountPeriodS>
 8002778:	eef0 7a40 	vmov.f32	s15, s0
 800277c:	4b0d      	ldr	r3, [pc, #52]	@ (80027b4 <prepare_for_motor_ini_lf+0xa0>)
 800277e:	edc3 7a00 	vstr	s15, [r3]
}
 8002782:	bf00      	nop
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	200005ac 	.word	0x200005ac
 800278c:	200002d0 	.word	0x200002d0
 8002790:	20000570 	.word	0x20000570
 8002794:	200001ec 	.word	0x200001ec
 8002798:	20000590 	.word	0x20000590
 800279c:	00000000 	.word	0x00000000
 80027a0:	3e4ccccd 	.word	0x3e4ccccd
 80027a4:	3c23d70a 	.word	0x3c23d70a
 80027a8:	20000558 	.word	0x20000558
 80027ac:	2000031c 	.word	0x2000031c
 80027b0:	20000578 	.word	0x20000578
 80027b4:	200006ac 	.word	0x200006ac

080027b8 <prepare_for_motor_ini_rb>:

void prepare_for_motor_ini_rb(){
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af04      	add	r7, sp, #16

	init_motor_state(&rb_motor_state, RB);
 80027be:	2103      	movs	r1, #3
 80027c0:	481b      	ldr	r0, [pc, #108]	@ (8002830 <prepare_for_motor_ini_rb+0x78>)
 80027c2:	f7ff fb08 	bl	8001dd6 <init_motor_state>
	init_encoder_info(&rb_encoder_info, &htim8);
 80027c6:	491b      	ldr	r1, [pc, #108]	@ (8002834 <prepare_for_motor_ini_rb+0x7c>)
 80027c8:	481b      	ldr	r0, [pc, #108]	@ (8002838 <prepare_for_motor_ini_rb+0x80>)
 80027ca:	f7ff fae1 	bl	8001d90 <init_encoder_info>
	L298N_init(&rb_L298N, TIM_CHANNEL_3, &htim1, GPIOA, GPIO_PIN_8, GPIOA, GPIO_PIN_9);
 80027ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027d2:	9302      	str	r3, [sp, #8]
 80027d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80027d8:	9301      	str	r3, [sp, #4]
 80027da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027de:	9300      	str	r3, [sp, #0]
 80027e0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80027e4:	4a15      	ldr	r2, [pc, #84]	@ (800283c <prepare_for_motor_ini_rb+0x84>)
 80027e6:	2108      	movs	r1, #8
 80027e8:	4815      	ldr	r0, [pc, #84]	@ (8002840 <prepare_for_motor_ini_rb+0x88>)
 80027ea:	f7fe ffdd 	bl	80017a8 <L298N_init>
	pid_init(&rb_pid_controller, MOTOR_Kp , MOTOR_Ki, MOTOR_Kd, MOTOR_ANTI_WINDUP);
 80027ee:	215f      	movs	r1, #95	@ 0x5f
 80027f0:	ed9f 1a14 	vldr	s2, [pc, #80]	@ 8002844 <prepare_for_motor_ini_rb+0x8c>
 80027f4:	eddf 0a14 	vldr	s1, [pc, #80]	@ 8002848 <prepare_for_motor_ini_rb+0x90>
 80027f8:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 800284c <prepare_for_motor_ini_rb+0x94>
 80027fc:	4814      	ldr	r0, [pc, #80]	@ (8002850 <prepare_for_motor_ini_rb+0x98>)
 80027fe:	f7ff fc46 	bl	800208e <pid_init>
	init_motor(&rb_motor, &rb_motor_state, &htim7, &rb_encoder_info, &rb_pid_controller, &rb_L298N);
 8002802:	4b0f      	ldr	r3, [pc, #60]	@ (8002840 <prepare_for_motor_ini_rb+0x88>)
 8002804:	9301      	str	r3, [sp, #4]
 8002806:	4b12      	ldr	r3, [pc, #72]	@ (8002850 <prepare_for_motor_ini_rb+0x98>)
 8002808:	9300      	str	r3, [sp, #0]
 800280a:	4b0b      	ldr	r3, [pc, #44]	@ (8002838 <prepare_for_motor_ini_rb+0x80>)
 800280c:	4a11      	ldr	r2, [pc, #68]	@ (8002854 <prepare_for_motor_ini_rb+0x9c>)
 800280e:	4908      	ldr	r1, [pc, #32]	@ (8002830 <prepare_for_motor_ini_rb+0x78>)
 8002810:	4811      	ldr	r0, [pc, #68]	@ (8002858 <prepare_for_motor_ini_rb+0xa0>)
 8002812:	f7ff faef 	bl	8001df4 <init_motor>

	updater_timer_periods = CountPeriodS(lf_motor.motor_updater_tim);
 8002816:	4b11      	ldr	r3, [pc, #68]	@ (800285c <prepare_for_motor_ini_rb+0xa4>)
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	4618      	mov	r0, r3
 800281c:	f7ff ff02 	bl	8002624 <CountPeriodS>
 8002820:	eef0 7a40 	vmov.f32	s15, s0
 8002824:	4b0e      	ldr	r3, [pc, #56]	@ (8002860 <prepare_for_motor_ini_rb+0xa8>)
 8002826:	edc3 7a00 	vstr	s15, [r3]
}
 800282a:	bf00      	nop
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	20000614 	.word	0x20000614
 8002834:	20000368 	.word	0x20000368
 8002838:	200005d8 	.word	0x200005d8
 800283c:	200001ec 	.word	0x200001ec
 8002840:	200005f8 	.word	0x200005f8
 8002844:	00000000 	.word	0x00000000
 8002848:	3e4ccccd 	.word	0x3e4ccccd
 800284c:	3c23d70a 	.word	0x3c23d70a
 8002850:	200005c0 	.word	0x200005c0
 8002854:	2000031c 	.word	0x2000031c
 8002858:	200005e0 	.word	0x200005e0
 800285c:	20000578 	.word	0x20000578
 8002860:	200006ac 	.word	0x200006ac

08002864 <prepare_for_motor_ini_rf>:

void prepare_for_motor_ini_rf(){
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af04      	add	r7, sp, #16

	init_motor_state(&rf_motor_state, RF);
 800286a:	2104      	movs	r1, #4
 800286c:	481b      	ldr	r0, [pc, #108]	@ (80028dc <prepare_for_motor_ini_rf+0x78>)
 800286e:	f7ff fab2 	bl	8001dd6 <init_motor_state>
	init_encoder_info(&rf_encoder_info, &htim3);
 8002872:	491b      	ldr	r1, [pc, #108]	@ (80028e0 <prepare_for_motor_ini_rf+0x7c>)
 8002874:	481b      	ldr	r0, [pc, #108]	@ (80028e4 <prepare_for_motor_ini_rf+0x80>)
 8002876:	f7ff fa8b 	bl	8001d90 <init_encoder_info>
	L298N_init(&rf_L298N, TIM_CHANNEL_4, &htim1, GPIOA, GPIO_PIN_8, GPIOA, GPIO_PIN_9);
 800287a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800287e:	9302      	str	r3, [sp, #8]
 8002880:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800288a:	9300      	str	r3, [sp, #0]
 800288c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002890:	4a15      	ldr	r2, [pc, #84]	@ (80028e8 <prepare_for_motor_ini_rf+0x84>)
 8002892:	210c      	movs	r1, #12
 8002894:	4815      	ldr	r0, [pc, #84]	@ (80028ec <prepare_for_motor_ini_rf+0x88>)
 8002896:	f7fe ff87 	bl	80017a8 <L298N_init>
	pid_init(&rf_pid_controller, MOTOR_Kp , MOTOR_Ki, MOTOR_Kd, MOTOR_ANTI_WINDUP);
 800289a:	215f      	movs	r1, #95	@ 0x5f
 800289c:	ed9f 1a14 	vldr	s2, [pc, #80]	@ 80028f0 <prepare_for_motor_ini_rf+0x8c>
 80028a0:	eddf 0a14 	vldr	s1, [pc, #80]	@ 80028f4 <prepare_for_motor_ini_rf+0x90>
 80028a4:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 80028f8 <prepare_for_motor_ini_rf+0x94>
 80028a8:	4814      	ldr	r0, [pc, #80]	@ (80028fc <prepare_for_motor_ini_rf+0x98>)
 80028aa:	f7ff fbf0 	bl	800208e <pid_init>
	init_motor(&rf_motor, &rf_motor_state, &htim7, &rf_encoder_info, &rf_pid_controller, &rf_L298N);
 80028ae:	4b0f      	ldr	r3, [pc, #60]	@ (80028ec <prepare_for_motor_ini_rf+0x88>)
 80028b0:	9301      	str	r3, [sp, #4]
 80028b2:	4b12      	ldr	r3, [pc, #72]	@ (80028fc <prepare_for_motor_ini_rf+0x98>)
 80028b4:	9300      	str	r3, [sp, #0]
 80028b6:	4b0b      	ldr	r3, [pc, #44]	@ (80028e4 <prepare_for_motor_ini_rf+0x80>)
 80028b8:	4a11      	ldr	r2, [pc, #68]	@ (8002900 <prepare_for_motor_ini_rf+0x9c>)
 80028ba:	4908      	ldr	r1, [pc, #32]	@ (80028dc <prepare_for_motor_ini_rf+0x78>)
 80028bc:	4811      	ldr	r0, [pc, #68]	@ (8002904 <prepare_for_motor_ini_rf+0xa0>)
 80028be:	f7ff fa99 	bl	8001df4 <init_motor>

	updater_timer_periods = CountPeriodS(rf_motor.motor_updater_tim);
 80028c2:	4b10      	ldr	r3, [pc, #64]	@ (8002904 <prepare_for_motor_ini_rf+0xa0>)
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	4618      	mov	r0, r3
 80028c8:	f7ff feac 	bl	8002624 <CountPeriodS>
 80028cc:	eef0 7a40 	vmov.f32	s15, s0
 80028d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002908 <prepare_for_motor_ini_rf+0xa4>)
 80028d2:	edc3 7a00 	vstr	s15, [r3]
}
 80028d6:	bf00      	nop
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	2000067c 	.word	0x2000067c
 80028e0:	20000238 	.word	0x20000238
 80028e4:	20000640 	.word	0x20000640
 80028e8:	200001ec 	.word	0x200001ec
 80028ec:	20000660 	.word	0x20000660
 80028f0:	00000000 	.word	0x00000000
 80028f4:	3e4ccccd 	.word	0x3e4ccccd
 80028f8:	3c23d70a 	.word	0x3c23d70a
 80028fc:	20000628 	.word	0x20000628
 8002900:	2000031c 	.word	0x2000031c
 8002904:	20000648 	.word	0x20000648
 8002908:	200006ac 	.word	0x200006ac

0800290c <main>:




int main(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af02      	add	r7, sp, #8

  HAL_Init();
 8002912:	f000 fc96 	bl	8003242 <HAL_Init>
  SystemClock_Config();
 8002916:	f7fe fb8d 	bl	8001034 <SystemClock_Config>
  MX_GPIO_Init();
 800291a:	f7fe fbd7 	bl	80010cc <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800291e:	f7fe fead 	bl	800167c <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8002922:	f7fe fef5 	bl	8001710 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8002926:	f7fe fc41 	bl	80011ac <MX_TIM1_Init>
  MX_TIM3_Init();
 800292a:	f7fe fd15 	bl	8001358 <MX_TIM3_Init>
  MX_TIM4_Init();
 800292e:	f7fe fd69 	bl	8001404 <MX_TIM4_Init>
  MX_TIM5_Init();
 8002932:	f7fe fdbd 	bl	80014b0 <MX_TIM5_Init>
  MX_TIM7_Init();
 8002936:	f7fe fe11 	bl	800155c <MX_TIM7_Init>
  MX_TIM8_Init();
 800293a:	f7fe fe45 	bl	80015c8 <MX_TIM8_Init>


  prepare_for_motor_ini_lb();
 800293e:	f7ff fe97 	bl	8002670 <prepare_for_motor_ini_lb>
  prepare_for_motor_ini_lf();
 8002942:	f7ff fee7 	bl	8002714 <prepare_for_motor_ini_lf>
  prepare_for_motor_ini_rb();
 8002946:	f7ff ff37 	bl	80027b8 <prepare_for_motor_ini_rb>
  prepare_for_motor_ini_rf();
 800294a:	f7ff ff8b 	bl	8002864 <prepare_for_motor_ini_rf>

  init_driving_system(&driving_system ,&lb_motor, &lf_motor, &rb_motor, &rf_motor);
 800294e:	4b21      	ldr	r3, [pc, #132]	@ (80029d4 <main+0xc8>)
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	4b21      	ldr	r3, [pc, #132]	@ (80029d8 <main+0xcc>)
 8002954:	4a21      	ldr	r2, [pc, #132]	@ (80029dc <main+0xd0>)
 8002956:	4922      	ldr	r1, [pc, #136]	@ (80029e0 <main+0xd4>)
 8002958:	4822      	ldr	r0, [pc, #136]	@ (80029e4 <main+0xd8>)
 800295a:	f7fe ffe7 	bl	800192c <init_driving_system>
  default_init_driving_system_if(&drv_system_if);
 800295e:	4822      	ldr	r0, [pc, #136]	@ (80029e8 <main+0xdc>)
 8002960:	f7ff f800 	bl	8001964 <default_init_driving_system_if>

  velo = 0;
 8002964:	4b21      	ldr	r3, [pc, #132]	@ (80029ec <main+0xe0>)
 8002966:	2200      	movs	r2, #0
 8002968:	701a      	strb	r2, [r3, #0]
  pwm_output = 0;
 800296a:	4b21      	ldr	r3, [pc, #132]	@ (80029f0 <main+0xe4>)
 800296c:	2200      	movs	r2, #0
 800296e:	701a      	strb	r2, [r3, #0]
  tick = 0;
 8002970:	4920      	ldr	r1, [pc, #128]	@ (80029f4 <main+0xe8>)
 8002972:	f04f 0200 	mov.w	r2, #0
 8002976:	f04f 0300 	mov.w	r3, #0
 800297a:	e9c1 2300 	strd	r2, r3, [r1]

  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim7);
 800297e:	481e      	ldr	r0, [pc, #120]	@ (80029f8 <main+0xec>)
 8002980:	f002 f878 	bl	8004a74 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002984:	2100      	movs	r1, #0
 8002986:	481d      	ldr	r0, [pc, #116]	@ (80029fc <main+0xf0>)
 8002988:	f002 f94e 	bl	8004c28 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800298c:	2104      	movs	r1, #4
 800298e:	481b      	ldr	r0, [pc, #108]	@ (80029fc <main+0xf0>)
 8002990:	f002 f94a 	bl	8004c28 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8002994:	2108      	movs	r1, #8
 8002996:	4819      	ldr	r0, [pc, #100]	@ (80029fc <main+0xf0>)
 8002998:	f002 f946 	bl	8004c28 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800299c:	210c      	movs	r1, #12
 800299e:	4817      	ldr	r0, [pc, #92]	@ (80029fc <main+0xf0>)
 80029a0:	f002 f942 	bl	8004c28 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80029a4:	213c      	movs	r1, #60	@ 0x3c
 80029a6:	4816      	ldr	r0, [pc, #88]	@ (8002a00 <main+0xf4>)
 80029a8:	f002 faf6 	bl	8004f98 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80029ac:	213c      	movs	r1, #60	@ 0x3c
 80029ae:	4815      	ldr	r0, [pc, #84]	@ (8002a04 <main+0xf8>)
 80029b0:	f002 faf2 	bl	8004f98 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 80029b4:	213c      	movs	r1, #60	@ 0x3c
 80029b6:	4814      	ldr	r0, [pc, #80]	@ (8002a08 <main+0xfc>)
 80029b8:	f002 faee 	bl	8004f98 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 80029bc:	213c      	movs	r1, #60	@ 0x3c
 80029be:	4813      	ldr	r0, [pc, #76]	@ (8002a0c <main+0x100>)
 80029c0:	f002 faea 	bl	8004f98 <HAL_TIM_Encoder_Start>



  /* USER CODE END 2 */

  HAL_UART_Receive_IT(&hlpuart1, cmd_data, CMD_CODE_LENGTH + MSG_PAYLOAD_LENGTH);
 80029c4:	2208      	movs	r2, #8
 80029c6:	4912      	ldr	r1, [pc, #72]	@ (8002a10 <main+0x104>)
 80029c8:	4812      	ldr	r0, [pc, #72]	@ (8002a14 <main+0x108>)
 80029ca:	f003 fe03 	bl	80065d4 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  driving_system.velo_ctrl_flag = 1;
    while (1)
 80029ce:	bf00      	nop
 80029d0:	e7fd      	b.n	80029ce <main+0xc2>
 80029d2:	bf00      	nop
 80029d4:	20000648 	.word	0x20000648
 80029d8:	200005e0 	.word	0x200005e0
 80029dc:	20000578 	.word	0x20000578
 80029e0:	20000510 	.word	0x20000510
 80029e4:	20000690 	.word	0x20000690
 80029e8:	200006a4 	.word	0x200006a4
 80029ec:	200006b9 	.word	0x200006b9
 80029f0:	200006b8 	.word	0x200006b8
 80029f4:	200006c0 	.word	0x200006c0
 80029f8:	2000031c 	.word	0x2000031c
 80029fc:	200001ec 	.word	0x200001ec
 8002a00:	20000238 	.word	0x20000238
 8002a04:	20000284 	.word	0x20000284
 8002a08:	200002d0 	.word	0x200002d0
 8002a0c:	20000368 	.word	0x20000368
 8002a10:	200006b0 	.word	0x200006b0
 8002a14:	20000448 	.word	0x20000448

08002a18 <HAL_UART_RxCpltCallback>:
  }

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]

	drv_system_if.exe_cmd(&driving_system, cmd_data);
 8002a20:	4b06      	ldr	r3, [pc, #24]	@ (8002a3c <HAL_UART_RxCpltCallback+0x24>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4906      	ldr	r1, [pc, #24]	@ (8002a40 <HAL_UART_RxCpltCallback+0x28>)
 8002a26:	4807      	ldr	r0, [pc, #28]	@ (8002a44 <HAL_UART_RxCpltCallback+0x2c>)
 8002a28:	4798      	blx	r3
	HAL_UART_Receive_IT(&hlpuart1, cmd_data, CMD_CODE_LENGTH + MSG_PAYLOAD_LENGTH);
 8002a2a:	2208      	movs	r2, #8
 8002a2c:	4904      	ldr	r1, [pc, #16]	@ (8002a40 <HAL_UART_RxCpltCallback+0x28>)
 8002a2e:	4806      	ldr	r0, [pc, #24]	@ (8002a48 <HAL_UART_RxCpltCallback+0x30>)
 8002a30:	f003 fdd0 	bl	80065d4 <HAL_UART_Receive_IT>

}
 8002a34:	bf00      	nop
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	200006a4 	.word	0x200006a4
 8002a40:	200006b0 	.word	0x200006b0
 8002a44:	20000690 	.word	0x20000690
 8002a48:	20000448 	.word	0x20000448

08002a4c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a4c:	b5b0      	push	{r4, r5, r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]

    if (htim->Instance == (TIM_TypeDef *)lb_motor.motor_updater_tim->Instance) {
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	4b0a      	ldr	r3, [pc, #40]	@ (8002a84 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d10b      	bne.n	8002a7a <HAL_TIM_PeriodElapsedCallback+0x2e>
//    	update_motor_position(lb_motor.motor_state, lb_motor.encoder_info);
//    	update_measured_velocity(&lb_motor);
//    	motor_state_set_velocity(&lb_motor_state, velo);
//    	L298N_set_pwm_count(lb_motor.L298N_driver, pwm_output);

    	driving_system_drive(&driving_system);
 8002a62:	4809      	ldr	r0, [pc, #36]	@ (8002a88 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002a64:	f7fe ff92 	bl	800198c <driving_system_drive>
    	tick += 1;
 8002a68:	4b08      	ldr	r3, [pc, #32]	@ (8002a8c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a6e:	1c54      	adds	r4, r2, #1
 8002a70:	f143 0500 	adc.w	r5, r3, #0
 8002a74:	4b05      	ldr	r3, [pc, #20]	@ (8002a8c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002a76:	e9c3 4500 	strd	r4, r5, [r3]
    }



//  /* USER CODE END Callback 1 */
}
 8002a7a:	bf00      	nop
 8002a7c:	3708      	adds	r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bdb0      	pop	{r4, r5, r7, pc}
 8002a82:	bf00      	nop
 8002a84:	20000510 	.word	0x20000510
 8002a88:	20000690 	.word	0x20000690
 8002a8c:	200006c0 	.word	0x200006c0

08002a90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a94:	b672      	cpsid	i
}
 8002a96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a98:	bf00      	nop
 8002a9a:	e7fd      	b.n	8002a98 <Error_Handler+0x8>

08002a9c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8002ae0 <HAL_MspInit+0x44>)
 8002aa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aa6:	4a0e      	ldr	r2, [pc, #56]	@ (8002ae0 <HAL_MspInit+0x44>)
 8002aa8:	f043 0301 	orr.w	r3, r3, #1
 8002aac:	6613      	str	r3, [r2, #96]	@ 0x60
 8002aae:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae0 <HAL_MspInit+0x44>)
 8002ab0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ab2:	f003 0301 	and.w	r3, r3, #1
 8002ab6:	607b      	str	r3, [r7, #4]
 8002ab8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002aba:	4b09      	ldr	r3, [pc, #36]	@ (8002ae0 <HAL_MspInit+0x44>)
 8002abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002abe:	4a08      	ldr	r2, [pc, #32]	@ (8002ae0 <HAL_MspInit+0x44>)
 8002ac0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ac4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ac6:	4b06      	ldr	r3, [pc, #24]	@ (8002ae0 <HAL_MspInit+0x44>)
 8002ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ace:	603b      	str	r3, [r7, #0]
 8002ad0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002ad2:	f000 ffb9 	bl	8003a48 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ad6:	bf00      	nop
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	40021000 	.word	0x40021000

08002ae4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b0a0      	sub	sp, #128	@ 0x80
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aec:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002af0:	2200      	movs	r2, #0
 8002af2:	601a      	str	r2, [r3, #0]
 8002af4:	605a      	str	r2, [r3, #4]
 8002af6:	609a      	str	r2, [r3, #8]
 8002af8:	60da      	str	r2, [r3, #12]
 8002afa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002afc:	f107 0318 	add.w	r3, r7, #24
 8002b00:	2254      	movs	r2, #84	@ 0x54
 8002b02:	2100      	movs	r1, #0
 8002b04:	4618      	mov	r0, r3
 8002b06:	f006 ff42 	bl	800998e <memset>
  if(huart->Instance==LPUART1)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a41      	ldr	r2, [pc, #260]	@ (8002c14 <HAL_UART_MspInit+0x130>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d13f      	bne.n	8002b94 <HAL_UART_MspInit+0xb0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002b14:	2320      	movs	r3, #32
 8002b16:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b1c:	f107 0318 	add.w	r3, r7, #24
 8002b20:	4618      	mov	r0, r3
 8002b22:	f001 fd01 	bl	8004528 <HAL_RCCEx_PeriphCLKConfig>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002b2c:	f7ff ffb0 	bl	8002a90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002b30:	4b39      	ldr	r3, [pc, #228]	@ (8002c18 <HAL_UART_MspInit+0x134>)
 8002b32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b34:	4a38      	ldr	r2, [pc, #224]	@ (8002c18 <HAL_UART_MspInit+0x134>)
 8002b36:	f043 0301 	orr.w	r3, r3, #1
 8002b3a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002b3c:	4b36      	ldr	r3, [pc, #216]	@ (8002c18 <HAL_UART_MspInit+0x134>)
 8002b3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b40:	f003 0301 	and.w	r3, r3, #1
 8002b44:	617b      	str	r3, [r7, #20]
 8002b46:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b48:	4b33      	ldr	r3, [pc, #204]	@ (8002c18 <HAL_UART_MspInit+0x134>)
 8002b4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b4c:	4a32      	ldr	r2, [pc, #200]	@ (8002c18 <HAL_UART_MspInit+0x134>)
 8002b4e:	f043 0301 	orr.w	r3, r3, #1
 8002b52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b54:	4b30      	ldr	r3, [pc, #192]	@ (8002c18 <HAL_UART_MspInit+0x134>)
 8002b56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b58:	f003 0301 	and.w	r3, r3, #1
 8002b5c:	613b      	str	r3, [r7, #16]
 8002b5e:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002b60:	230c      	movs	r3, #12
 8002b62:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b64:	2302      	movs	r3, #2
 8002b66:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002b70:	230c      	movs	r3, #12
 8002b72:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b74:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002b78:	4619      	mov	r1, r3
 8002b7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b7e:	f000 fd25 	bl	80035cc <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8002b82:	2200      	movs	r2, #0
 8002b84:	2100      	movs	r1, #0
 8002b86:	205b      	movs	r0, #91	@ 0x5b
 8002b88:	f000 fc38 	bl	80033fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002b8c:	205b      	movs	r0, #91	@ 0x5b
 8002b8e:	f000 fc4f 	bl	8003430 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002b92:	e03a      	b.n	8002c0a <HAL_UART_MspInit+0x126>
  else if(huart->Instance==USART1)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a20      	ldr	r2, [pc, #128]	@ (8002c1c <HAL_UART_MspInit+0x138>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d135      	bne.n	8002c0a <HAL_UART_MspInit+0x126>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ba6:	f107 0318 	add.w	r3, r7, #24
 8002baa:	4618      	mov	r0, r3
 8002bac:	f001 fcbc 	bl	8004528 <HAL_RCCEx_PeriphCLKConfig>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d001      	beq.n	8002bba <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8002bb6:	f7ff ff6b 	bl	8002a90 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002bba:	4b17      	ldr	r3, [pc, #92]	@ (8002c18 <HAL_UART_MspInit+0x134>)
 8002bbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bbe:	4a16      	ldr	r2, [pc, #88]	@ (8002c18 <HAL_UART_MspInit+0x134>)
 8002bc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bc4:	6613      	str	r3, [r2, #96]	@ 0x60
 8002bc6:	4b14      	ldr	r3, [pc, #80]	@ (8002c18 <HAL_UART_MspInit+0x134>)
 8002bc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bce:	60fb      	str	r3, [r7, #12]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bd2:	4b11      	ldr	r3, [pc, #68]	@ (8002c18 <HAL_UART_MspInit+0x134>)
 8002bd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bd6:	4a10      	ldr	r2, [pc, #64]	@ (8002c18 <HAL_UART_MspInit+0x134>)
 8002bd8:	f043 0304 	orr.w	r3, r3, #4
 8002bdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bde:	4b0e      	ldr	r3, [pc, #56]	@ (8002c18 <HAL_UART_MspInit+0x134>)
 8002be0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002be2:	f003 0304 	and.w	r3, r3, #4
 8002be6:	60bb      	str	r3, [r7, #8]
 8002be8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002bea:	2330      	movs	r3, #48	@ 0x30
 8002bec:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bee:	2302      	movs	r3, #2
 8002bf0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002bfa:	2307      	movs	r3, #7
 8002bfc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bfe:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002c02:	4619      	mov	r1, r3
 8002c04:	4806      	ldr	r0, [pc, #24]	@ (8002c20 <HAL_UART_MspInit+0x13c>)
 8002c06:	f000 fce1 	bl	80035cc <HAL_GPIO_Init>
}
 8002c0a:	bf00      	nop
 8002c0c:	3780      	adds	r7, #128	@ 0x80
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	40008000 	.word	0x40008000
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	40013800 	.word	0x40013800
 8002c20:	48000800 	.word	0x48000800

08002c24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a16      	ldr	r2, [pc, #88]	@ (8002c8c <HAL_TIM_Base_MspInit+0x68>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d10c      	bne.n	8002c50 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c36:	4b16      	ldr	r3, [pc, #88]	@ (8002c90 <HAL_TIM_Base_MspInit+0x6c>)
 8002c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c3a:	4a15      	ldr	r2, [pc, #84]	@ (8002c90 <HAL_TIM_Base_MspInit+0x6c>)
 8002c3c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c40:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c42:	4b13      	ldr	r3, [pc, #76]	@ (8002c90 <HAL_TIM_Base_MspInit+0x6c>)
 8002c44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c4a:	60fb      	str	r3, [r7, #12]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002c4e:	e018      	b.n	8002c82 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM7)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a0f      	ldr	r2, [pc, #60]	@ (8002c94 <HAL_TIM_Base_MspInit+0x70>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d113      	bne.n	8002c82 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8002c90 <HAL_TIM_Base_MspInit+0x6c>)
 8002c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c5e:	4a0c      	ldr	r2, [pc, #48]	@ (8002c90 <HAL_TIM_Base_MspInit+0x6c>)
 8002c60:	f043 0320 	orr.w	r3, r3, #32
 8002c64:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c66:	4b0a      	ldr	r3, [pc, #40]	@ (8002c90 <HAL_TIM_Base_MspInit+0x6c>)
 8002c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c6a:	f003 0320 	and.w	r3, r3, #32
 8002c6e:	60bb      	str	r3, [r7, #8]
 8002c70:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8002c72:	2200      	movs	r2, #0
 8002c74:	2100      	movs	r1, #0
 8002c76:	2037      	movs	r0, #55	@ 0x37
 8002c78:	f000 fbc0 	bl	80033fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8002c7c:	2037      	movs	r0, #55	@ 0x37
 8002c7e:	f000 fbd7 	bl	8003430 <HAL_NVIC_EnableIRQ>
}
 8002c82:	bf00      	nop
 8002c84:	3710      	adds	r7, #16
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	40012c00 	.word	0x40012c00
 8002c90:	40021000 	.word	0x40021000
 8002c94:	40001400 	.word	0x40001400

08002c98 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b090      	sub	sp, #64	@ 0x40
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	601a      	str	r2, [r3, #0]
 8002ca8:	605a      	str	r2, [r3, #4]
 8002caa:	609a      	str	r2, [r3, #8]
 8002cac:	60da      	str	r2, [r3, #12]
 8002cae:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a6c      	ldr	r2, [pc, #432]	@ (8002e68 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d129      	bne.n	8002d0e <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002cba:	4b6c      	ldr	r3, [pc, #432]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cbe:	4a6b      	ldr	r2, [pc, #428]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002cc0:	f043 0302 	orr.w	r3, r3, #2
 8002cc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cc6:	4b69      	ldr	r3, [pc, #420]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cd2:	4b66      	ldr	r3, [pc, #408]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cd6:	4a65      	ldr	r2, [pc, #404]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002cd8:	f043 0301 	orr.w	r3, r3, #1
 8002cdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cde:	4b63      	ldr	r3, [pc, #396]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8002cea:	2350      	movs	r3, #80	@ 0x50
 8002cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cee:	2302      	movs	r3, #2
 8002cf0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cfe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d02:	4619      	mov	r1, r3
 8002d04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d08:	f000 fc60 	bl	80035cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002d0c:	e0a7      	b.n	8002e5e <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM4)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a57      	ldr	r2, [pc, #348]	@ (8002e70 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d12a      	bne.n	8002d6e <HAL_TIM_Encoder_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002d18:	4b54      	ldr	r3, [pc, #336]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d1c:	4a53      	ldr	r2, [pc, #332]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002d1e:	f043 0304 	orr.w	r3, r3, #4
 8002d22:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d24:	4b51      	ldr	r3, [pc, #324]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d28:	f003 0304 	and.w	r3, r3, #4
 8002d2c:	623b      	str	r3, [r7, #32]
 8002d2e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d30:	4b4e      	ldr	r3, [pc, #312]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002d32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d34:	4a4d      	ldr	r2, [pc, #308]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002d36:	f043 0301 	orr.w	r3, r3, #1
 8002d3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d3c:	4b4b      	ldr	r3, [pc, #300]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002d3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	61fb      	str	r3, [r7, #28]
 8002d46:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002d48:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d4e:	2302      	movs	r3, #2
 8002d50:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d52:	2300      	movs	r3, #0
 8002d54:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d56:	2300      	movs	r3, #0
 8002d58:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002d5a:	230a      	movs	r3, #10
 8002d5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d5e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d62:	4619      	mov	r1, r3
 8002d64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d68:	f000 fc30 	bl	80035cc <HAL_GPIO_Init>
}
 8002d6c:	e077      	b.n	8002e5e <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM5)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a40      	ldr	r2, [pc, #256]	@ (8002e74 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d145      	bne.n	8002e04 <HAL_TIM_Encoder_MspInit+0x16c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002d78:	4b3c      	ldr	r3, [pc, #240]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d7c:	4a3b      	ldr	r2, [pc, #236]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002d7e:	f043 0308 	orr.w	r3, r3, #8
 8002d82:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d84:	4b39      	ldr	r3, [pc, #228]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d88:	f003 0308 	and.w	r3, r3, #8
 8002d8c:	61bb      	str	r3, [r7, #24]
 8002d8e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d90:	4b36      	ldr	r3, [pc, #216]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002d92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d94:	4a35      	ldr	r2, [pc, #212]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002d96:	f043 0302 	orr.w	r3, r3, #2
 8002d9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d9c:	4b33      	ldr	r3, [pc, #204]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002d9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002da0:	f003 0302 	and.w	r3, r3, #2
 8002da4:	617b      	str	r3, [r7, #20]
 8002da6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002da8:	4b30      	ldr	r3, [pc, #192]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002daa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dac:	4a2f      	ldr	r2, [pc, #188]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002dae:	f043 0304 	orr.w	r3, r3, #4
 8002db2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002db4:	4b2d      	ldr	r3, [pc, #180]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002db6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002db8:	f003 0304 	and.w	r3, r3, #4
 8002dbc:	613b      	str	r3, [r7, #16]
 8002dbe:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002dc0:	2304      	movs	r3, #4
 8002dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dc4:	2302      	movs	r3, #2
 8002dc6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002dd0:	2302      	movs	r3, #2
 8002dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dd4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002dd8:	4619      	mov	r1, r3
 8002dda:	4827      	ldr	r0, [pc, #156]	@ (8002e78 <HAL_TIM_Encoder_MspInit+0x1e0>)
 8002ddc:	f000 fbf6 	bl	80035cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002de0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002de6:	2302      	movs	r3, #2
 8002de8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dea:	2300      	movs	r3, #0
 8002dec:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dee:	2300      	movs	r3, #0
 8002df0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 8002df2:	2301      	movs	r3, #1
 8002df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002df6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	481f      	ldr	r0, [pc, #124]	@ (8002e7c <HAL_TIM_Encoder_MspInit+0x1e4>)
 8002dfe:	f000 fbe5 	bl	80035cc <HAL_GPIO_Init>
}
 8002e02:	e02c      	b.n	8002e5e <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM8)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a1d      	ldr	r2, [pc, #116]	@ (8002e80 <HAL_TIM_Encoder_MspInit+0x1e8>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d127      	bne.n	8002e5e <HAL_TIM_Encoder_MspInit+0x1c6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002e0e:	4b17      	ldr	r3, [pc, #92]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002e10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e12:	4a16      	ldr	r2, [pc, #88]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002e14:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002e18:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e1a:	4b14      	ldr	r3, [pc, #80]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002e1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e22:	60fb      	str	r3, [r7, #12]
 8002e24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e26:	4b11      	ldr	r3, [pc, #68]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e2a:	4a10      	ldr	r2, [pc, #64]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002e2c:	f043 0304 	orr.w	r3, r3, #4
 8002e30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e32:	4b0e      	ldr	r3, [pc, #56]	@ (8002e6c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002e34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e36:	f003 0304 	and.w	r3, r3, #4
 8002e3a:	60bb      	str	r3, [r7, #8]
 8002e3c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e3e:	23c0      	movs	r3, #192	@ 0xc0
 8002e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e42:	2302      	movs	r3, #2
 8002e44:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e46:	2300      	movs	r3, #0
 8002e48:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8002e4e:	2304      	movs	r3, #4
 8002e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e52:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002e56:	4619      	mov	r1, r3
 8002e58:	4808      	ldr	r0, [pc, #32]	@ (8002e7c <HAL_TIM_Encoder_MspInit+0x1e4>)
 8002e5a:	f000 fbb7 	bl	80035cc <HAL_GPIO_Init>
}
 8002e5e:	bf00      	nop
 8002e60:	3740      	adds	r7, #64	@ 0x40
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	40000400 	.word	0x40000400
 8002e6c:	40021000 	.word	0x40021000
 8002e70:	40000800 	.word	0x40000800
 8002e74:	40000c00 	.word	0x40000c00
 8002e78:	48000400 	.word	0x48000400
 8002e7c:	48000800 	.word	0x48000800
 8002e80:	40013400 	.word	0x40013400

08002e84 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b088      	sub	sp, #32
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e8c:	f107 030c 	add.w	r3, r7, #12
 8002e90:	2200      	movs	r2, #0
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	605a      	str	r2, [r3, #4]
 8002e96:	609a      	str	r2, [r3, #8]
 8002e98:	60da      	str	r2, [r3, #12]
 8002e9a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a11      	ldr	r2, [pc, #68]	@ (8002ee8 <HAL_TIM_MspPostInit+0x64>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d11b      	bne.n	8002ede <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ea6:	4b11      	ldr	r3, [pc, #68]	@ (8002eec <HAL_TIM_MspPostInit+0x68>)
 8002ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eaa:	4a10      	ldr	r2, [pc, #64]	@ (8002eec <HAL_TIM_MspPostInit+0x68>)
 8002eac:	f043 0304 	orr.w	r3, r3, #4
 8002eb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002eb2:	4b0e      	ldr	r3, [pc, #56]	@ (8002eec <HAL_TIM_MspPostInit+0x68>)
 8002eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb6:	f003 0304 	and.w	r3, r3, #4
 8002eba:	60bb      	str	r3, [r7, #8]
 8002ebc:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002ebe:	230f      	movs	r3, #15
 8002ec0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec2:	2302      	movs	r3, #2
 8002ec4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002ece:	2302      	movs	r3, #2
 8002ed0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ed2:	f107 030c 	add.w	r3, r7, #12
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	4805      	ldr	r0, [pc, #20]	@ (8002ef0 <HAL_TIM_MspPostInit+0x6c>)
 8002eda:	f000 fb77 	bl	80035cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002ede:	bf00      	nop
 8002ee0:	3720      	adds	r7, #32
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	40012c00 	.word	0x40012c00
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	48000800 	.word	0x48000800

08002ef4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b08c      	sub	sp, #48	@ 0x30
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002efc:	2300      	movs	r3, #0
 8002efe:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8002f00:	2300      	movs	r3, #0
 8002f02:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002f04:	4b2c      	ldr	r3, [pc, #176]	@ (8002fb8 <HAL_InitTick+0xc4>)
 8002f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f08:	4a2b      	ldr	r2, [pc, #172]	@ (8002fb8 <HAL_InitTick+0xc4>)
 8002f0a:	f043 0310 	orr.w	r3, r3, #16
 8002f0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f10:	4b29      	ldr	r3, [pc, #164]	@ (8002fb8 <HAL_InitTick+0xc4>)
 8002f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f14:	f003 0310 	and.w	r3, r3, #16
 8002f18:	60bb      	str	r3, [r7, #8]
 8002f1a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002f1c:	f107 020c 	add.w	r2, r7, #12
 8002f20:	f107 0310 	add.w	r3, r7, #16
 8002f24:	4611      	mov	r1, r2
 8002f26:	4618      	mov	r0, r3
 8002f28:	f001 fa86 	bl	8004438 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002f2c:	f001 fa58 	bl	80043e0 <HAL_RCC_GetPCLK1Freq>
 8002f30:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f34:	4a21      	ldr	r2, [pc, #132]	@ (8002fbc <HAL_InitTick+0xc8>)
 8002f36:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3a:	0c9b      	lsrs	r3, r3, #18
 8002f3c:	3b01      	subs	r3, #1
 8002f3e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002f40:	4b1f      	ldr	r3, [pc, #124]	@ (8002fc0 <HAL_InitTick+0xcc>)
 8002f42:	4a20      	ldr	r2, [pc, #128]	@ (8002fc4 <HAL_InitTick+0xd0>)
 8002f44:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002f46:	4b1e      	ldr	r3, [pc, #120]	@ (8002fc0 <HAL_InitTick+0xcc>)
 8002f48:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002f4c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002f4e:	4a1c      	ldr	r2, [pc, #112]	@ (8002fc0 <HAL_InitTick+0xcc>)
 8002f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f52:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002f54:	4b1a      	ldr	r3, [pc, #104]	@ (8002fc0 <HAL_InitTick+0xcc>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f5a:	4b19      	ldr	r3, [pc, #100]	@ (8002fc0 <HAL_InitTick+0xcc>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8002f60:	4817      	ldr	r0, [pc, #92]	@ (8002fc0 <HAL_InitTick+0xcc>)
 8002f62:	f001 fd2f 	bl	80049c4 <HAL_TIM_Base_Init>
 8002f66:	4603      	mov	r3, r0
 8002f68:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002f6c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d11b      	bne.n	8002fac <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002f74:	4812      	ldr	r0, [pc, #72]	@ (8002fc0 <HAL_InitTick+0xcc>)
 8002f76:	f001 fd7d 	bl	8004a74 <HAL_TIM_Base_Start_IT>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002f80:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d111      	bne.n	8002fac <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002f88:	2036      	movs	r0, #54	@ 0x36
 8002f8a:	f000 fa51 	bl	8003430 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2b0f      	cmp	r3, #15
 8002f92:	d808      	bhi.n	8002fa6 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002f94:	2200      	movs	r2, #0
 8002f96:	6879      	ldr	r1, [r7, #4]
 8002f98:	2036      	movs	r0, #54	@ 0x36
 8002f9a:	f000 fa2f 	bl	80033fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002f9e:	4a0a      	ldr	r2, [pc, #40]	@ (8002fc8 <HAL_InitTick+0xd4>)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6013      	str	r3, [r2, #0]
 8002fa4:	e002      	b.n	8002fac <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002fac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3730      	adds	r7, #48	@ 0x30
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40021000 	.word	0x40021000
 8002fbc:	431bde83 	.word	0x431bde83
 8002fc0:	200006c8 	.word	0x200006c8
 8002fc4:	40001000 	.word	0x40001000
 8002fc8:	20000004 	.word	0x20000004

08002fcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002fd0:	bf00      	nop
 8002fd2:	e7fd      	b.n	8002fd0 <NMI_Handler+0x4>

08002fd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fd8:	bf00      	nop
 8002fda:	e7fd      	b.n	8002fd8 <HardFault_Handler+0x4>

08002fdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fe0:	bf00      	nop
 8002fe2:	e7fd      	b.n	8002fe0 <MemManage_Handler+0x4>

08002fe4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fe8:	bf00      	nop
 8002fea:	e7fd      	b.n	8002fe8 <BusFault_Handler+0x4>

08002fec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fec:	b480      	push	{r7}
 8002fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ff0:	bf00      	nop
 8002ff2:	e7fd      	b.n	8002ff0 <UsageFault_Handler+0x4>

08002ff4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ff8:	bf00      	nop
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
	...

08003004 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003008:	4802      	ldr	r0, [pc, #8]	@ (8003014 <TIM6_DAC_IRQHandler+0x10>)
 800300a:	f002 f853 	bl	80050b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800300e:	bf00      	nop
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	200006c8 	.word	0x200006c8

08003018 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800301c:	4802      	ldr	r0, [pc, #8]	@ (8003028 <TIM7_DAC_IRQHandler+0x10>)
 800301e:	f002 f849 	bl	80050b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 8003022:	bf00      	nop
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	2000031c 	.word	0x2000031c

0800302c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8003030:	4802      	ldr	r0, [pc, #8]	@ (800303c <LPUART1_IRQHandler+0x10>)
 8003032:	f003 fb1b 	bl	800666c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8003036:	bf00      	nop
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	20000448 	.word	0x20000448

08003040 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
	return 1;
 8003044:	2301      	movs	r3, #1
}
 8003046:	4618      	mov	r0, r3
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr

08003050 <_kill>:

int _kill(int pid, int sig)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800305a:	f006 fcf9 	bl	8009a50 <__errno>
 800305e:	4603      	mov	r3, r0
 8003060:	2216      	movs	r2, #22
 8003062:	601a      	str	r2, [r3, #0]
	return -1;
 8003064:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003068:	4618      	mov	r0, r3
 800306a:	3708      	adds	r7, #8
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <_exit>:

void _exit (int status)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003078:	f04f 31ff 	mov.w	r1, #4294967295
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f7ff ffe7 	bl	8003050 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003082:	bf00      	nop
 8003084:	e7fd      	b.n	8003082 <_exit+0x12>

08003086 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b086      	sub	sp, #24
 800308a:	af00      	add	r7, sp, #0
 800308c:	60f8      	str	r0, [r7, #12]
 800308e:	60b9      	str	r1, [r7, #8]
 8003090:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003092:	2300      	movs	r3, #0
 8003094:	617b      	str	r3, [r7, #20]
 8003096:	e00a      	b.n	80030ae <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003098:	f3af 8000 	nop.w
 800309c:	4601      	mov	r1, r0
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	1c5a      	adds	r2, r3, #1
 80030a2:	60ba      	str	r2, [r7, #8]
 80030a4:	b2ca      	uxtb	r2, r1
 80030a6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	3301      	adds	r3, #1
 80030ac:	617b      	str	r3, [r7, #20]
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	dbf0      	blt.n	8003098 <_read+0x12>
	}

return len;
 80030b6:	687b      	ldr	r3, [r7, #4]
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3718      	adds	r7, #24
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b086      	sub	sp, #24
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030cc:	2300      	movs	r3, #0
 80030ce:	617b      	str	r3, [r7, #20]
 80030d0:	e009      	b.n	80030e6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	1c5a      	adds	r2, r3, #1
 80030d6:	60ba      	str	r2, [r7, #8]
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	4618      	mov	r0, r3
 80030dc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	3301      	adds	r3, #1
 80030e4:	617b      	str	r3, [r7, #20]
 80030e6:	697a      	ldr	r2, [r7, #20]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	429a      	cmp	r2, r3
 80030ec:	dbf1      	blt.n	80030d2 <_write+0x12>
	}
	return len;
 80030ee:	687b      	ldr	r3, [r7, #4]
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3718      	adds	r7, #24
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <_close>:

int _close(int file)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
	return -1;
 8003100:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003104:	4618      	mov	r0, r3
 8003106:	370c      	adds	r7, #12
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr

08003110 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003120:	605a      	str	r2, [r3, #4]
	return 0;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <_isatty>:

int _isatty(int file)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
	return 1;
 8003138:	2301      	movs	r3, #1
}
 800313a:	4618      	mov	r0, r3
 800313c:	370c      	adds	r7, #12
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr

08003146 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003146:	b480      	push	{r7}
 8003148:	b085      	sub	sp, #20
 800314a:	af00      	add	r7, sp, #0
 800314c:	60f8      	str	r0, [r7, #12]
 800314e:	60b9      	str	r1, [r7, #8]
 8003150:	607a      	str	r2, [r7, #4]
	return 0;
 8003152:	2300      	movs	r3, #0
}
 8003154:	4618      	mov	r0, r3
 8003156:	3714      	adds	r7, #20
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr

08003160 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003168:	4a14      	ldr	r2, [pc, #80]	@ (80031bc <_sbrk+0x5c>)
 800316a:	4b15      	ldr	r3, [pc, #84]	@ (80031c0 <_sbrk+0x60>)
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003174:	4b13      	ldr	r3, [pc, #76]	@ (80031c4 <_sbrk+0x64>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d102      	bne.n	8003182 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800317c:	4b11      	ldr	r3, [pc, #68]	@ (80031c4 <_sbrk+0x64>)
 800317e:	4a12      	ldr	r2, [pc, #72]	@ (80031c8 <_sbrk+0x68>)
 8003180:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003182:	4b10      	ldr	r3, [pc, #64]	@ (80031c4 <_sbrk+0x64>)
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4413      	add	r3, r2
 800318a:	693a      	ldr	r2, [r7, #16]
 800318c:	429a      	cmp	r2, r3
 800318e:	d207      	bcs.n	80031a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003190:	f006 fc5e 	bl	8009a50 <__errno>
 8003194:	4603      	mov	r3, r0
 8003196:	220c      	movs	r2, #12
 8003198:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800319a:	f04f 33ff 	mov.w	r3, #4294967295
 800319e:	e009      	b.n	80031b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031a0:	4b08      	ldr	r3, [pc, #32]	@ (80031c4 <_sbrk+0x64>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031a6:	4b07      	ldr	r3, [pc, #28]	@ (80031c4 <_sbrk+0x64>)
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4413      	add	r3, r2
 80031ae:	4a05      	ldr	r2, [pc, #20]	@ (80031c4 <_sbrk+0x64>)
 80031b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031b2:	68fb      	ldr	r3, [r7, #12]
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3718      	adds	r7, #24
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	20020000 	.word	0x20020000
 80031c0:	00000400 	.word	0x00000400
 80031c4:	20000714 	.word	0x20000714
 80031c8:	200008f8 	.word	0x200008f8

080031cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80031cc:	b480      	push	{r7}
 80031ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80031d0:	4b06      	ldr	r3, [pc, #24]	@ (80031ec <SystemInit+0x20>)
 80031d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031d6:	4a05      	ldr	r2, [pc, #20]	@ (80031ec <SystemInit+0x20>)
 80031d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80031dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031e0:	bf00      	nop
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	e000ed00 	.word	0xe000ed00

080031f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80031f0:	480d      	ldr	r0, [pc, #52]	@ (8003228 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80031f2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80031f4:	f7ff ffea 	bl	80031cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031f8:	480c      	ldr	r0, [pc, #48]	@ (800322c <LoopForever+0x6>)
  ldr r1, =_edata
 80031fa:	490d      	ldr	r1, [pc, #52]	@ (8003230 <LoopForever+0xa>)
  ldr r2, =_sidata
 80031fc:	4a0d      	ldr	r2, [pc, #52]	@ (8003234 <LoopForever+0xe>)
  movs r3, #0
 80031fe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003200:	e002      	b.n	8003208 <LoopCopyDataInit>

08003202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003206:	3304      	adds	r3, #4

08003208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800320a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800320c:	d3f9      	bcc.n	8003202 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800320e:	4a0a      	ldr	r2, [pc, #40]	@ (8003238 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003210:	4c0a      	ldr	r4, [pc, #40]	@ (800323c <LoopForever+0x16>)
  movs r3, #0
 8003212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003214:	e001      	b.n	800321a <LoopFillZerobss>

08003216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003218:	3204      	adds	r2, #4

0800321a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800321a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800321c:	d3fb      	bcc.n	8003216 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800321e:	f006 fc1d 	bl	8009a5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003222:	f7ff fb73 	bl	800290c <main>

08003226 <LoopForever>:

LoopForever:
    b LoopForever
 8003226:	e7fe      	b.n	8003226 <LoopForever>
  ldr   r0, =_estack
 8003228:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800322c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003230:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 8003234:	0800d660 	.word	0x0800d660
  ldr r2, =_sbss
 8003238:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 800323c:	200008f4 	.word	0x200008f4

08003240 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003240:	e7fe      	b.n	8003240 <ADC1_2_IRQHandler>

08003242 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003242:	b580      	push	{r7, lr}
 8003244:	b082      	sub	sp, #8
 8003246:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003248:	2300      	movs	r3, #0
 800324a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800324c:	2003      	movs	r0, #3
 800324e:	f000 f8ca 	bl	80033e6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003252:	200f      	movs	r0, #15
 8003254:	f7ff fe4e 	bl	8002ef4 <HAL_InitTick>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d002      	beq.n	8003264 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	71fb      	strb	r3, [r7, #7]
 8003262:	e001      	b.n	8003268 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003264:	f7ff fc1a 	bl	8002a9c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003268:	79fb      	ldrb	r3, [r7, #7]

}
 800326a:	4618      	mov	r0, r3
 800326c:	3708      	adds	r7, #8
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
	...

08003274 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003274:	b480      	push	{r7}
 8003276:	af00      	add	r7, sp, #0
  return uwTick;
 8003278:	4b03      	ldr	r3, [pc, #12]	@ (8003288 <HAL_GetTick+0x14>)
 800327a:	681b      	ldr	r3, [r3, #0]
 }
 800327c:	4618      	mov	r0, r3
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	20000718 	.word	0x20000718

0800328c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f003 0307 	and.w	r3, r3, #7
 800329a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800329c:	4b0c      	ldr	r3, [pc, #48]	@ (80032d0 <__NVIC_SetPriorityGrouping+0x44>)
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032a2:	68ba      	ldr	r2, [r7, #8]
 80032a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032a8:	4013      	ands	r3, r2
 80032aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80032b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032be:	4a04      	ldr	r2, [pc, #16]	@ (80032d0 <__NVIC_SetPriorityGrouping+0x44>)
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	60d3      	str	r3, [r2, #12]
}
 80032c4:	bf00      	nop
 80032c6:	3714      	adds	r7, #20
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr
 80032d0:	e000ed00 	.word	0xe000ed00

080032d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032d8:	4b04      	ldr	r3, [pc, #16]	@ (80032ec <__NVIC_GetPriorityGrouping+0x18>)
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	0a1b      	lsrs	r3, r3, #8
 80032de:	f003 0307 	and.w	r3, r3, #7
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr
 80032ec:	e000ed00 	.word	0xe000ed00

080032f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	4603      	mov	r3, r0
 80032f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	db0b      	blt.n	800331a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003302:	79fb      	ldrb	r3, [r7, #7]
 8003304:	f003 021f 	and.w	r2, r3, #31
 8003308:	4907      	ldr	r1, [pc, #28]	@ (8003328 <__NVIC_EnableIRQ+0x38>)
 800330a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330e:	095b      	lsrs	r3, r3, #5
 8003310:	2001      	movs	r0, #1
 8003312:	fa00 f202 	lsl.w	r2, r0, r2
 8003316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800331a:	bf00      	nop
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	e000e100 	.word	0xe000e100

0800332c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	4603      	mov	r3, r0
 8003334:	6039      	str	r1, [r7, #0]
 8003336:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800333c:	2b00      	cmp	r3, #0
 800333e:	db0a      	blt.n	8003356 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	b2da      	uxtb	r2, r3
 8003344:	490c      	ldr	r1, [pc, #48]	@ (8003378 <__NVIC_SetPriority+0x4c>)
 8003346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800334a:	0112      	lsls	r2, r2, #4
 800334c:	b2d2      	uxtb	r2, r2
 800334e:	440b      	add	r3, r1
 8003350:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003354:	e00a      	b.n	800336c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	b2da      	uxtb	r2, r3
 800335a:	4908      	ldr	r1, [pc, #32]	@ (800337c <__NVIC_SetPriority+0x50>)
 800335c:	79fb      	ldrb	r3, [r7, #7]
 800335e:	f003 030f 	and.w	r3, r3, #15
 8003362:	3b04      	subs	r3, #4
 8003364:	0112      	lsls	r2, r2, #4
 8003366:	b2d2      	uxtb	r2, r2
 8003368:	440b      	add	r3, r1
 800336a:	761a      	strb	r2, [r3, #24]
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr
 8003378:	e000e100 	.word	0xe000e100
 800337c:	e000ed00 	.word	0xe000ed00

08003380 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003380:	b480      	push	{r7}
 8003382:	b089      	sub	sp, #36	@ 0x24
 8003384:	af00      	add	r7, sp, #0
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	60b9      	str	r1, [r7, #8]
 800338a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f003 0307 	and.w	r3, r3, #7
 8003392:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	f1c3 0307 	rsb	r3, r3, #7
 800339a:	2b04      	cmp	r3, #4
 800339c:	bf28      	it	cs
 800339e:	2304      	movcs	r3, #4
 80033a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	3304      	adds	r3, #4
 80033a6:	2b06      	cmp	r3, #6
 80033a8:	d902      	bls.n	80033b0 <NVIC_EncodePriority+0x30>
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	3b03      	subs	r3, #3
 80033ae:	e000      	b.n	80033b2 <NVIC_EncodePriority+0x32>
 80033b0:	2300      	movs	r3, #0
 80033b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033b4:	f04f 32ff 	mov.w	r2, #4294967295
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	fa02 f303 	lsl.w	r3, r2, r3
 80033be:	43da      	mvns	r2, r3
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	401a      	ands	r2, r3
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033c8:	f04f 31ff 	mov.w	r1, #4294967295
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	fa01 f303 	lsl.w	r3, r1, r3
 80033d2:	43d9      	mvns	r1, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033d8:	4313      	orrs	r3, r2
         );
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3724      	adds	r7, #36	@ 0x24
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr

080033e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033e6:	b580      	push	{r7, lr}
 80033e8:	b082      	sub	sp, #8
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f7ff ff4c 	bl	800328c <__NVIC_SetPriorityGrouping>
}
 80033f4:	bf00      	nop
 80033f6:	3708      	adds	r7, #8
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b086      	sub	sp, #24
 8003400:	af00      	add	r7, sp, #0
 8003402:	4603      	mov	r3, r0
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	607a      	str	r2, [r7, #4]
 8003408:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800340a:	f7ff ff63 	bl	80032d4 <__NVIC_GetPriorityGrouping>
 800340e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003410:	687a      	ldr	r2, [r7, #4]
 8003412:	68b9      	ldr	r1, [r7, #8]
 8003414:	6978      	ldr	r0, [r7, #20]
 8003416:	f7ff ffb3 	bl	8003380 <NVIC_EncodePriority>
 800341a:	4602      	mov	r2, r0
 800341c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003420:	4611      	mov	r1, r2
 8003422:	4618      	mov	r0, r3
 8003424:	f7ff ff82 	bl	800332c <__NVIC_SetPriority>
}
 8003428:	bf00      	nop
 800342a:	3718      	adds	r7, #24
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
 8003436:	4603      	mov	r3, r0
 8003438:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800343a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800343e:	4618      	mov	r0, r3
 8003440:	f7ff ff56 	bl	80032f0 <__NVIC_EnableIRQ>
}
 8003444:	bf00      	nop
 8003446:	3708      	adds	r7, #8
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003454:	2300      	movs	r3, #0
 8003456:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800345e:	b2db      	uxtb	r3, r3
 8003460:	2b02      	cmp	r3, #2
 8003462:	d005      	beq.n	8003470 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2204      	movs	r2, #4
 8003468:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	73fb      	strb	r3, [r7, #15]
 800346e:	e037      	b.n	80034e0 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f022 020e 	bic.w	r2, r2, #14
 800347e:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800348a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800348e:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f022 0201 	bic.w	r2, r2, #1
 800349e:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034a4:	f003 021f 	and.w	r2, r3, #31
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ac:	2101      	movs	r1, #1
 80034ae:	fa01 f202 	lsl.w	r2, r1, r2
 80034b2:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80034bc:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d00c      	beq.n	80034e0 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034d4:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80034de:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80034f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3714      	adds	r7, #20
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr

080034fe <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034fe:	b580      	push	{r7, lr}
 8003500:	b084      	sub	sp, #16
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003506:	2300      	movs	r3, #0
 8003508:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2b02      	cmp	r3, #2
 8003514:	d00d      	beq.n	8003532 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2204      	movs	r2, #4
 800351a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	73fb      	strb	r3, [r7, #15]
 8003530:	e047      	b.n	80035c2 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f022 020e 	bic.w	r2, r2, #14
 8003540:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f022 0201 	bic.w	r2, r2, #1
 8003550:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800355c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003560:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003566:	f003 021f 	and.w	r2, r3, #31
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356e:	2101      	movs	r1, #1
 8003570:	fa01 f202 	lsl.w	r2, r1, r2
 8003574:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800357e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003584:	2b00      	cmp	r3, #0
 8003586:	d00c      	beq.n	80035a2 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003592:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003596:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80035a0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d003      	beq.n	80035c2 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	4798      	blx	r3
    }
  }
  return status;
 80035c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3710      	adds	r7, #16
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}

080035cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b087      	sub	sp, #28
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80035d6:	2300      	movs	r3, #0
 80035d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80035da:	e15a      	b.n	8003892 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	2101      	movs	r1, #1
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	fa01 f303 	lsl.w	r3, r1, r3
 80035e8:	4013      	ands	r3, r2
 80035ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 814c 	beq.w	800388c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f003 0303 	and.w	r3, r3, #3
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d005      	beq.n	800360c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003608:	2b02      	cmp	r3, #2
 800360a:	d130      	bne.n	800366e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	2203      	movs	r2, #3
 8003618:	fa02 f303 	lsl.w	r3, r2, r3
 800361c:	43db      	mvns	r3, r3
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	4013      	ands	r3, r2
 8003622:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	68da      	ldr	r2, [r3, #12]
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	693a      	ldr	r2, [r7, #16]
 8003632:	4313      	orrs	r3, r2
 8003634:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003642:	2201      	movs	r2, #1
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	fa02 f303 	lsl.w	r3, r2, r3
 800364a:	43db      	mvns	r3, r3
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	4013      	ands	r3, r2
 8003650:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	091b      	lsrs	r3, r3, #4
 8003658:	f003 0201 	and.w	r2, r3, #1
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	fa02 f303 	lsl.w	r3, r2, r3
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	4313      	orrs	r3, r2
 8003666:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f003 0303 	and.w	r3, r3, #3
 8003676:	2b03      	cmp	r3, #3
 8003678:	d017      	beq.n	80036aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	005b      	lsls	r3, r3, #1
 8003684:	2203      	movs	r2, #3
 8003686:	fa02 f303 	lsl.w	r3, r2, r3
 800368a:	43db      	mvns	r3, r3
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	4013      	ands	r3, r2
 8003690:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	fa02 f303 	lsl.w	r3, r2, r3
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	693a      	ldr	r2, [r7, #16]
 80036a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f003 0303 	and.w	r3, r3, #3
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d123      	bne.n	80036fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	08da      	lsrs	r2, r3, #3
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	3208      	adds	r2, #8
 80036be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	f003 0307 	and.w	r3, r3, #7
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	220f      	movs	r2, #15
 80036ce:	fa02 f303 	lsl.w	r3, r2, r3
 80036d2:	43db      	mvns	r3, r3
 80036d4:	693a      	ldr	r2, [r7, #16]
 80036d6:	4013      	ands	r3, r2
 80036d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	691a      	ldr	r2, [r3, #16]
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	f003 0307 	and.w	r3, r3, #7
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	08da      	lsrs	r2, r3, #3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	3208      	adds	r2, #8
 80036f8:	6939      	ldr	r1, [r7, #16]
 80036fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	2203      	movs	r2, #3
 800370a:	fa02 f303 	lsl.w	r3, r2, r3
 800370e:	43db      	mvns	r3, r3
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	4013      	ands	r3, r2
 8003714:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f003 0203 	and.w	r2, r3, #3
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	005b      	lsls	r3, r3, #1
 8003722:	fa02 f303 	lsl.w	r3, r2, r3
 8003726:	693a      	ldr	r2, [r7, #16]
 8003728:	4313      	orrs	r3, r2
 800372a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800373a:	2b00      	cmp	r3, #0
 800373c:	f000 80a6 	beq.w	800388c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003740:	4b5b      	ldr	r3, [pc, #364]	@ (80038b0 <HAL_GPIO_Init+0x2e4>)
 8003742:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003744:	4a5a      	ldr	r2, [pc, #360]	@ (80038b0 <HAL_GPIO_Init+0x2e4>)
 8003746:	f043 0301 	orr.w	r3, r3, #1
 800374a:	6613      	str	r3, [r2, #96]	@ 0x60
 800374c:	4b58      	ldr	r3, [pc, #352]	@ (80038b0 <HAL_GPIO_Init+0x2e4>)
 800374e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003750:	f003 0301 	and.w	r3, r3, #1
 8003754:	60bb      	str	r3, [r7, #8]
 8003756:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003758:	4a56      	ldr	r2, [pc, #344]	@ (80038b4 <HAL_GPIO_Init+0x2e8>)
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	089b      	lsrs	r3, r3, #2
 800375e:	3302      	adds	r3, #2
 8003760:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003764:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	f003 0303 	and.w	r3, r3, #3
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	220f      	movs	r2, #15
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	43db      	mvns	r3, r3
 8003776:	693a      	ldr	r2, [r7, #16]
 8003778:	4013      	ands	r3, r2
 800377a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003782:	d01f      	beq.n	80037c4 <HAL_GPIO_Init+0x1f8>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	4a4c      	ldr	r2, [pc, #304]	@ (80038b8 <HAL_GPIO_Init+0x2ec>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d019      	beq.n	80037c0 <HAL_GPIO_Init+0x1f4>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	4a4b      	ldr	r2, [pc, #300]	@ (80038bc <HAL_GPIO_Init+0x2f0>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d013      	beq.n	80037bc <HAL_GPIO_Init+0x1f0>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	4a4a      	ldr	r2, [pc, #296]	@ (80038c0 <HAL_GPIO_Init+0x2f4>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d00d      	beq.n	80037b8 <HAL_GPIO_Init+0x1ec>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	4a49      	ldr	r2, [pc, #292]	@ (80038c4 <HAL_GPIO_Init+0x2f8>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d007      	beq.n	80037b4 <HAL_GPIO_Init+0x1e8>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	4a48      	ldr	r2, [pc, #288]	@ (80038c8 <HAL_GPIO_Init+0x2fc>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d101      	bne.n	80037b0 <HAL_GPIO_Init+0x1e4>
 80037ac:	2305      	movs	r3, #5
 80037ae:	e00a      	b.n	80037c6 <HAL_GPIO_Init+0x1fa>
 80037b0:	2306      	movs	r3, #6
 80037b2:	e008      	b.n	80037c6 <HAL_GPIO_Init+0x1fa>
 80037b4:	2304      	movs	r3, #4
 80037b6:	e006      	b.n	80037c6 <HAL_GPIO_Init+0x1fa>
 80037b8:	2303      	movs	r3, #3
 80037ba:	e004      	b.n	80037c6 <HAL_GPIO_Init+0x1fa>
 80037bc:	2302      	movs	r3, #2
 80037be:	e002      	b.n	80037c6 <HAL_GPIO_Init+0x1fa>
 80037c0:	2301      	movs	r3, #1
 80037c2:	e000      	b.n	80037c6 <HAL_GPIO_Init+0x1fa>
 80037c4:	2300      	movs	r3, #0
 80037c6:	697a      	ldr	r2, [r7, #20]
 80037c8:	f002 0203 	and.w	r2, r2, #3
 80037cc:	0092      	lsls	r2, r2, #2
 80037ce:	4093      	lsls	r3, r2
 80037d0:	693a      	ldr	r2, [r7, #16]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037d6:	4937      	ldr	r1, [pc, #220]	@ (80038b4 <HAL_GPIO_Init+0x2e8>)
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	089b      	lsrs	r3, r3, #2
 80037dc:	3302      	adds	r3, #2
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80037e4:	4b39      	ldr	r3, [pc, #228]	@ (80038cc <HAL_GPIO_Init+0x300>)
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	43db      	mvns	r3, r3
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	4013      	ands	r3, r2
 80037f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d003      	beq.n	8003808 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	4313      	orrs	r3, r2
 8003806:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003808:	4a30      	ldr	r2, [pc, #192]	@ (80038cc <HAL_GPIO_Init+0x300>)
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800380e:	4b2f      	ldr	r3, [pc, #188]	@ (80038cc <HAL_GPIO_Init+0x300>)
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	43db      	mvns	r3, r3
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	4013      	ands	r3, r2
 800381c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d003      	beq.n	8003832 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	4313      	orrs	r3, r2
 8003830:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003832:	4a26      	ldr	r2, [pc, #152]	@ (80038cc <HAL_GPIO_Init+0x300>)
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003838:	4b24      	ldr	r3, [pc, #144]	@ (80038cc <HAL_GPIO_Init+0x300>)
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	43db      	mvns	r3, r3
 8003842:	693a      	ldr	r2, [r7, #16]
 8003844:	4013      	ands	r3, r2
 8003846:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d003      	beq.n	800385c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003854:	693a      	ldr	r2, [r7, #16]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	4313      	orrs	r3, r2
 800385a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800385c:	4a1b      	ldr	r2, [pc, #108]	@ (80038cc <HAL_GPIO_Init+0x300>)
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003862:	4b1a      	ldr	r3, [pc, #104]	@ (80038cc <HAL_GPIO_Init+0x300>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	43db      	mvns	r3, r3
 800386c:	693a      	ldr	r2, [r7, #16]
 800386e:	4013      	ands	r3, r2
 8003870:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d003      	beq.n	8003886 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800387e:	693a      	ldr	r2, [r7, #16]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	4313      	orrs	r3, r2
 8003884:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003886:	4a11      	ldr	r2, [pc, #68]	@ (80038cc <HAL_GPIO_Init+0x300>)
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	3301      	adds	r3, #1
 8003890:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	fa22 f303 	lsr.w	r3, r2, r3
 800389c:	2b00      	cmp	r3, #0
 800389e:	f47f ae9d 	bne.w	80035dc <HAL_GPIO_Init+0x10>
  }
}
 80038a2:	bf00      	nop
 80038a4:	bf00      	nop
 80038a6:	371c      	adds	r7, #28
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr
 80038b0:	40021000 	.word	0x40021000
 80038b4:	40010000 	.word	0x40010000
 80038b8:	48000400 	.word	0x48000400
 80038bc:	48000800 	.word	0x48000800
 80038c0:	48000c00 	.word	0x48000c00
 80038c4:	48001000 	.word	0x48001000
 80038c8:	48001400 	.word	0x48001400
 80038cc:	40010400 	.word	0x40010400

080038d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	460b      	mov	r3, r1
 80038da:	807b      	strh	r3, [r7, #2]
 80038dc:	4613      	mov	r3, r2
 80038de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80038e0:	787b      	ldrb	r3, [r7, #1]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d003      	beq.n	80038ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80038e6:	887a      	ldrh	r2, [r7, #2]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80038ec:	e002      	b.n	80038f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80038ee:	887a      	ldrh	r2, [r7, #2]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003900:	b480      	push	{r7}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d141      	bne.n	8003992 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800390e:	4b4b      	ldr	r3, [pc, #300]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003916:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800391a:	d131      	bne.n	8003980 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800391c:	4b47      	ldr	r3, [pc, #284]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800391e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003922:	4a46      	ldr	r2, [pc, #280]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003924:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003928:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800392c:	4b43      	ldr	r3, [pc, #268]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003934:	4a41      	ldr	r2, [pc, #260]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003936:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800393a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800393c:	4b40      	ldr	r3, [pc, #256]	@ (8003a40 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2232      	movs	r2, #50	@ 0x32
 8003942:	fb02 f303 	mul.w	r3, r2, r3
 8003946:	4a3f      	ldr	r2, [pc, #252]	@ (8003a44 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003948:	fba2 2303 	umull	r2, r3, r2, r3
 800394c:	0c9b      	lsrs	r3, r3, #18
 800394e:	3301      	adds	r3, #1
 8003950:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003952:	e002      	b.n	800395a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	3b01      	subs	r3, #1
 8003958:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800395a:	4b38      	ldr	r3, [pc, #224]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800395c:	695b      	ldr	r3, [r3, #20]
 800395e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003962:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003966:	d102      	bne.n	800396e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1f2      	bne.n	8003954 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800396e:	4b33      	ldr	r3, [pc, #204]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003976:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800397a:	d158      	bne.n	8003a2e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e057      	b.n	8003a30 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003980:	4b2e      	ldr	r3, [pc, #184]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003982:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003986:	4a2d      	ldr	r2, [pc, #180]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003988:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800398c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003990:	e04d      	b.n	8003a2e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003998:	d141      	bne.n	8003a1e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800399a:	4b28      	ldr	r3, [pc, #160]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80039a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039a6:	d131      	bne.n	8003a0c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80039a8:	4b24      	ldr	r3, [pc, #144]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039ae:	4a23      	ldr	r2, [pc, #140]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80039b8:	4b20      	ldr	r3, [pc, #128]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80039c0:	4a1e      	ldr	r2, [pc, #120]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80039c6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80039c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003a40 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2232      	movs	r2, #50	@ 0x32
 80039ce:	fb02 f303 	mul.w	r3, r2, r3
 80039d2:	4a1c      	ldr	r2, [pc, #112]	@ (8003a44 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80039d4:	fba2 2303 	umull	r2, r3, r2, r3
 80039d8:	0c9b      	lsrs	r3, r3, #18
 80039da:	3301      	adds	r3, #1
 80039dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039de:	e002      	b.n	80039e6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	3b01      	subs	r3, #1
 80039e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039e6:	4b15      	ldr	r3, [pc, #84]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039f2:	d102      	bne.n	80039fa <HAL_PWREx_ControlVoltageScaling+0xfa>
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d1f2      	bne.n	80039e0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80039fa:	4b10      	ldr	r3, [pc, #64]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039fc:	695b      	ldr	r3, [r3, #20]
 80039fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a06:	d112      	bne.n	8003a2e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	e011      	b.n	8003a30 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a12:	4a0a      	ldr	r2, [pc, #40]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a18:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003a1c:	e007      	b.n	8003a2e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a1e:	4b07      	ldr	r3, [pc, #28]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a26:	4a05      	ldr	r2, [pc, #20]	@ (8003a3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a28:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003a2c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3714      	adds	r7, #20
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	40007000 	.word	0x40007000
 8003a40:	20000000 	.word	0x20000000
 8003a44:	431bde83 	.word	0x431bde83

08003a48 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003a4c:	4b05      	ldr	r3, [pc, #20]	@ (8003a64 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	4a04      	ldr	r2, [pc, #16]	@ (8003a64 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003a52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a56:	6093      	str	r3, [r2, #8]
}
 8003a58:	bf00      	nop
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	40007000 	.word	0x40007000

08003a68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b088      	sub	sp, #32
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d101      	bne.n	8003a7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e2fe      	b.n	8004078 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d075      	beq.n	8003b72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a86:	4b97      	ldr	r3, [pc, #604]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f003 030c 	and.w	r3, r3, #12
 8003a8e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a90:	4b94      	ldr	r3, [pc, #592]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	f003 0303 	and.w	r3, r3, #3
 8003a98:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003a9a:	69bb      	ldr	r3, [r7, #24]
 8003a9c:	2b0c      	cmp	r3, #12
 8003a9e:	d102      	bne.n	8003aa6 <HAL_RCC_OscConfig+0x3e>
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	2b03      	cmp	r3, #3
 8003aa4:	d002      	beq.n	8003aac <HAL_RCC_OscConfig+0x44>
 8003aa6:	69bb      	ldr	r3, [r7, #24]
 8003aa8:	2b08      	cmp	r3, #8
 8003aaa:	d10b      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aac:	4b8d      	ldr	r3, [pc, #564]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d05b      	beq.n	8003b70 <HAL_RCC_OscConfig+0x108>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d157      	bne.n	8003b70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e2d9      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003acc:	d106      	bne.n	8003adc <HAL_RCC_OscConfig+0x74>
 8003ace:	4b85      	ldr	r3, [pc, #532]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a84      	ldr	r2, [pc, #528]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003ad4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ad8:	6013      	str	r3, [r2, #0]
 8003ada:	e01d      	b.n	8003b18 <HAL_RCC_OscConfig+0xb0>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ae4:	d10c      	bne.n	8003b00 <HAL_RCC_OscConfig+0x98>
 8003ae6:	4b7f      	ldr	r3, [pc, #508]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a7e      	ldr	r2, [pc, #504]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003aec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003af0:	6013      	str	r3, [r2, #0]
 8003af2:	4b7c      	ldr	r3, [pc, #496]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a7b      	ldr	r2, [pc, #492]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003af8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003afc:	6013      	str	r3, [r2, #0]
 8003afe:	e00b      	b.n	8003b18 <HAL_RCC_OscConfig+0xb0>
 8003b00:	4b78      	ldr	r3, [pc, #480]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a77      	ldr	r2, [pc, #476]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003b06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b0a:	6013      	str	r3, [r2, #0]
 8003b0c:	4b75      	ldr	r3, [pc, #468]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a74      	ldr	r2, [pc, #464]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003b12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d013      	beq.n	8003b48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b20:	f7ff fba8 	bl	8003274 <HAL_GetTick>
 8003b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b26:	e008      	b.n	8003b3a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b28:	f7ff fba4 	bl	8003274 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	2b64      	cmp	r3, #100	@ 0x64
 8003b34:	d901      	bls.n	8003b3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e29e      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b3a:	4b6a      	ldr	r3, [pc, #424]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d0f0      	beq.n	8003b28 <HAL_RCC_OscConfig+0xc0>
 8003b46:	e014      	b.n	8003b72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b48:	f7ff fb94 	bl	8003274 <HAL_GetTick>
 8003b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b4e:	e008      	b.n	8003b62 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b50:	f7ff fb90 	bl	8003274 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	2b64      	cmp	r3, #100	@ 0x64
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e28a      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b62:	4b60      	ldr	r3, [pc, #384]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1f0      	bne.n	8003b50 <HAL_RCC_OscConfig+0xe8>
 8003b6e:	e000      	b.n	8003b72 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d075      	beq.n	8003c6a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b7e:	4b59      	ldr	r3, [pc, #356]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	f003 030c 	and.w	r3, r3, #12
 8003b86:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b88:	4b56      	ldr	r3, [pc, #344]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	f003 0303 	and.w	r3, r3, #3
 8003b90:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	2b0c      	cmp	r3, #12
 8003b96:	d102      	bne.n	8003b9e <HAL_RCC_OscConfig+0x136>
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	2b02      	cmp	r3, #2
 8003b9c:	d002      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x13c>
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	2b04      	cmp	r3, #4
 8003ba2:	d11f      	bne.n	8003be4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ba4:	4b4f      	ldr	r3, [pc, #316]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d005      	beq.n	8003bbc <HAL_RCC_OscConfig+0x154>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d101      	bne.n	8003bbc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e25d      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bbc:	4b49      	ldr	r3, [pc, #292]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	061b      	lsls	r3, r3, #24
 8003bca:	4946      	ldr	r1, [pc, #280]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003bd0:	4b45      	ldr	r3, [pc, #276]	@ (8003ce8 <HAL_RCC_OscConfig+0x280>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7ff f98d 	bl	8002ef4 <HAL_InitTick>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d043      	beq.n	8003c68 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e249      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d023      	beq.n	8003c34 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bec:	4b3d      	ldr	r3, [pc, #244]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a3c      	ldr	r2, [pc, #240]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003bf2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bf6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf8:	f7ff fb3c 	bl	8003274 <HAL_GetTick>
 8003bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bfe:	e008      	b.n	8003c12 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c00:	f7ff fb38 	bl	8003274 <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e232      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c12:	4b34      	ldr	r3, [pc, #208]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d0f0      	beq.n	8003c00 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c1e:	4b31      	ldr	r3, [pc, #196]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	691b      	ldr	r3, [r3, #16]
 8003c2a:	061b      	lsls	r3, r3, #24
 8003c2c:	492d      	ldr	r1, [pc, #180]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	604b      	str	r3, [r1, #4]
 8003c32:	e01a      	b.n	8003c6a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c34:	4b2b      	ldr	r3, [pc, #172]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a2a      	ldr	r2, [pc, #168]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003c3a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c40:	f7ff fb18 	bl	8003274 <HAL_GetTick>
 8003c44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c46:	e008      	b.n	8003c5a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c48:	f7ff fb14 	bl	8003274 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d901      	bls.n	8003c5a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e20e      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c5a:	4b22      	ldr	r3, [pc, #136]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d1f0      	bne.n	8003c48 <HAL_RCC_OscConfig+0x1e0>
 8003c66:	e000      	b.n	8003c6a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c68:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0308 	and.w	r3, r3, #8
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d041      	beq.n	8003cfa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	695b      	ldr	r3, [r3, #20]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d01c      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c7e:	4b19      	ldr	r3, [pc, #100]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003c80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c84:	4a17      	ldr	r2, [pc, #92]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003c86:	f043 0301 	orr.w	r3, r3, #1
 8003c8a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c8e:	f7ff faf1 	bl	8003274 <HAL_GetTick>
 8003c92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c94:	e008      	b.n	8003ca8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c96:	f7ff faed 	bl	8003274 <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e1e7      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003caa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cae:	f003 0302 	and.w	r3, r3, #2
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d0ef      	beq.n	8003c96 <HAL_RCC_OscConfig+0x22e>
 8003cb6:	e020      	b.n	8003cfa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003cba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cbe:	4a09      	ldr	r2, [pc, #36]	@ (8003ce4 <HAL_RCC_OscConfig+0x27c>)
 8003cc0:	f023 0301 	bic.w	r3, r3, #1
 8003cc4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cc8:	f7ff fad4 	bl	8003274 <HAL_GetTick>
 8003ccc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003cce:	e00d      	b.n	8003cec <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cd0:	f7ff fad0 	bl	8003274 <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d906      	bls.n	8003cec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e1ca      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
 8003ce2:	bf00      	nop
 8003ce4:	40021000 	.word	0x40021000
 8003ce8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003cec:	4b8c      	ldr	r3, [pc, #560]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003cee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cf2:	f003 0302 	and.w	r3, r3, #2
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1ea      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 0304 	and.w	r3, r3, #4
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	f000 80a6 	beq.w	8003e54 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003d0c:	4b84      	ldr	r3, [pc, #528]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d101      	bne.n	8003d1c <HAL_RCC_OscConfig+0x2b4>
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e000      	b.n	8003d1e <HAL_RCC_OscConfig+0x2b6>
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00d      	beq.n	8003d3e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d22:	4b7f      	ldr	r3, [pc, #508]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d26:	4a7e      	ldr	r2, [pc, #504]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003d28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d2e:	4b7c      	ldr	r3, [pc, #496]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d36:	60fb      	str	r3, [r7, #12]
 8003d38:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d3e:	4b79      	ldr	r3, [pc, #484]	@ (8003f24 <HAL_RCC_OscConfig+0x4bc>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d118      	bne.n	8003d7c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d4a:	4b76      	ldr	r3, [pc, #472]	@ (8003f24 <HAL_RCC_OscConfig+0x4bc>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a75      	ldr	r2, [pc, #468]	@ (8003f24 <HAL_RCC_OscConfig+0x4bc>)
 8003d50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d56:	f7ff fa8d 	bl	8003274 <HAL_GetTick>
 8003d5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d5c:	e008      	b.n	8003d70 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d5e:	f7ff fa89 	bl	8003274 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	2b02      	cmp	r3, #2
 8003d6a:	d901      	bls.n	8003d70 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003d6c:	2303      	movs	r3, #3
 8003d6e:	e183      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d70:	4b6c      	ldr	r3, [pc, #432]	@ (8003f24 <HAL_RCC_OscConfig+0x4bc>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d0f0      	beq.n	8003d5e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d108      	bne.n	8003d96 <HAL_RCC_OscConfig+0x32e>
 8003d84:	4b66      	ldr	r3, [pc, #408]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d8a:	4a65      	ldr	r2, [pc, #404]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003d8c:	f043 0301 	orr.w	r3, r3, #1
 8003d90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d94:	e024      	b.n	8003de0 <HAL_RCC_OscConfig+0x378>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	2b05      	cmp	r3, #5
 8003d9c:	d110      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x358>
 8003d9e:	4b60      	ldr	r3, [pc, #384]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003da4:	4a5e      	ldr	r2, [pc, #376]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003da6:	f043 0304 	orr.w	r3, r3, #4
 8003daa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003dae:	4b5c      	ldr	r3, [pc, #368]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db4:	4a5a      	ldr	r2, [pc, #360]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003db6:	f043 0301 	orr.w	r3, r3, #1
 8003dba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003dbe:	e00f      	b.n	8003de0 <HAL_RCC_OscConfig+0x378>
 8003dc0:	4b57      	ldr	r3, [pc, #348]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dc6:	4a56      	ldr	r2, [pc, #344]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003dc8:	f023 0301 	bic.w	r3, r3, #1
 8003dcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003dd0:	4b53      	ldr	r3, [pc, #332]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dd6:	4a52      	ldr	r2, [pc, #328]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003dd8:	f023 0304 	bic.w	r3, r3, #4
 8003ddc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d016      	beq.n	8003e16 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003de8:	f7ff fa44 	bl	8003274 <HAL_GetTick>
 8003dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dee:	e00a      	b.n	8003e06 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003df0:	f7ff fa40 	bl	8003274 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e138      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e06:	4b46      	ldr	r3, [pc, #280]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e0c:	f003 0302 	and.w	r3, r3, #2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d0ed      	beq.n	8003df0 <HAL_RCC_OscConfig+0x388>
 8003e14:	e015      	b.n	8003e42 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e16:	f7ff fa2d 	bl	8003274 <HAL_GetTick>
 8003e1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e1c:	e00a      	b.n	8003e34 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e1e:	f7ff fa29 	bl	8003274 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d901      	bls.n	8003e34 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e121      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e34:	4b3a      	ldr	r3, [pc, #232]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e3a:	f003 0302 	and.w	r3, r3, #2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d1ed      	bne.n	8003e1e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e42:	7ffb      	ldrb	r3, [r7, #31]
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d105      	bne.n	8003e54 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e48:	4b35      	ldr	r3, [pc, #212]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e4c:	4a34      	ldr	r2, [pc, #208]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003e4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e52:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0320 	and.w	r3, r3, #32
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d03c      	beq.n	8003eda <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	699b      	ldr	r3, [r3, #24]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d01c      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003e68:	4b2d      	ldr	r3, [pc, #180]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003e6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e6e:	4a2c      	ldr	r2, [pc, #176]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003e70:	f043 0301 	orr.w	r3, r3, #1
 8003e74:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e78:	f7ff f9fc 	bl	8003274 <HAL_GetTick>
 8003e7c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003e7e:	e008      	b.n	8003e92 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e80:	f7ff f9f8 	bl	8003274 <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d901      	bls.n	8003e92 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e0f2      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003e92:	4b23      	ldr	r3, [pc, #140]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003e94:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e98:	f003 0302 	and.w	r3, r3, #2
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d0ef      	beq.n	8003e80 <HAL_RCC_OscConfig+0x418>
 8003ea0:	e01b      	b.n	8003eda <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ea2:	4b1f      	ldr	r3, [pc, #124]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003ea4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ea8:	4a1d      	ldr	r2, [pc, #116]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003eaa:	f023 0301 	bic.w	r3, r3, #1
 8003eae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eb2:	f7ff f9df 	bl	8003274 <HAL_GetTick>
 8003eb6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003eb8:	e008      	b.n	8003ecc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003eba:	f7ff f9db 	bl	8003274 <HAL_GetTick>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	2b02      	cmp	r3, #2
 8003ec6:	d901      	bls.n	8003ecc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	e0d5      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ecc:	4b14      	ldr	r3, [pc, #80]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003ece:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1ef      	bne.n	8003eba <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	69db      	ldr	r3, [r3, #28]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	f000 80c9 	beq.w	8004076 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ee4:	4b0e      	ldr	r3, [pc, #56]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f003 030c 	and.w	r3, r3, #12
 8003eec:	2b0c      	cmp	r3, #12
 8003eee:	f000 8083 	beq.w	8003ff8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	69db      	ldr	r3, [r3, #28]
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d15e      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003efa:	4b09      	ldr	r3, [pc, #36]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a08      	ldr	r2, [pc, #32]	@ (8003f20 <HAL_RCC_OscConfig+0x4b8>)
 8003f00:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f06:	f7ff f9b5 	bl	8003274 <HAL_GetTick>
 8003f0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f0c:	e00c      	b.n	8003f28 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f0e:	f7ff f9b1 	bl	8003274 <HAL_GetTick>
 8003f12:	4602      	mov	r2, r0
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d905      	bls.n	8003f28 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e0ab      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
 8003f20:	40021000 	.word	0x40021000
 8003f24:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f28:	4b55      	ldr	r3, [pc, #340]	@ (8004080 <HAL_RCC_OscConfig+0x618>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d1ec      	bne.n	8003f0e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f34:	4b52      	ldr	r3, [pc, #328]	@ (8004080 <HAL_RCC_OscConfig+0x618>)
 8003f36:	68da      	ldr	r2, [r3, #12]
 8003f38:	4b52      	ldr	r3, [pc, #328]	@ (8004084 <HAL_RCC_OscConfig+0x61c>)
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	6a11      	ldr	r1, [r2, #32]
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003f44:	3a01      	subs	r2, #1
 8003f46:	0112      	lsls	r2, r2, #4
 8003f48:	4311      	orrs	r1, r2
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003f4e:	0212      	lsls	r2, r2, #8
 8003f50:	4311      	orrs	r1, r2
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003f56:	0852      	lsrs	r2, r2, #1
 8003f58:	3a01      	subs	r2, #1
 8003f5a:	0552      	lsls	r2, r2, #21
 8003f5c:	4311      	orrs	r1, r2
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003f62:	0852      	lsrs	r2, r2, #1
 8003f64:	3a01      	subs	r2, #1
 8003f66:	0652      	lsls	r2, r2, #25
 8003f68:	4311      	orrs	r1, r2
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003f6e:	06d2      	lsls	r2, r2, #27
 8003f70:	430a      	orrs	r2, r1
 8003f72:	4943      	ldr	r1, [pc, #268]	@ (8004080 <HAL_RCC_OscConfig+0x618>)
 8003f74:	4313      	orrs	r3, r2
 8003f76:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f78:	4b41      	ldr	r3, [pc, #260]	@ (8004080 <HAL_RCC_OscConfig+0x618>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a40      	ldr	r2, [pc, #256]	@ (8004080 <HAL_RCC_OscConfig+0x618>)
 8003f7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f82:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f84:	4b3e      	ldr	r3, [pc, #248]	@ (8004080 <HAL_RCC_OscConfig+0x618>)
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	4a3d      	ldr	r2, [pc, #244]	@ (8004080 <HAL_RCC_OscConfig+0x618>)
 8003f8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f8e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f90:	f7ff f970 	bl	8003274 <HAL_GetTick>
 8003f94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f96:	e008      	b.n	8003faa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f98:	f7ff f96c 	bl	8003274 <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d901      	bls.n	8003faa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e066      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003faa:	4b35      	ldr	r3, [pc, #212]	@ (8004080 <HAL_RCC_OscConfig+0x618>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d0f0      	beq.n	8003f98 <HAL_RCC_OscConfig+0x530>
 8003fb6:	e05e      	b.n	8004076 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fb8:	4b31      	ldr	r3, [pc, #196]	@ (8004080 <HAL_RCC_OscConfig+0x618>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a30      	ldr	r2, [pc, #192]	@ (8004080 <HAL_RCC_OscConfig+0x618>)
 8003fbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc4:	f7ff f956 	bl	8003274 <HAL_GetTick>
 8003fc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fca:	e008      	b.n	8003fde <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fcc:	f7ff f952 	bl	8003274 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d901      	bls.n	8003fde <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e04c      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fde:	4b28      	ldr	r3, [pc, #160]	@ (8004080 <HAL_RCC_OscConfig+0x618>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d1f0      	bne.n	8003fcc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003fea:	4b25      	ldr	r3, [pc, #148]	@ (8004080 <HAL_RCC_OscConfig+0x618>)
 8003fec:	68da      	ldr	r2, [r3, #12]
 8003fee:	4924      	ldr	r1, [pc, #144]	@ (8004080 <HAL_RCC_OscConfig+0x618>)
 8003ff0:	4b25      	ldr	r3, [pc, #148]	@ (8004088 <HAL_RCC_OscConfig+0x620>)
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	60cb      	str	r3, [r1, #12]
 8003ff6:	e03e      	b.n	8004076 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	69db      	ldr	r3, [r3, #28]
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d101      	bne.n	8004004 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e039      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004004:	4b1e      	ldr	r3, [pc, #120]	@ (8004080 <HAL_RCC_OscConfig+0x618>)
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	f003 0203 	and.w	r2, r3, #3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6a1b      	ldr	r3, [r3, #32]
 8004014:	429a      	cmp	r2, r3
 8004016:	d12c      	bne.n	8004072 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004022:	3b01      	subs	r3, #1
 8004024:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004026:	429a      	cmp	r2, r3
 8004028:	d123      	bne.n	8004072 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004034:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004036:	429a      	cmp	r2, r3
 8004038:	d11b      	bne.n	8004072 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004044:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004046:	429a      	cmp	r2, r3
 8004048:	d113      	bne.n	8004072 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004054:	085b      	lsrs	r3, r3, #1
 8004056:	3b01      	subs	r3, #1
 8004058:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800405a:	429a      	cmp	r2, r3
 800405c:	d109      	bne.n	8004072 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004068:	085b      	lsrs	r3, r3, #1
 800406a:	3b01      	subs	r3, #1
 800406c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800406e:	429a      	cmp	r2, r3
 8004070:	d001      	beq.n	8004076 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e000      	b.n	8004078 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004076:	2300      	movs	r3, #0
}
 8004078:	4618      	mov	r0, r3
 800407a:	3720      	adds	r7, #32
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}
 8004080:	40021000 	.word	0x40021000
 8004084:	019f800c 	.word	0x019f800c
 8004088:	feeefffc 	.word	0xfeeefffc

0800408c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004096:	2300      	movs	r3, #0
 8004098:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d101      	bne.n	80040a4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e11e      	b.n	80042e2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040a4:	4b91      	ldr	r3, [pc, #580]	@ (80042ec <HAL_RCC_ClockConfig+0x260>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 030f 	and.w	r3, r3, #15
 80040ac:	683a      	ldr	r2, [r7, #0]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d910      	bls.n	80040d4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040b2:	4b8e      	ldr	r3, [pc, #568]	@ (80042ec <HAL_RCC_ClockConfig+0x260>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f023 020f 	bic.w	r2, r3, #15
 80040ba:	498c      	ldr	r1, [pc, #560]	@ (80042ec <HAL_RCC_ClockConfig+0x260>)
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	4313      	orrs	r3, r2
 80040c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040c2:	4b8a      	ldr	r3, [pc, #552]	@ (80042ec <HAL_RCC_ClockConfig+0x260>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 030f 	and.w	r3, r3, #15
 80040ca:	683a      	ldr	r2, [r7, #0]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d001      	beq.n	80040d4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e106      	b.n	80042e2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d073      	beq.n	80041c8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	2b03      	cmp	r3, #3
 80040e6:	d129      	bne.n	800413c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040e8:	4b81      	ldr	r3, [pc, #516]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e0f4      	b.n	80042e2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80040f8:	f000 f9d0 	bl	800449c <RCC_GetSysClockFreqFromPLLSource>
 80040fc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	4a7c      	ldr	r2, [pc, #496]	@ (80042f4 <HAL_RCC_ClockConfig+0x268>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d93f      	bls.n	8004186 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004106:	4b7a      	ldr	r3, [pc, #488]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d009      	beq.n	8004126 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800411a:	2b00      	cmp	r3, #0
 800411c:	d033      	beq.n	8004186 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004122:	2b00      	cmp	r3, #0
 8004124:	d12f      	bne.n	8004186 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004126:	4b72      	ldr	r3, [pc, #456]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800412e:	4a70      	ldr	r2, [pc, #448]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 8004130:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004134:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004136:	2380      	movs	r3, #128	@ 0x80
 8004138:	617b      	str	r3, [r7, #20]
 800413a:	e024      	b.n	8004186 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	2b02      	cmp	r3, #2
 8004142:	d107      	bne.n	8004154 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004144:	4b6a      	ldr	r3, [pc, #424]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800414c:	2b00      	cmp	r3, #0
 800414e:	d109      	bne.n	8004164 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e0c6      	b.n	80042e2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004154:	4b66      	ldr	r3, [pc, #408]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800415c:	2b00      	cmp	r3, #0
 800415e:	d101      	bne.n	8004164 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e0be      	b.n	80042e2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004164:	f000 f8ce 	bl	8004304 <HAL_RCC_GetSysClockFreq>
 8004168:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	4a61      	ldr	r2, [pc, #388]	@ (80042f4 <HAL_RCC_ClockConfig+0x268>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d909      	bls.n	8004186 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004172:	4b5f      	ldr	r3, [pc, #380]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800417a:	4a5d      	ldr	r2, [pc, #372]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 800417c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004180:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004182:	2380      	movs	r3, #128	@ 0x80
 8004184:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004186:	4b5a      	ldr	r3, [pc, #360]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f023 0203 	bic.w	r2, r3, #3
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	4957      	ldr	r1, [pc, #348]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 8004194:	4313      	orrs	r3, r2
 8004196:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004198:	f7ff f86c 	bl	8003274 <HAL_GetTick>
 800419c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800419e:	e00a      	b.n	80041b6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041a0:	f7ff f868 	bl	8003274 <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d901      	bls.n	80041b6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e095      	b.n	80042e2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041b6:	4b4e      	ldr	r3, [pc, #312]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	f003 020c 	and.w	r2, r3, #12
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d1eb      	bne.n	80041a0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0302 	and.w	r3, r3, #2
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d023      	beq.n	800421c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0304 	and.w	r3, r3, #4
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d005      	beq.n	80041ec <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041e0:	4b43      	ldr	r3, [pc, #268]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	4a42      	ldr	r2, [pc, #264]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 80041e6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80041ea:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0308 	and.w	r3, r3, #8
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d007      	beq.n	8004208 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80041f8:	4b3d      	ldr	r3, [pc, #244]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004200:	4a3b      	ldr	r2, [pc, #236]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 8004202:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004206:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004208:	4b39      	ldr	r3, [pc, #228]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	4936      	ldr	r1, [pc, #216]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 8004216:	4313      	orrs	r3, r2
 8004218:	608b      	str	r3, [r1, #8]
 800421a:	e008      	b.n	800422e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	2b80      	cmp	r3, #128	@ 0x80
 8004220:	d105      	bne.n	800422e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004222:	4b33      	ldr	r3, [pc, #204]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	4a32      	ldr	r2, [pc, #200]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 8004228:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800422c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800422e:	4b2f      	ldr	r3, [pc, #188]	@ (80042ec <HAL_RCC_ClockConfig+0x260>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 030f 	and.w	r3, r3, #15
 8004236:	683a      	ldr	r2, [r7, #0]
 8004238:	429a      	cmp	r2, r3
 800423a:	d21d      	bcs.n	8004278 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800423c:	4b2b      	ldr	r3, [pc, #172]	@ (80042ec <HAL_RCC_ClockConfig+0x260>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f023 020f 	bic.w	r2, r3, #15
 8004244:	4929      	ldr	r1, [pc, #164]	@ (80042ec <HAL_RCC_ClockConfig+0x260>)
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	4313      	orrs	r3, r2
 800424a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800424c:	f7ff f812 	bl	8003274 <HAL_GetTick>
 8004250:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004252:	e00a      	b.n	800426a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004254:	f7ff f80e 	bl	8003274 <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004262:	4293      	cmp	r3, r2
 8004264:	d901      	bls.n	800426a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004266:	2303      	movs	r3, #3
 8004268:	e03b      	b.n	80042e2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800426a:	4b20      	ldr	r3, [pc, #128]	@ (80042ec <HAL_RCC_ClockConfig+0x260>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 030f 	and.w	r3, r3, #15
 8004272:	683a      	ldr	r2, [r7, #0]
 8004274:	429a      	cmp	r2, r3
 8004276:	d1ed      	bne.n	8004254 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0304 	and.w	r3, r3, #4
 8004280:	2b00      	cmp	r3, #0
 8004282:	d008      	beq.n	8004296 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004284:	4b1a      	ldr	r3, [pc, #104]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	4917      	ldr	r1, [pc, #92]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 8004292:	4313      	orrs	r3, r2
 8004294:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0308 	and.w	r3, r3, #8
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d009      	beq.n	80042b6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042a2:	4b13      	ldr	r3, [pc, #76]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	00db      	lsls	r3, r3, #3
 80042b0:	490f      	ldr	r1, [pc, #60]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 80042b2:	4313      	orrs	r3, r2
 80042b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80042b6:	f000 f825 	bl	8004304 <HAL_RCC_GetSysClockFreq>
 80042ba:	4602      	mov	r2, r0
 80042bc:	4b0c      	ldr	r3, [pc, #48]	@ (80042f0 <HAL_RCC_ClockConfig+0x264>)
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	091b      	lsrs	r3, r3, #4
 80042c2:	f003 030f 	and.w	r3, r3, #15
 80042c6:	490c      	ldr	r1, [pc, #48]	@ (80042f8 <HAL_RCC_ClockConfig+0x26c>)
 80042c8:	5ccb      	ldrb	r3, [r1, r3]
 80042ca:	f003 031f 	and.w	r3, r3, #31
 80042ce:	fa22 f303 	lsr.w	r3, r2, r3
 80042d2:	4a0a      	ldr	r2, [pc, #40]	@ (80042fc <HAL_RCC_ClockConfig+0x270>)
 80042d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80042d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004300 <HAL_RCC_ClockConfig+0x274>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4618      	mov	r0, r3
 80042dc:	f7fe fe0a 	bl	8002ef4 <HAL_InitTick>
 80042e0:	4603      	mov	r3, r0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3718      	adds	r7, #24
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	40022000 	.word	0x40022000
 80042f0:	40021000 	.word	0x40021000
 80042f4:	04c4b400 	.word	0x04c4b400
 80042f8:	0800d1e4 	.word	0x0800d1e4
 80042fc:	20000000 	.word	0x20000000
 8004300:	20000004 	.word	0x20000004

08004304 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004304:	b480      	push	{r7}
 8004306:	b087      	sub	sp, #28
 8004308:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800430a:	4b2c      	ldr	r3, [pc, #176]	@ (80043bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	f003 030c 	and.w	r3, r3, #12
 8004312:	2b04      	cmp	r3, #4
 8004314:	d102      	bne.n	800431c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004316:	4b2a      	ldr	r3, [pc, #168]	@ (80043c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004318:	613b      	str	r3, [r7, #16]
 800431a:	e047      	b.n	80043ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800431c:	4b27      	ldr	r3, [pc, #156]	@ (80043bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f003 030c 	and.w	r3, r3, #12
 8004324:	2b08      	cmp	r3, #8
 8004326:	d102      	bne.n	800432e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004328:	4b26      	ldr	r3, [pc, #152]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800432a:	613b      	str	r3, [r7, #16]
 800432c:	e03e      	b.n	80043ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800432e:	4b23      	ldr	r3, [pc, #140]	@ (80043bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	f003 030c 	and.w	r3, r3, #12
 8004336:	2b0c      	cmp	r3, #12
 8004338:	d136      	bne.n	80043a8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800433a:	4b20      	ldr	r3, [pc, #128]	@ (80043bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	f003 0303 	and.w	r3, r3, #3
 8004342:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004344:	4b1d      	ldr	r3, [pc, #116]	@ (80043bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	091b      	lsrs	r3, r3, #4
 800434a:	f003 030f 	and.w	r3, r3, #15
 800434e:	3301      	adds	r3, #1
 8004350:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2b03      	cmp	r3, #3
 8004356:	d10c      	bne.n	8004372 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004358:	4a1a      	ldr	r2, [pc, #104]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004360:	4a16      	ldr	r2, [pc, #88]	@ (80043bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004362:	68d2      	ldr	r2, [r2, #12]
 8004364:	0a12      	lsrs	r2, r2, #8
 8004366:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800436a:	fb02 f303 	mul.w	r3, r2, r3
 800436e:	617b      	str	r3, [r7, #20]
      break;
 8004370:	e00c      	b.n	800438c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004372:	4a13      	ldr	r2, [pc, #76]	@ (80043c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	fbb2 f3f3 	udiv	r3, r2, r3
 800437a:	4a10      	ldr	r2, [pc, #64]	@ (80043bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800437c:	68d2      	ldr	r2, [r2, #12]
 800437e:	0a12      	lsrs	r2, r2, #8
 8004380:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004384:	fb02 f303 	mul.w	r3, r2, r3
 8004388:	617b      	str	r3, [r7, #20]
      break;
 800438a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800438c:	4b0b      	ldr	r3, [pc, #44]	@ (80043bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	0e5b      	lsrs	r3, r3, #25
 8004392:	f003 0303 	and.w	r3, r3, #3
 8004396:	3301      	adds	r3, #1
 8004398:	005b      	lsls	r3, r3, #1
 800439a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800439c:	697a      	ldr	r2, [r7, #20]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043a4:	613b      	str	r3, [r7, #16]
 80043a6:	e001      	b.n	80043ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80043a8:	2300      	movs	r3, #0
 80043aa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80043ac:	693b      	ldr	r3, [r7, #16]
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	371c      	adds	r7, #28
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	40021000 	.word	0x40021000
 80043c0:	00f42400 	.word	0x00f42400
 80043c4:	016e3600 	.word	0x016e3600

080043c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043c8:	b480      	push	{r7}
 80043ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043cc:	4b03      	ldr	r3, [pc, #12]	@ (80043dc <HAL_RCC_GetHCLKFreq+0x14>)
 80043ce:	681b      	ldr	r3, [r3, #0]
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	20000000 	.word	0x20000000

080043e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80043e4:	f7ff fff0 	bl	80043c8 <HAL_RCC_GetHCLKFreq>
 80043e8:	4602      	mov	r2, r0
 80043ea:	4b06      	ldr	r3, [pc, #24]	@ (8004404 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	0a1b      	lsrs	r3, r3, #8
 80043f0:	f003 0307 	and.w	r3, r3, #7
 80043f4:	4904      	ldr	r1, [pc, #16]	@ (8004408 <HAL_RCC_GetPCLK1Freq+0x28>)
 80043f6:	5ccb      	ldrb	r3, [r1, r3]
 80043f8:	f003 031f 	and.w	r3, r3, #31
 80043fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004400:	4618      	mov	r0, r3
 8004402:	bd80      	pop	{r7, pc}
 8004404:	40021000 	.word	0x40021000
 8004408:	0800d1f4 	.word	0x0800d1f4

0800440c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004410:	f7ff ffda 	bl	80043c8 <HAL_RCC_GetHCLKFreq>
 8004414:	4602      	mov	r2, r0
 8004416:	4b06      	ldr	r3, [pc, #24]	@ (8004430 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	0adb      	lsrs	r3, r3, #11
 800441c:	f003 0307 	and.w	r3, r3, #7
 8004420:	4904      	ldr	r1, [pc, #16]	@ (8004434 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004422:	5ccb      	ldrb	r3, [r1, r3]
 8004424:	f003 031f 	and.w	r3, r3, #31
 8004428:	fa22 f303 	lsr.w	r3, r2, r3
}
 800442c:	4618      	mov	r0, r3
 800442e:	bd80      	pop	{r7, pc}
 8004430:	40021000 	.word	0x40021000
 8004434:	0800d1f4 	.word	0x0800d1f4

08004438 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	220f      	movs	r2, #15
 8004446:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004448:	4b12      	ldr	r3, [pc, #72]	@ (8004494 <HAL_RCC_GetClockConfig+0x5c>)
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	f003 0203 	and.w	r2, r3, #3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004454:	4b0f      	ldr	r3, [pc, #60]	@ (8004494 <HAL_RCC_GetClockConfig+0x5c>)
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004460:	4b0c      	ldr	r3, [pc, #48]	@ (8004494 <HAL_RCC_GetClockConfig+0x5c>)
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800446c:	4b09      	ldr	r3, [pc, #36]	@ (8004494 <HAL_RCC_GetClockConfig+0x5c>)
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	08db      	lsrs	r3, r3, #3
 8004472:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800447a:	4b07      	ldr	r3, [pc, #28]	@ (8004498 <HAL_RCC_GetClockConfig+0x60>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 020f 	and.w	r2, r3, #15
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	601a      	str	r2, [r3, #0]
}
 8004486:	bf00      	nop
 8004488:	370c      	adds	r7, #12
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop
 8004494:	40021000 	.word	0x40021000
 8004498:	40022000 	.word	0x40022000

0800449c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800449c:	b480      	push	{r7}
 800449e:	b087      	sub	sp, #28
 80044a0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80044a2:	4b1e      	ldr	r3, [pc, #120]	@ (800451c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	f003 0303 	and.w	r3, r3, #3
 80044aa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80044ac:	4b1b      	ldr	r3, [pc, #108]	@ (800451c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	091b      	lsrs	r3, r3, #4
 80044b2:	f003 030f 	and.w	r3, r3, #15
 80044b6:	3301      	adds	r3, #1
 80044b8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	2b03      	cmp	r3, #3
 80044be:	d10c      	bne.n	80044da <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80044c0:	4a17      	ldr	r2, [pc, #92]	@ (8004520 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044c8:	4a14      	ldr	r2, [pc, #80]	@ (800451c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80044ca:	68d2      	ldr	r2, [r2, #12]
 80044cc:	0a12      	lsrs	r2, r2, #8
 80044ce:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80044d2:	fb02 f303 	mul.w	r3, r2, r3
 80044d6:	617b      	str	r3, [r7, #20]
    break;
 80044d8:	e00c      	b.n	80044f4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80044da:	4a12      	ldr	r2, [pc, #72]	@ (8004524 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	fbb2 f3f3 	udiv	r3, r2, r3
 80044e2:	4a0e      	ldr	r2, [pc, #56]	@ (800451c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80044e4:	68d2      	ldr	r2, [r2, #12]
 80044e6:	0a12      	lsrs	r2, r2, #8
 80044e8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80044ec:	fb02 f303 	mul.w	r3, r2, r3
 80044f0:	617b      	str	r3, [r7, #20]
    break;
 80044f2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80044f4:	4b09      	ldr	r3, [pc, #36]	@ (800451c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	0e5b      	lsrs	r3, r3, #25
 80044fa:	f003 0303 	and.w	r3, r3, #3
 80044fe:	3301      	adds	r3, #1
 8004500:	005b      	lsls	r3, r3, #1
 8004502:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004504:	697a      	ldr	r2, [r7, #20]
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	fbb2 f3f3 	udiv	r3, r2, r3
 800450c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800450e:	687b      	ldr	r3, [r7, #4]
}
 8004510:	4618      	mov	r0, r3
 8004512:	371c      	adds	r7, #28
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr
 800451c:	40021000 	.word	0x40021000
 8004520:	016e3600 	.word	0x016e3600
 8004524:	00f42400 	.word	0x00f42400

08004528 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b086      	sub	sp, #24
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004530:	2300      	movs	r3, #0
 8004532:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004534:	2300      	movs	r3, #0
 8004536:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004540:	2b00      	cmp	r3, #0
 8004542:	f000 8098 	beq.w	8004676 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004546:	2300      	movs	r3, #0
 8004548:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800454a:	4b43      	ldr	r3, [pc, #268]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800454c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800454e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d10d      	bne.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004556:	4b40      	ldr	r3, [pc, #256]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800455a:	4a3f      	ldr	r2, [pc, #252]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800455c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004560:	6593      	str	r3, [r2, #88]	@ 0x58
 8004562:	4b3d      	ldr	r3, [pc, #244]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004566:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800456a:	60bb      	str	r3, [r7, #8]
 800456c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800456e:	2301      	movs	r3, #1
 8004570:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004572:	4b3a      	ldr	r3, [pc, #232]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a39      	ldr	r2, [pc, #228]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004578:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800457c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800457e:	f7fe fe79 	bl	8003274 <HAL_GetTick>
 8004582:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004584:	e009      	b.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004586:	f7fe fe75 	bl	8003274 <HAL_GetTick>
 800458a:	4602      	mov	r2, r0
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	2b02      	cmp	r3, #2
 8004592:	d902      	bls.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004594:	2303      	movs	r3, #3
 8004596:	74fb      	strb	r3, [r7, #19]
        break;
 8004598:	e005      	b.n	80045a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800459a:	4b30      	ldr	r3, [pc, #192]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d0ef      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80045a6:	7cfb      	ldrb	r3, [r7, #19]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d159      	bne.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80045ac:	4b2a      	ldr	r3, [pc, #168]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045b6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d01e      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045c2:	697a      	ldr	r2, [r7, #20]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d019      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80045c8:	4b23      	ldr	r3, [pc, #140]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045d2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80045d4:	4b20      	ldr	r3, [pc, #128]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045da:	4a1f      	ldr	r2, [pc, #124]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045e4:	4b1c      	ldr	r3, [pc, #112]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045ea:	4a1b      	ldr	r2, [pc, #108]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80045f4:	4a18      	ldr	r2, [pc, #96]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	2b00      	cmp	r3, #0
 8004604:	d016      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004606:	f7fe fe35 	bl	8003274 <HAL_GetTick>
 800460a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800460c:	e00b      	b.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800460e:	f7fe fe31 	bl	8003274 <HAL_GetTick>
 8004612:	4602      	mov	r2, r0
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	f241 3288 	movw	r2, #5000	@ 0x1388
 800461c:	4293      	cmp	r3, r2
 800461e:	d902      	bls.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004620:	2303      	movs	r3, #3
 8004622:	74fb      	strb	r3, [r7, #19]
            break;
 8004624:	e006      	b.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004626:	4b0c      	ldr	r3, [pc, #48]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004628:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800462c:	f003 0302 	and.w	r3, r3, #2
 8004630:	2b00      	cmp	r3, #0
 8004632:	d0ec      	beq.n	800460e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004634:	7cfb      	ldrb	r3, [r7, #19]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d10b      	bne.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800463a:	4b07      	ldr	r3, [pc, #28]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800463c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004640:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004648:	4903      	ldr	r1, [pc, #12]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800464a:	4313      	orrs	r3, r2
 800464c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004650:	e008      	b.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004652:	7cfb      	ldrb	r3, [r7, #19]
 8004654:	74bb      	strb	r3, [r7, #18]
 8004656:	e005      	b.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004658:	40021000 	.word	0x40021000
 800465c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004660:	7cfb      	ldrb	r3, [r7, #19]
 8004662:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004664:	7c7b      	ldrb	r3, [r7, #17]
 8004666:	2b01      	cmp	r3, #1
 8004668:	d105      	bne.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800466a:	4ba7      	ldr	r3, [pc, #668]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800466c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800466e:	4aa6      	ldr	r2, [pc, #664]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004670:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004674:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00a      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004682:	4ba1      	ldr	r3, [pc, #644]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004684:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004688:	f023 0203 	bic.w	r2, r3, #3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	499d      	ldr	r1, [pc, #628]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004692:	4313      	orrs	r3, r2
 8004694:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0302 	and.w	r3, r3, #2
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00a      	beq.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80046a4:	4b98      	ldr	r3, [pc, #608]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046aa:	f023 020c 	bic.w	r2, r3, #12
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	4995      	ldr	r1, [pc, #596]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0304 	and.w	r3, r3, #4
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00a      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80046c6:	4b90      	ldr	r3, [pc, #576]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046cc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	498c      	ldr	r1, [pc, #560]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046d6:	4313      	orrs	r3, r2
 80046d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0308 	and.w	r3, r3, #8
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00a      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80046e8:	4b87      	ldr	r3, [pc, #540]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	691b      	ldr	r3, [r3, #16]
 80046f6:	4984      	ldr	r1, [pc, #528]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046f8:	4313      	orrs	r3, r2
 80046fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0310 	and.w	r3, r3, #16
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00a      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800470a:	4b7f      	ldr	r3, [pc, #508]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800470c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004710:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	695b      	ldr	r3, [r3, #20]
 8004718:	497b      	ldr	r1, [pc, #492]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800471a:	4313      	orrs	r3, r2
 800471c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0320 	and.w	r3, r3, #32
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00a      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800472c:	4b76      	ldr	r3, [pc, #472]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800472e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004732:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	699b      	ldr	r3, [r3, #24]
 800473a:	4973      	ldr	r1, [pc, #460]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800473c:	4313      	orrs	r3, r2
 800473e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00a      	beq.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800474e:	4b6e      	ldr	r3, [pc, #440]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004750:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004754:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	69db      	ldr	r3, [r3, #28]
 800475c:	496a      	ldr	r1, [pc, #424]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800475e:	4313      	orrs	r3, r2
 8004760:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00a      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004770:	4b65      	ldr	r3, [pc, #404]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004776:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6a1b      	ldr	r3, [r3, #32]
 800477e:	4962      	ldr	r1, [pc, #392]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004780:	4313      	orrs	r3, r2
 8004782:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800478e:	2b00      	cmp	r3, #0
 8004790:	d00a      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004792:	4b5d      	ldr	r3, [pc, #372]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004794:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004798:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a0:	4959      	ldr	r1, [pc, #356]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047a2:	4313      	orrs	r3, r2
 80047a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d00a      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80047b4:	4b54      	ldr	r3, [pc, #336]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047ba:	f023 0203 	bic.w	r2, r3, #3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c2:	4951      	ldr	r1, [pc, #324]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047c4:	4313      	orrs	r3, r2
 80047c6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d00a      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80047d6:	4b4c      	ldr	r3, [pc, #304]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047dc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e4:	4948      	ldr	r1, [pc, #288]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d015      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80047f8:	4b43      	ldr	r3, [pc, #268]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004806:	4940      	ldr	r1, [pc, #256]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004808:	4313      	orrs	r3, r2
 800480a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004812:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004816:	d105      	bne.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004818:	4b3b      	ldr	r3, [pc, #236]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	4a3a      	ldr	r2, [pc, #232]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800481e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004822:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800482c:	2b00      	cmp	r3, #0
 800482e:	d015      	beq.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004830:	4b35      	ldr	r3, [pc, #212]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004832:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004836:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800483e:	4932      	ldr	r1, [pc, #200]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004840:	4313      	orrs	r3, r2
 8004842:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800484a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800484e:	d105      	bne.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004850:	4b2d      	ldr	r3, [pc, #180]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	4a2c      	ldr	r2, [pc, #176]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004856:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800485a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004864:	2b00      	cmp	r3, #0
 8004866:	d015      	beq.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004868:	4b27      	ldr	r3, [pc, #156]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800486a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800486e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004876:	4924      	ldr	r1, [pc, #144]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004878:	4313      	orrs	r3, r2
 800487a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004882:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004886:	d105      	bne.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004888:	4b1f      	ldr	r3, [pc, #124]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	4a1e      	ldr	r2, [pc, #120]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800488e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004892:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800489c:	2b00      	cmp	r3, #0
 800489e:	d015      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80048a0:	4b19      	ldr	r3, [pc, #100]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ae:	4916      	ldr	r1, [pc, #88]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048b0:	4313      	orrs	r3, r2
 80048b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048be:	d105      	bne.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048c0:	4b11      	ldr	r3, [pc, #68]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	4a10      	ldr	r2, [pc, #64]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048ca:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d019      	beq.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80048d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e6:	4908      	ldr	r1, [pc, #32]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048f6:	d109      	bne.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048f8:	4b03      	ldr	r3, [pc, #12]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	4a02      	ldr	r2, [pc, #8]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004902:	60d3      	str	r3, [r2, #12]
 8004904:	e002      	b.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004906:	bf00      	nop
 8004908:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d015      	beq.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004918:	4b29      	ldr	r3, [pc, #164]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800491a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800491e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004926:	4926      	ldr	r1, [pc, #152]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004928:	4313      	orrs	r3, r2
 800492a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004932:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004936:	d105      	bne.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004938:	4b21      	ldr	r3, [pc, #132]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	4a20      	ldr	r2, [pc, #128]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800493e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004942:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800494c:	2b00      	cmp	r3, #0
 800494e:	d015      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004950:	4b1b      	ldr	r3, [pc, #108]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004956:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800495e:	4918      	ldr	r1, [pc, #96]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004960:	4313      	orrs	r3, r2
 8004962:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800496a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800496e:	d105      	bne.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004970:	4b13      	ldr	r3, [pc, #76]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	4a12      	ldr	r2, [pc, #72]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004976:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800497a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004984:	2b00      	cmp	r3, #0
 8004986:	d015      	beq.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004988:	4b0d      	ldr	r3, [pc, #52]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800498a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800498e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004996:	490a      	ldr	r1, [pc, #40]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004998:	4313      	orrs	r3, r2
 800499a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049a6:	d105      	bne.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049a8:	4b05      	ldr	r3, [pc, #20]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	4a04      	ldr	r2, [pc, #16]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049b2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80049b4:	7cbb      	ldrb	r3, [r7, #18]
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3718      	adds	r7, #24
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	40021000 	.word	0x40021000

080049c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b082      	sub	sp, #8
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e049      	b.n	8004a6a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d106      	bne.n	80049f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f7fe f91a 	bl	8002c24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2202      	movs	r2, #2
 80049f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	3304      	adds	r3, #4
 8004a00:	4619      	mov	r1, r3
 8004a02:	4610      	mov	r0, r2
 8004a04:	f000 fef8 	bl	80057f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3708      	adds	r7, #8
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
	...

08004a74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d001      	beq.n	8004a8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e054      	b.n	8004b36 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68da      	ldr	r2, [r3, #12]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f042 0201 	orr.w	r2, r2, #1
 8004aa2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a26      	ldr	r2, [pc, #152]	@ (8004b44 <HAL_TIM_Base_Start_IT+0xd0>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d022      	beq.n	8004af4 <HAL_TIM_Base_Start_IT+0x80>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ab6:	d01d      	beq.n	8004af4 <HAL_TIM_Base_Start_IT+0x80>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a22      	ldr	r2, [pc, #136]	@ (8004b48 <HAL_TIM_Base_Start_IT+0xd4>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d018      	beq.n	8004af4 <HAL_TIM_Base_Start_IT+0x80>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a21      	ldr	r2, [pc, #132]	@ (8004b4c <HAL_TIM_Base_Start_IT+0xd8>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d013      	beq.n	8004af4 <HAL_TIM_Base_Start_IT+0x80>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a1f      	ldr	r2, [pc, #124]	@ (8004b50 <HAL_TIM_Base_Start_IT+0xdc>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d00e      	beq.n	8004af4 <HAL_TIM_Base_Start_IT+0x80>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a1e      	ldr	r2, [pc, #120]	@ (8004b54 <HAL_TIM_Base_Start_IT+0xe0>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d009      	beq.n	8004af4 <HAL_TIM_Base_Start_IT+0x80>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a1c      	ldr	r2, [pc, #112]	@ (8004b58 <HAL_TIM_Base_Start_IT+0xe4>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d004      	beq.n	8004af4 <HAL_TIM_Base_Start_IT+0x80>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a1b      	ldr	r2, [pc, #108]	@ (8004b5c <HAL_TIM_Base_Start_IT+0xe8>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d115      	bne.n	8004b20 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	689a      	ldr	r2, [r3, #8]
 8004afa:	4b19      	ldr	r3, [pc, #100]	@ (8004b60 <HAL_TIM_Base_Start_IT+0xec>)
 8004afc:	4013      	ands	r3, r2
 8004afe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2b06      	cmp	r3, #6
 8004b04:	d015      	beq.n	8004b32 <HAL_TIM_Base_Start_IT+0xbe>
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b0c:	d011      	beq.n	8004b32 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f042 0201 	orr.w	r2, r2, #1
 8004b1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b1e:	e008      	b.n	8004b32 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f042 0201 	orr.w	r2, r2, #1
 8004b2e:	601a      	str	r2, [r3, #0]
 8004b30:	e000      	b.n	8004b34 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b32:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b34:	2300      	movs	r3, #0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3714      	adds	r7, #20
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	40012c00 	.word	0x40012c00
 8004b48:	40000400 	.word	0x40000400
 8004b4c:	40000800 	.word	0x40000800
 8004b50:	40000c00 	.word	0x40000c00
 8004b54:	40013400 	.word	0x40013400
 8004b58:	40014000 	.word	0x40014000
 8004b5c:	40015000 	.word	0x40015000
 8004b60:	00010007 	.word	0x00010007

08004b64 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b082      	sub	sp, #8
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d101      	bne.n	8004b76 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e049      	b.n	8004c0a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d106      	bne.n	8004b90 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 f841 	bl	8004c12 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2202      	movs	r2, #2
 8004b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	3304      	adds	r3, #4
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	4610      	mov	r0, r2
 8004ba4:	f000 fe28 	bl	80057f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3708      	adds	r7, #8
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c12:	b480      	push	{r7}
 8004c14:	b083      	sub	sp, #12
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c1a:	bf00      	nop
 8004c1c:	370c      	adds	r7, #12
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
	...

08004c28 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b084      	sub	sp, #16
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d109      	bne.n	8004c4c <HAL_TIM_PWM_Start+0x24>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	bf14      	ite	ne
 8004c44:	2301      	movne	r3, #1
 8004c46:	2300      	moveq	r3, #0
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	e03c      	b.n	8004cc6 <HAL_TIM_PWM_Start+0x9e>
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	2b04      	cmp	r3, #4
 8004c50:	d109      	bne.n	8004c66 <HAL_TIM_PWM_Start+0x3e>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	bf14      	ite	ne
 8004c5e:	2301      	movne	r3, #1
 8004c60:	2300      	moveq	r3, #0
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	e02f      	b.n	8004cc6 <HAL_TIM_PWM_Start+0x9e>
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	2b08      	cmp	r3, #8
 8004c6a:	d109      	bne.n	8004c80 <HAL_TIM_PWM_Start+0x58>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	bf14      	ite	ne
 8004c78:	2301      	movne	r3, #1
 8004c7a:	2300      	moveq	r3, #0
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	e022      	b.n	8004cc6 <HAL_TIM_PWM_Start+0x9e>
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	2b0c      	cmp	r3, #12
 8004c84:	d109      	bne.n	8004c9a <HAL_TIM_PWM_Start+0x72>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	bf14      	ite	ne
 8004c92:	2301      	movne	r3, #1
 8004c94:	2300      	moveq	r3, #0
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	e015      	b.n	8004cc6 <HAL_TIM_PWM_Start+0x9e>
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	2b10      	cmp	r3, #16
 8004c9e:	d109      	bne.n	8004cb4 <HAL_TIM_PWM_Start+0x8c>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	bf14      	ite	ne
 8004cac:	2301      	movne	r3, #1
 8004cae:	2300      	moveq	r3, #0
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	e008      	b.n	8004cc6 <HAL_TIM_PWM_Start+0x9e>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	bf14      	ite	ne
 8004cc0:	2301      	movne	r3, #1
 8004cc2:	2300      	moveq	r3, #0
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d001      	beq.n	8004cce <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e0a6      	b.n	8004e1c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d104      	bne.n	8004cde <HAL_TIM_PWM_Start+0xb6>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cdc:	e023      	b.n	8004d26 <HAL_TIM_PWM_Start+0xfe>
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	2b04      	cmp	r3, #4
 8004ce2:	d104      	bne.n	8004cee <HAL_TIM_PWM_Start+0xc6>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cec:	e01b      	b.n	8004d26 <HAL_TIM_PWM_Start+0xfe>
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	2b08      	cmp	r3, #8
 8004cf2:	d104      	bne.n	8004cfe <HAL_TIM_PWM_Start+0xd6>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2202      	movs	r2, #2
 8004cf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cfc:	e013      	b.n	8004d26 <HAL_TIM_PWM_Start+0xfe>
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	2b0c      	cmp	r3, #12
 8004d02:	d104      	bne.n	8004d0e <HAL_TIM_PWM_Start+0xe6>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2202      	movs	r2, #2
 8004d08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d0c:	e00b      	b.n	8004d26 <HAL_TIM_PWM_Start+0xfe>
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	2b10      	cmp	r3, #16
 8004d12:	d104      	bne.n	8004d1e <HAL_TIM_PWM_Start+0xf6>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2202      	movs	r2, #2
 8004d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d1c:	e003      	b.n	8004d26 <HAL_TIM_PWM_Start+0xfe>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2202      	movs	r2, #2
 8004d22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	6839      	ldr	r1, [r7, #0]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f001 f9dc 	bl	80060ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a3a      	ldr	r2, [pc, #232]	@ (8004e24 <HAL_TIM_PWM_Start+0x1fc>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d018      	beq.n	8004d70 <HAL_TIM_PWM_Start+0x148>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a39      	ldr	r2, [pc, #228]	@ (8004e28 <HAL_TIM_PWM_Start+0x200>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d013      	beq.n	8004d70 <HAL_TIM_PWM_Start+0x148>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a37      	ldr	r2, [pc, #220]	@ (8004e2c <HAL_TIM_PWM_Start+0x204>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d00e      	beq.n	8004d70 <HAL_TIM_PWM_Start+0x148>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a36      	ldr	r2, [pc, #216]	@ (8004e30 <HAL_TIM_PWM_Start+0x208>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d009      	beq.n	8004d70 <HAL_TIM_PWM_Start+0x148>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a34      	ldr	r2, [pc, #208]	@ (8004e34 <HAL_TIM_PWM_Start+0x20c>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d004      	beq.n	8004d70 <HAL_TIM_PWM_Start+0x148>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a33      	ldr	r2, [pc, #204]	@ (8004e38 <HAL_TIM_PWM_Start+0x210>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d101      	bne.n	8004d74 <HAL_TIM_PWM_Start+0x14c>
 8004d70:	2301      	movs	r3, #1
 8004d72:	e000      	b.n	8004d76 <HAL_TIM_PWM_Start+0x14e>
 8004d74:	2300      	movs	r3, #0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d007      	beq.n	8004d8a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d88:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a25      	ldr	r2, [pc, #148]	@ (8004e24 <HAL_TIM_PWM_Start+0x1fc>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d022      	beq.n	8004dda <HAL_TIM_PWM_Start+0x1b2>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d9c:	d01d      	beq.n	8004dda <HAL_TIM_PWM_Start+0x1b2>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a26      	ldr	r2, [pc, #152]	@ (8004e3c <HAL_TIM_PWM_Start+0x214>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d018      	beq.n	8004dda <HAL_TIM_PWM_Start+0x1b2>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a24      	ldr	r2, [pc, #144]	@ (8004e40 <HAL_TIM_PWM_Start+0x218>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d013      	beq.n	8004dda <HAL_TIM_PWM_Start+0x1b2>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a23      	ldr	r2, [pc, #140]	@ (8004e44 <HAL_TIM_PWM_Start+0x21c>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d00e      	beq.n	8004dda <HAL_TIM_PWM_Start+0x1b2>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a19      	ldr	r2, [pc, #100]	@ (8004e28 <HAL_TIM_PWM_Start+0x200>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d009      	beq.n	8004dda <HAL_TIM_PWM_Start+0x1b2>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a18      	ldr	r2, [pc, #96]	@ (8004e2c <HAL_TIM_PWM_Start+0x204>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d004      	beq.n	8004dda <HAL_TIM_PWM_Start+0x1b2>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a18      	ldr	r2, [pc, #96]	@ (8004e38 <HAL_TIM_PWM_Start+0x210>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d115      	bne.n	8004e06 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	689a      	ldr	r2, [r3, #8]
 8004de0:	4b19      	ldr	r3, [pc, #100]	@ (8004e48 <HAL_TIM_PWM_Start+0x220>)
 8004de2:	4013      	ands	r3, r2
 8004de4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2b06      	cmp	r3, #6
 8004dea:	d015      	beq.n	8004e18 <HAL_TIM_PWM_Start+0x1f0>
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004df2:	d011      	beq.n	8004e18 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f042 0201 	orr.w	r2, r2, #1
 8004e02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e04:	e008      	b.n	8004e18 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f042 0201 	orr.w	r2, r2, #1
 8004e14:	601a      	str	r2, [r3, #0]
 8004e16:	e000      	b.n	8004e1a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e18:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3710      	adds	r7, #16
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	40012c00 	.word	0x40012c00
 8004e28:	40013400 	.word	0x40013400
 8004e2c:	40014000 	.word	0x40014000
 8004e30:	40014400 	.word	0x40014400
 8004e34:	40014800 	.word	0x40014800
 8004e38:	40015000 	.word	0x40015000
 8004e3c:	40000400 	.word	0x40000400
 8004e40:	40000800 	.word	0x40000800
 8004e44:	40000c00 	.word	0x40000c00
 8004e48:	00010007 	.word	0x00010007

08004e4c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b086      	sub	sp, #24
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
 8004e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d101      	bne.n	8004e60 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e097      	b.n	8004f90 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d106      	bne.n	8004e7a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f7fd ff0f 	bl	8002c98 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2202      	movs	r2, #2
 8004e7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	6812      	ldr	r2, [r2, #0]
 8004e8c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8004e90:	f023 0307 	bic.w	r3, r3, #7
 8004e94:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	3304      	adds	r3, #4
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	4610      	mov	r0, r2
 8004ea2:	f000 fca9 	bl	80057f8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	699b      	ldr	r3, [r3, #24]
 8004eb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	6a1b      	ldr	r3, [r3, #32]
 8004ebc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	697a      	ldr	r2, [r7, #20]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ece:	f023 0303 	bic.w	r3, r3, #3
 8004ed2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	689a      	ldr	r2, [r3, #8]
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	699b      	ldr	r3, [r3, #24]
 8004edc:	021b      	lsls	r3, r3, #8
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	693a      	ldr	r2, [r7, #16]
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004eec:	f023 030c 	bic.w	r3, r3, #12
 8004ef0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004ef8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004efc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	68da      	ldr	r2, [r3, #12]
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	69db      	ldr	r3, [r3, #28]
 8004f06:	021b      	lsls	r3, r3, #8
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	693a      	ldr	r2, [r7, #16]
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	011a      	lsls	r2, r3, #4
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	6a1b      	ldr	r3, [r3, #32]
 8004f1a:	031b      	lsls	r3, r3, #12
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	693a      	ldr	r2, [r7, #16]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004f2a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004f32:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	685a      	ldr	r2, [r3, #4]
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	695b      	ldr	r3, [r3, #20]
 8004f3c:	011b      	lsls	r3, r3, #4
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	68fa      	ldr	r2, [r7, #12]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	693a      	ldr	r2, [r7, #16]
 8004f54:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68fa      	ldr	r2, [r7, #12]
 8004f5c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2201      	movs	r2, #1
 8004f62:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2201      	movs	r2, #1
 8004f72:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2201      	movs	r2, #1
 8004f82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f8e:	2300      	movs	r3, #0
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3718      	adds	r7, #24
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004fa8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004fb0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004fb8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004fc0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d110      	bne.n	8004fea <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004fc8:	7bfb      	ldrb	r3, [r7, #15]
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d102      	bne.n	8004fd4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004fce:	7b7b      	ldrb	r3, [r7, #13]
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d001      	beq.n	8004fd8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e069      	b.n	80050ac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2202      	movs	r2, #2
 8004fdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fe8:	e031      	b.n	800504e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	2b04      	cmp	r3, #4
 8004fee:	d110      	bne.n	8005012 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ff0:	7bbb      	ldrb	r3, [r7, #14]
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d102      	bne.n	8004ffc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004ff6:	7b3b      	ldrb	r3, [r7, #12]
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d001      	beq.n	8005000 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	e055      	b.n	80050ac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2202      	movs	r2, #2
 8005004:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2202      	movs	r2, #2
 800500c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005010:	e01d      	b.n	800504e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005012:	7bfb      	ldrb	r3, [r7, #15]
 8005014:	2b01      	cmp	r3, #1
 8005016:	d108      	bne.n	800502a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005018:	7bbb      	ldrb	r3, [r7, #14]
 800501a:	2b01      	cmp	r3, #1
 800501c:	d105      	bne.n	800502a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800501e:	7b7b      	ldrb	r3, [r7, #13]
 8005020:	2b01      	cmp	r3, #1
 8005022:	d102      	bne.n	800502a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005024:	7b3b      	ldrb	r3, [r7, #12]
 8005026:	2b01      	cmp	r3, #1
 8005028:	d001      	beq.n	800502e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e03e      	b.n	80050ac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2202      	movs	r2, #2
 8005032:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2202      	movs	r2, #2
 800503a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2202      	movs	r2, #2
 8005042:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2202      	movs	r2, #2
 800504a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d003      	beq.n	800505c <HAL_TIM_Encoder_Start+0xc4>
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	2b04      	cmp	r3, #4
 8005058:	d008      	beq.n	800506c <HAL_TIM_Encoder_Start+0xd4>
 800505a:	e00f      	b.n	800507c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	2201      	movs	r2, #1
 8005062:	2100      	movs	r1, #0
 8005064:	4618      	mov	r0, r3
 8005066:	f001 f841 	bl	80060ec <TIM_CCxChannelCmd>
      break;
 800506a:	e016      	b.n	800509a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	2201      	movs	r2, #1
 8005072:	2104      	movs	r1, #4
 8005074:	4618      	mov	r0, r3
 8005076:	f001 f839 	bl	80060ec <TIM_CCxChannelCmd>
      break;
 800507a:	e00e      	b.n	800509a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2201      	movs	r2, #1
 8005082:	2100      	movs	r1, #0
 8005084:	4618      	mov	r0, r3
 8005086:	f001 f831 	bl	80060ec <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2201      	movs	r2, #1
 8005090:	2104      	movs	r1, #4
 8005092:	4618      	mov	r0, r3
 8005094:	f001 f82a 	bl	80060ec <TIM_CCxChannelCmd>
      break;
 8005098:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f042 0201 	orr.w	r2, r2, #1
 80050a8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80050aa:	2300      	movs	r3, #0
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	3710      	adds	r7, #16
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}

080050b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	691b      	ldr	r3, [r3, #16]
 80050ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	f003 0302 	and.w	r3, r3, #2
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d020      	beq.n	8005118 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f003 0302 	and.w	r3, r3, #2
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d01b      	beq.n	8005118 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f06f 0202 	mvn.w	r2, #2
 80050e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2201      	movs	r2, #1
 80050ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	699b      	ldr	r3, [r3, #24]
 80050f6:	f003 0303 	and.w	r3, r3, #3
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d003      	beq.n	8005106 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f000 fb5c 	bl	80057bc <HAL_TIM_IC_CaptureCallback>
 8005104:	e005      	b.n	8005112 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f000 fb4e 	bl	80057a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f000 fb5f 	bl	80057d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	f003 0304 	and.w	r3, r3, #4
 800511e:	2b00      	cmp	r3, #0
 8005120:	d020      	beq.n	8005164 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	f003 0304 	and.w	r3, r3, #4
 8005128:	2b00      	cmp	r3, #0
 800512a:	d01b      	beq.n	8005164 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f06f 0204 	mvn.w	r2, #4
 8005134:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2202      	movs	r2, #2
 800513a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	699b      	ldr	r3, [r3, #24]
 8005142:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005146:	2b00      	cmp	r3, #0
 8005148:	d003      	beq.n	8005152 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f000 fb36 	bl	80057bc <HAL_TIM_IC_CaptureCallback>
 8005150:	e005      	b.n	800515e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f000 fb28 	bl	80057a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005158:	6878      	ldr	r0, [r7, #4]
 800515a:	f000 fb39 	bl	80057d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	f003 0308 	and.w	r3, r3, #8
 800516a:	2b00      	cmp	r3, #0
 800516c:	d020      	beq.n	80051b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	f003 0308 	and.w	r3, r3, #8
 8005174:	2b00      	cmp	r3, #0
 8005176:	d01b      	beq.n	80051b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f06f 0208 	mvn.w	r2, #8
 8005180:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2204      	movs	r2, #4
 8005186:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	69db      	ldr	r3, [r3, #28]
 800518e:	f003 0303 	and.w	r3, r3, #3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d003      	beq.n	800519e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f000 fb10 	bl	80057bc <HAL_TIM_IC_CaptureCallback>
 800519c:	e005      	b.n	80051aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f000 fb02 	bl	80057a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	f000 fb13 	bl	80057d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	f003 0310 	and.w	r3, r3, #16
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d020      	beq.n	80051fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f003 0310 	and.w	r3, r3, #16
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d01b      	beq.n	80051fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f06f 0210 	mvn.w	r2, #16
 80051cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2208      	movs	r2, #8
 80051d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	69db      	ldr	r3, [r3, #28]
 80051da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d003      	beq.n	80051ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f000 faea 	bl	80057bc <HAL_TIM_IC_CaptureCallback>
 80051e8:	e005      	b.n	80051f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 fadc 	bl	80057a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f000 faed 	bl	80057d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	2b00      	cmp	r3, #0
 8005204:	d00c      	beq.n	8005220 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f003 0301 	and.w	r3, r3, #1
 800520c:	2b00      	cmp	r3, #0
 800520e:	d007      	beq.n	8005220 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f06f 0201 	mvn.w	r2, #1
 8005218:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f7fd fc16 	bl	8002a4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005226:	2b00      	cmp	r3, #0
 8005228:	d104      	bne.n	8005234 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005230:	2b00      	cmp	r3, #0
 8005232:	d00c      	beq.n	800524e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800523a:	2b00      	cmp	r3, #0
 800523c:	d007      	beq.n	800524e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005246:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f001 f8a9 	bl	80063a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00c      	beq.n	8005272 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800525e:	2b00      	cmp	r3, #0
 8005260:	d007      	beq.n	8005272 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800526a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f001 f8a1 	bl	80063b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005278:	2b00      	cmp	r3, #0
 800527a:	d00c      	beq.n	8005296 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005282:	2b00      	cmp	r3, #0
 8005284:	d007      	beq.n	8005296 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800528e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f000 faa7 	bl	80057e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	f003 0320 	and.w	r3, r3, #32
 800529c:	2b00      	cmp	r3, #0
 800529e:	d00c      	beq.n	80052ba <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f003 0320 	and.w	r3, r3, #32
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d007      	beq.n	80052ba <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f06f 0220 	mvn.w	r2, #32
 80052b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80052b4:	6878      	ldr	r0, [r7, #4]
 80052b6:	f001 f869 	bl	800638c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d00c      	beq.n	80052de <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d007      	beq.n	80052de <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80052d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80052d8:	6878      	ldr	r0, [r7, #4]
 80052da:	f001 f875 	bl	80063c8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00c      	beq.n	8005302 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d007      	beq.n	8005302 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80052fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f001 f86d 	bl	80063dc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005308:	2b00      	cmp	r3, #0
 800530a:	d00c      	beq.n	8005326 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d007      	beq.n	8005326 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800531e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f001 f865 	bl	80063f0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800532c:	2b00      	cmp	r3, #0
 800532e:	d00c      	beq.n	800534a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005336:	2b00      	cmp	r3, #0
 8005338:	d007      	beq.n	800534a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005342:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f001 f85d 	bl	8006404 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800534a:	bf00      	nop
 800534c:	3710      	adds	r7, #16
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
	...

08005354 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b086      	sub	sp, #24
 8005358:	af00      	add	r7, sp, #0
 800535a:	60f8      	str	r0, [r7, #12]
 800535c:	60b9      	str	r1, [r7, #8]
 800535e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005360:	2300      	movs	r3, #0
 8005362:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800536a:	2b01      	cmp	r3, #1
 800536c:	d101      	bne.n	8005372 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800536e:	2302      	movs	r3, #2
 8005370:	e0ff      	b.n	8005572 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2201      	movs	r2, #1
 8005376:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2b14      	cmp	r3, #20
 800537e:	f200 80f0 	bhi.w	8005562 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005382:	a201      	add	r2, pc, #4	@ (adr r2, 8005388 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005388:	080053dd 	.word	0x080053dd
 800538c:	08005563 	.word	0x08005563
 8005390:	08005563 	.word	0x08005563
 8005394:	08005563 	.word	0x08005563
 8005398:	0800541d 	.word	0x0800541d
 800539c:	08005563 	.word	0x08005563
 80053a0:	08005563 	.word	0x08005563
 80053a4:	08005563 	.word	0x08005563
 80053a8:	0800545f 	.word	0x0800545f
 80053ac:	08005563 	.word	0x08005563
 80053b0:	08005563 	.word	0x08005563
 80053b4:	08005563 	.word	0x08005563
 80053b8:	0800549f 	.word	0x0800549f
 80053bc:	08005563 	.word	0x08005563
 80053c0:	08005563 	.word	0x08005563
 80053c4:	08005563 	.word	0x08005563
 80053c8:	080054e1 	.word	0x080054e1
 80053cc:	08005563 	.word	0x08005563
 80053d0:	08005563 	.word	0x08005563
 80053d4:	08005563 	.word	0x08005563
 80053d8:	08005521 	.word	0x08005521
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	68b9      	ldr	r1, [r7, #8]
 80053e2:	4618      	mov	r0, r3
 80053e4:	f000 fabc 	bl	8005960 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	699a      	ldr	r2, [r3, #24]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f042 0208 	orr.w	r2, r2, #8
 80053f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	699a      	ldr	r2, [r3, #24]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f022 0204 	bic.w	r2, r2, #4
 8005406:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	6999      	ldr	r1, [r3, #24]
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	691a      	ldr	r2, [r3, #16]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	430a      	orrs	r2, r1
 8005418:	619a      	str	r2, [r3, #24]
      break;
 800541a:	e0a5      	b.n	8005568 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68b9      	ldr	r1, [r7, #8]
 8005422:	4618      	mov	r0, r3
 8005424:	f000 fb36 	bl	8005a94 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	699a      	ldr	r2, [r3, #24]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005436:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	699a      	ldr	r2, [r3, #24]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005446:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	6999      	ldr	r1, [r3, #24]
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	691b      	ldr	r3, [r3, #16]
 8005452:	021a      	lsls	r2, r3, #8
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	430a      	orrs	r2, r1
 800545a:	619a      	str	r2, [r3, #24]
      break;
 800545c:	e084      	b.n	8005568 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68b9      	ldr	r1, [r7, #8]
 8005464:	4618      	mov	r0, r3
 8005466:	f000 fba9 	bl	8005bbc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	69da      	ldr	r2, [r3, #28]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f042 0208 	orr.w	r2, r2, #8
 8005478:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	69da      	ldr	r2, [r3, #28]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f022 0204 	bic.w	r2, r2, #4
 8005488:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	69d9      	ldr	r1, [r3, #28]
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	691a      	ldr	r2, [r3, #16]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	430a      	orrs	r2, r1
 800549a:	61da      	str	r2, [r3, #28]
      break;
 800549c:	e064      	b.n	8005568 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	68b9      	ldr	r1, [r7, #8]
 80054a4:	4618      	mov	r0, r3
 80054a6:	f000 fc1b 	bl	8005ce0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	69da      	ldr	r2, [r3, #28]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	69da      	ldr	r2, [r3, #28]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	69d9      	ldr	r1, [r3, #28]
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	691b      	ldr	r3, [r3, #16]
 80054d4:	021a      	lsls	r2, r3, #8
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	430a      	orrs	r2, r1
 80054dc:	61da      	str	r2, [r3, #28]
      break;
 80054de:	e043      	b.n	8005568 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68b9      	ldr	r1, [r7, #8]
 80054e6:	4618      	mov	r0, r3
 80054e8:	f000 fc8e 	bl	8005e08 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f042 0208 	orr.w	r2, r2, #8
 80054fa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f022 0204 	bic.w	r2, r2, #4
 800550a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	691a      	ldr	r2, [r3, #16]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	430a      	orrs	r2, r1
 800551c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800551e:	e023      	b.n	8005568 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	68b9      	ldr	r1, [r7, #8]
 8005526:	4618      	mov	r0, r3
 8005528:	f000 fcd8 	bl	8005edc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800553a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800554a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	021a      	lsls	r2, r3, #8
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	430a      	orrs	r2, r1
 800555e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005560:	e002      	b.n	8005568 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	75fb      	strb	r3, [r7, #23]
      break;
 8005566:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2200      	movs	r2, #0
 800556c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005570:	7dfb      	ldrb	r3, [r7, #23]
}
 8005572:	4618      	mov	r0, r3
 8005574:	3718      	adds	r7, #24
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop

0800557c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b084      	sub	sp, #16
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005586:	2300      	movs	r3, #0
 8005588:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005590:	2b01      	cmp	r3, #1
 8005592:	d101      	bne.n	8005598 <HAL_TIM_ConfigClockSource+0x1c>
 8005594:	2302      	movs	r3, #2
 8005596:	e0f6      	b.n	8005786 <HAL_TIM_ConfigClockSource+0x20a>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2202      	movs	r2, #2
 80055a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80055b6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80055ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80055c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68ba      	ldr	r2, [r7, #8]
 80055ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a6f      	ldr	r2, [pc, #444]	@ (8005790 <HAL_TIM_ConfigClockSource+0x214>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	f000 80c1 	beq.w	800575a <HAL_TIM_ConfigClockSource+0x1de>
 80055d8:	4a6d      	ldr	r2, [pc, #436]	@ (8005790 <HAL_TIM_ConfigClockSource+0x214>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	f200 80c6 	bhi.w	800576c <HAL_TIM_ConfigClockSource+0x1f0>
 80055e0:	4a6c      	ldr	r2, [pc, #432]	@ (8005794 <HAL_TIM_ConfigClockSource+0x218>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	f000 80b9 	beq.w	800575a <HAL_TIM_ConfigClockSource+0x1de>
 80055e8:	4a6a      	ldr	r2, [pc, #424]	@ (8005794 <HAL_TIM_ConfigClockSource+0x218>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	f200 80be 	bhi.w	800576c <HAL_TIM_ConfigClockSource+0x1f0>
 80055f0:	4a69      	ldr	r2, [pc, #420]	@ (8005798 <HAL_TIM_ConfigClockSource+0x21c>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	f000 80b1 	beq.w	800575a <HAL_TIM_ConfigClockSource+0x1de>
 80055f8:	4a67      	ldr	r2, [pc, #412]	@ (8005798 <HAL_TIM_ConfigClockSource+0x21c>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	f200 80b6 	bhi.w	800576c <HAL_TIM_ConfigClockSource+0x1f0>
 8005600:	4a66      	ldr	r2, [pc, #408]	@ (800579c <HAL_TIM_ConfigClockSource+0x220>)
 8005602:	4293      	cmp	r3, r2
 8005604:	f000 80a9 	beq.w	800575a <HAL_TIM_ConfigClockSource+0x1de>
 8005608:	4a64      	ldr	r2, [pc, #400]	@ (800579c <HAL_TIM_ConfigClockSource+0x220>)
 800560a:	4293      	cmp	r3, r2
 800560c:	f200 80ae 	bhi.w	800576c <HAL_TIM_ConfigClockSource+0x1f0>
 8005610:	4a63      	ldr	r2, [pc, #396]	@ (80057a0 <HAL_TIM_ConfigClockSource+0x224>)
 8005612:	4293      	cmp	r3, r2
 8005614:	f000 80a1 	beq.w	800575a <HAL_TIM_ConfigClockSource+0x1de>
 8005618:	4a61      	ldr	r2, [pc, #388]	@ (80057a0 <HAL_TIM_ConfigClockSource+0x224>)
 800561a:	4293      	cmp	r3, r2
 800561c:	f200 80a6 	bhi.w	800576c <HAL_TIM_ConfigClockSource+0x1f0>
 8005620:	4a60      	ldr	r2, [pc, #384]	@ (80057a4 <HAL_TIM_ConfigClockSource+0x228>)
 8005622:	4293      	cmp	r3, r2
 8005624:	f000 8099 	beq.w	800575a <HAL_TIM_ConfigClockSource+0x1de>
 8005628:	4a5e      	ldr	r2, [pc, #376]	@ (80057a4 <HAL_TIM_ConfigClockSource+0x228>)
 800562a:	4293      	cmp	r3, r2
 800562c:	f200 809e 	bhi.w	800576c <HAL_TIM_ConfigClockSource+0x1f0>
 8005630:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005634:	f000 8091 	beq.w	800575a <HAL_TIM_ConfigClockSource+0x1de>
 8005638:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800563c:	f200 8096 	bhi.w	800576c <HAL_TIM_ConfigClockSource+0x1f0>
 8005640:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005644:	f000 8089 	beq.w	800575a <HAL_TIM_ConfigClockSource+0x1de>
 8005648:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800564c:	f200 808e 	bhi.w	800576c <HAL_TIM_ConfigClockSource+0x1f0>
 8005650:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005654:	d03e      	beq.n	80056d4 <HAL_TIM_ConfigClockSource+0x158>
 8005656:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800565a:	f200 8087 	bhi.w	800576c <HAL_TIM_ConfigClockSource+0x1f0>
 800565e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005662:	f000 8086 	beq.w	8005772 <HAL_TIM_ConfigClockSource+0x1f6>
 8005666:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800566a:	d87f      	bhi.n	800576c <HAL_TIM_ConfigClockSource+0x1f0>
 800566c:	2b70      	cmp	r3, #112	@ 0x70
 800566e:	d01a      	beq.n	80056a6 <HAL_TIM_ConfigClockSource+0x12a>
 8005670:	2b70      	cmp	r3, #112	@ 0x70
 8005672:	d87b      	bhi.n	800576c <HAL_TIM_ConfigClockSource+0x1f0>
 8005674:	2b60      	cmp	r3, #96	@ 0x60
 8005676:	d050      	beq.n	800571a <HAL_TIM_ConfigClockSource+0x19e>
 8005678:	2b60      	cmp	r3, #96	@ 0x60
 800567a:	d877      	bhi.n	800576c <HAL_TIM_ConfigClockSource+0x1f0>
 800567c:	2b50      	cmp	r3, #80	@ 0x50
 800567e:	d03c      	beq.n	80056fa <HAL_TIM_ConfigClockSource+0x17e>
 8005680:	2b50      	cmp	r3, #80	@ 0x50
 8005682:	d873      	bhi.n	800576c <HAL_TIM_ConfigClockSource+0x1f0>
 8005684:	2b40      	cmp	r3, #64	@ 0x40
 8005686:	d058      	beq.n	800573a <HAL_TIM_ConfigClockSource+0x1be>
 8005688:	2b40      	cmp	r3, #64	@ 0x40
 800568a:	d86f      	bhi.n	800576c <HAL_TIM_ConfigClockSource+0x1f0>
 800568c:	2b30      	cmp	r3, #48	@ 0x30
 800568e:	d064      	beq.n	800575a <HAL_TIM_ConfigClockSource+0x1de>
 8005690:	2b30      	cmp	r3, #48	@ 0x30
 8005692:	d86b      	bhi.n	800576c <HAL_TIM_ConfigClockSource+0x1f0>
 8005694:	2b20      	cmp	r3, #32
 8005696:	d060      	beq.n	800575a <HAL_TIM_ConfigClockSource+0x1de>
 8005698:	2b20      	cmp	r3, #32
 800569a:	d867      	bhi.n	800576c <HAL_TIM_ConfigClockSource+0x1f0>
 800569c:	2b00      	cmp	r3, #0
 800569e:	d05c      	beq.n	800575a <HAL_TIM_ConfigClockSource+0x1de>
 80056a0:	2b10      	cmp	r3, #16
 80056a2:	d05a      	beq.n	800575a <HAL_TIM_ConfigClockSource+0x1de>
 80056a4:	e062      	b.n	800576c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80056b6:	f000 fcf9 	bl	80060ac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80056c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	68ba      	ldr	r2, [r7, #8]
 80056d0:	609a      	str	r2, [r3, #8]
      break;
 80056d2:	e04f      	b.n	8005774 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80056e4:	f000 fce2 	bl	80060ac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	689a      	ldr	r2, [r3, #8]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80056f6:	609a      	str	r2, [r3, #8]
      break;
 80056f8:	e03c      	b.n	8005774 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005706:	461a      	mov	r2, r3
 8005708:	f000 fc54 	bl	8005fb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	2150      	movs	r1, #80	@ 0x50
 8005712:	4618      	mov	r0, r3
 8005714:	f000 fcad 	bl	8006072 <TIM_ITRx_SetConfig>
      break;
 8005718:	e02c      	b.n	8005774 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005726:	461a      	mov	r2, r3
 8005728:	f000 fc73 	bl	8006012 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	2160      	movs	r1, #96	@ 0x60
 8005732:	4618      	mov	r0, r3
 8005734:	f000 fc9d 	bl	8006072 <TIM_ITRx_SetConfig>
      break;
 8005738:	e01c      	b.n	8005774 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005746:	461a      	mov	r2, r3
 8005748:	f000 fc34 	bl	8005fb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2140      	movs	r1, #64	@ 0x40
 8005752:	4618      	mov	r0, r3
 8005754:	f000 fc8d 	bl	8006072 <TIM_ITRx_SetConfig>
      break;
 8005758:	e00c      	b.n	8005774 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4619      	mov	r1, r3
 8005764:	4610      	mov	r0, r2
 8005766:	f000 fc84 	bl	8006072 <TIM_ITRx_SetConfig>
      break;
 800576a:	e003      	b.n	8005774 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	73fb      	strb	r3, [r7, #15]
      break;
 8005770:	e000      	b.n	8005774 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8005772:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005784:	7bfb      	ldrb	r3, [r7, #15]
}
 8005786:	4618      	mov	r0, r3
 8005788:	3710      	adds	r7, #16
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	00100070 	.word	0x00100070
 8005794:	00100060 	.word	0x00100060
 8005798:	00100050 	.word	0x00100050
 800579c:	00100040 	.word	0x00100040
 80057a0:	00100030 	.word	0x00100030
 80057a4:	00100020 	.word	0x00100020

080057a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b083      	sub	sp, #12
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80057b0:	bf00      	nop
 80057b2:	370c      	adds	r7, #12
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr

080057bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80057bc:	b480      	push	{r7}
 80057be:	b083      	sub	sp, #12
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80057c4:	bf00      	nop
 80057c6:	370c      	adds	r7, #12
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr

080057d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057d8:	bf00      	nop
 80057da:	370c      	adds	r7, #12
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057ec:	bf00      	nop
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b085      	sub	sp, #20
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
 8005800:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	4a4c      	ldr	r2, [pc, #304]	@ (800593c <TIM_Base_SetConfig+0x144>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d017      	beq.n	8005840 <TIM_Base_SetConfig+0x48>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005816:	d013      	beq.n	8005840 <TIM_Base_SetConfig+0x48>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	4a49      	ldr	r2, [pc, #292]	@ (8005940 <TIM_Base_SetConfig+0x148>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d00f      	beq.n	8005840 <TIM_Base_SetConfig+0x48>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	4a48      	ldr	r2, [pc, #288]	@ (8005944 <TIM_Base_SetConfig+0x14c>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d00b      	beq.n	8005840 <TIM_Base_SetConfig+0x48>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	4a47      	ldr	r2, [pc, #284]	@ (8005948 <TIM_Base_SetConfig+0x150>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d007      	beq.n	8005840 <TIM_Base_SetConfig+0x48>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	4a46      	ldr	r2, [pc, #280]	@ (800594c <TIM_Base_SetConfig+0x154>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d003      	beq.n	8005840 <TIM_Base_SetConfig+0x48>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	4a45      	ldr	r2, [pc, #276]	@ (8005950 <TIM_Base_SetConfig+0x158>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d108      	bne.n	8005852 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005846:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	68fa      	ldr	r2, [r7, #12]
 800584e:	4313      	orrs	r3, r2
 8005850:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a39      	ldr	r2, [pc, #228]	@ (800593c <TIM_Base_SetConfig+0x144>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d023      	beq.n	80058a2 <TIM_Base_SetConfig+0xaa>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005860:	d01f      	beq.n	80058a2 <TIM_Base_SetConfig+0xaa>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a36      	ldr	r2, [pc, #216]	@ (8005940 <TIM_Base_SetConfig+0x148>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d01b      	beq.n	80058a2 <TIM_Base_SetConfig+0xaa>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a35      	ldr	r2, [pc, #212]	@ (8005944 <TIM_Base_SetConfig+0x14c>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d017      	beq.n	80058a2 <TIM_Base_SetConfig+0xaa>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a34      	ldr	r2, [pc, #208]	@ (8005948 <TIM_Base_SetConfig+0x150>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d013      	beq.n	80058a2 <TIM_Base_SetConfig+0xaa>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a33      	ldr	r2, [pc, #204]	@ (800594c <TIM_Base_SetConfig+0x154>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d00f      	beq.n	80058a2 <TIM_Base_SetConfig+0xaa>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a33      	ldr	r2, [pc, #204]	@ (8005954 <TIM_Base_SetConfig+0x15c>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d00b      	beq.n	80058a2 <TIM_Base_SetConfig+0xaa>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a32      	ldr	r2, [pc, #200]	@ (8005958 <TIM_Base_SetConfig+0x160>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d007      	beq.n	80058a2 <TIM_Base_SetConfig+0xaa>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a31      	ldr	r2, [pc, #196]	@ (800595c <TIM_Base_SetConfig+0x164>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d003      	beq.n	80058a2 <TIM_Base_SetConfig+0xaa>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a2c      	ldr	r2, [pc, #176]	@ (8005950 <TIM_Base_SetConfig+0x158>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d108      	bne.n	80058b4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	68db      	ldr	r3, [r3, #12]
 80058ae:	68fa      	ldr	r2, [r7, #12]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	4313      	orrs	r3, r2
 80058c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68fa      	ldr	r2, [r7, #12]
 80058c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	689a      	ldr	r2, [r3, #8]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	681a      	ldr	r2, [r3, #0]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	4a18      	ldr	r2, [pc, #96]	@ (800593c <TIM_Base_SetConfig+0x144>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d013      	beq.n	8005908 <TIM_Base_SetConfig+0x110>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	4a1a      	ldr	r2, [pc, #104]	@ (800594c <TIM_Base_SetConfig+0x154>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d00f      	beq.n	8005908 <TIM_Base_SetConfig+0x110>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	4a1a      	ldr	r2, [pc, #104]	@ (8005954 <TIM_Base_SetConfig+0x15c>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d00b      	beq.n	8005908 <TIM_Base_SetConfig+0x110>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a19      	ldr	r2, [pc, #100]	@ (8005958 <TIM_Base_SetConfig+0x160>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d007      	beq.n	8005908 <TIM_Base_SetConfig+0x110>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a18      	ldr	r2, [pc, #96]	@ (800595c <TIM_Base_SetConfig+0x164>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d003      	beq.n	8005908 <TIM_Base_SetConfig+0x110>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a13      	ldr	r2, [pc, #76]	@ (8005950 <TIM_Base_SetConfig+0x158>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d103      	bne.n	8005910 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	691a      	ldr	r2, [r3, #16]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	691b      	ldr	r3, [r3, #16]
 800591a:	f003 0301 	and.w	r3, r3, #1
 800591e:	2b01      	cmp	r3, #1
 8005920:	d105      	bne.n	800592e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	f023 0201 	bic.w	r2, r3, #1
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	611a      	str	r2, [r3, #16]
  }
}
 800592e:	bf00      	nop
 8005930:	3714      	adds	r7, #20
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr
 800593a:	bf00      	nop
 800593c:	40012c00 	.word	0x40012c00
 8005940:	40000400 	.word	0x40000400
 8005944:	40000800 	.word	0x40000800
 8005948:	40000c00 	.word	0x40000c00
 800594c:	40013400 	.word	0x40013400
 8005950:	40015000 	.word	0x40015000
 8005954:	40014000 	.word	0x40014000
 8005958:	40014400 	.word	0x40014400
 800595c:	40014800 	.word	0x40014800

08005960 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005960:	b480      	push	{r7}
 8005962:	b087      	sub	sp, #28
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6a1b      	ldr	r3, [r3, #32]
 800596e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6a1b      	ldr	r3, [r3, #32]
 8005974:	f023 0201 	bic.w	r2, r3, #1
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	699b      	ldr	r3, [r3, #24]
 8005986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800598e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005992:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f023 0303 	bic.w	r3, r3, #3
 800599a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	68fa      	ldr	r2, [r7, #12]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	f023 0302 	bic.w	r3, r3, #2
 80059ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	697a      	ldr	r2, [r7, #20]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a30      	ldr	r2, [pc, #192]	@ (8005a7c <TIM_OC1_SetConfig+0x11c>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d013      	beq.n	80059e8 <TIM_OC1_SetConfig+0x88>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a2f      	ldr	r2, [pc, #188]	@ (8005a80 <TIM_OC1_SetConfig+0x120>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d00f      	beq.n	80059e8 <TIM_OC1_SetConfig+0x88>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a2e      	ldr	r2, [pc, #184]	@ (8005a84 <TIM_OC1_SetConfig+0x124>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d00b      	beq.n	80059e8 <TIM_OC1_SetConfig+0x88>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a2d      	ldr	r2, [pc, #180]	@ (8005a88 <TIM_OC1_SetConfig+0x128>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d007      	beq.n	80059e8 <TIM_OC1_SetConfig+0x88>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a2c      	ldr	r2, [pc, #176]	@ (8005a8c <TIM_OC1_SetConfig+0x12c>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d003      	beq.n	80059e8 <TIM_OC1_SetConfig+0x88>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a2b      	ldr	r2, [pc, #172]	@ (8005a90 <TIM_OC1_SetConfig+0x130>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d10c      	bne.n	8005a02 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	f023 0308 	bic.w	r3, r3, #8
 80059ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	f023 0304 	bic.w	r3, r3, #4
 8005a00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a1d      	ldr	r2, [pc, #116]	@ (8005a7c <TIM_OC1_SetConfig+0x11c>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d013      	beq.n	8005a32 <TIM_OC1_SetConfig+0xd2>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a1c      	ldr	r2, [pc, #112]	@ (8005a80 <TIM_OC1_SetConfig+0x120>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d00f      	beq.n	8005a32 <TIM_OC1_SetConfig+0xd2>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a1b      	ldr	r2, [pc, #108]	@ (8005a84 <TIM_OC1_SetConfig+0x124>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d00b      	beq.n	8005a32 <TIM_OC1_SetConfig+0xd2>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a1a      	ldr	r2, [pc, #104]	@ (8005a88 <TIM_OC1_SetConfig+0x128>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d007      	beq.n	8005a32 <TIM_OC1_SetConfig+0xd2>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a19      	ldr	r2, [pc, #100]	@ (8005a8c <TIM_OC1_SetConfig+0x12c>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d003      	beq.n	8005a32 <TIM_OC1_SetConfig+0xd2>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a18      	ldr	r2, [pc, #96]	@ (8005a90 <TIM_OC1_SetConfig+0x130>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d111      	bne.n	8005a56 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	695b      	ldr	r3, [r3, #20]
 8005a46:	693a      	ldr	r2, [r7, #16]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	699b      	ldr	r3, [r3, #24]
 8005a50:	693a      	ldr	r2, [r7, #16]
 8005a52:	4313      	orrs	r3, r2
 8005a54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	693a      	ldr	r2, [r7, #16]
 8005a5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	685a      	ldr	r2, [r3, #4]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	697a      	ldr	r2, [r7, #20]
 8005a6e:	621a      	str	r2, [r3, #32]
}
 8005a70:	bf00      	nop
 8005a72:	371c      	adds	r7, #28
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr
 8005a7c:	40012c00 	.word	0x40012c00
 8005a80:	40013400 	.word	0x40013400
 8005a84:	40014000 	.word	0x40014000
 8005a88:	40014400 	.word	0x40014400
 8005a8c:	40014800 	.word	0x40014800
 8005a90:	40015000 	.word	0x40015000

08005a94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b087      	sub	sp, #28
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a1b      	ldr	r3, [r3, #32]
 8005aa2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6a1b      	ldr	r3, [r3, #32]
 8005aa8:	f023 0210 	bic.w	r2, r3, #16
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	699b      	ldr	r3, [r3, #24]
 8005aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ac2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ace:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	021b      	lsls	r3, r3, #8
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	f023 0320 	bic.w	r3, r3, #32
 8005ae2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	011b      	lsls	r3, r3, #4
 8005aea:	697a      	ldr	r2, [r7, #20]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a2c      	ldr	r2, [pc, #176]	@ (8005ba4 <TIM_OC2_SetConfig+0x110>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d007      	beq.n	8005b08 <TIM_OC2_SetConfig+0x74>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	4a2b      	ldr	r2, [pc, #172]	@ (8005ba8 <TIM_OC2_SetConfig+0x114>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d003      	beq.n	8005b08 <TIM_OC2_SetConfig+0x74>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a2a      	ldr	r2, [pc, #168]	@ (8005bac <TIM_OC2_SetConfig+0x118>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d10d      	bne.n	8005b24 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	011b      	lsls	r3, r3, #4
 8005b16:	697a      	ldr	r2, [r7, #20]
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b22:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a1f      	ldr	r2, [pc, #124]	@ (8005ba4 <TIM_OC2_SetConfig+0x110>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d013      	beq.n	8005b54 <TIM_OC2_SetConfig+0xc0>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a1e      	ldr	r2, [pc, #120]	@ (8005ba8 <TIM_OC2_SetConfig+0x114>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d00f      	beq.n	8005b54 <TIM_OC2_SetConfig+0xc0>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a1e      	ldr	r2, [pc, #120]	@ (8005bb0 <TIM_OC2_SetConfig+0x11c>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d00b      	beq.n	8005b54 <TIM_OC2_SetConfig+0xc0>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a1d      	ldr	r2, [pc, #116]	@ (8005bb4 <TIM_OC2_SetConfig+0x120>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d007      	beq.n	8005b54 <TIM_OC2_SetConfig+0xc0>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a1c      	ldr	r2, [pc, #112]	@ (8005bb8 <TIM_OC2_SetConfig+0x124>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d003      	beq.n	8005b54 <TIM_OC2_SetConfig+0xc0>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a17      	ldr	r2, [pc, #92]	@ (8005bac <TIM_OC2_SetConfig+0x118>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d113      	bne.n	8005b7c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	695b      	ldr	r3, [r3, #20]
 8005b68:	009b      	lsls	r3, r3, #2
 8005b6a:	693a      	ldr	r2, [r7, #16]
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	699b      	ldr	r3, [r3, #24]
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	693a      	ldr	r2, [r7, #16]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	693a      	ldr	r2, [r7, #16]
 8005b80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	68fa      	ldr	r2, [r7, #12]
 8005b86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	685a      	ldr	r2, [r3, #4]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	621a      	str	r2, [r3, #32]
}
 8005b96:	bf00      	nop
 8005b98:	371c      	adds	r7, #28
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr
 8005ba2:	bf00      	nop
 8005ba4:	40012c00 	.word	0x40012c00
 8005ba8:	40013400 	.word	0x40013400
 8005bac:	40015000 	.word	0x40015000
 8005bb0:	40014000 	.word	0x40014000
 8005bb4:	40014400 	.word	0x40014400
 8005bb8:	40014800 	.word	0x40014800

08005bbc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b087      	sub	sp, #28
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a1b      	ldr	r3, [r3, #32]
 8005bca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6a1b      	ldr	r3, [r3, #32]
 8005bd0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	69db      	ldr	r3, [r3, #28]
 8005be2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f023 0303 	bic.w	r3, r3, #3
 8005bf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	021b      	lsls	r3, r3, #8
 8005c10:	697a      	ldr	r2, [r7, #20]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4a2b      	ldr	r2, [pc, #172]	@ (8005cc8 <TIM_OC3_SetConfig+0x10c>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d007      	beq.n	8005c2e <TIM_OC3_SetConfig+0x72>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	4a2a      	ldr	r2, [pc, #168]	@ (8005ccc <TIM_OC3_SetConfig+0x110>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d003      	beq.n	8005c2e <TIM_OC3_SetConfig+0x72>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4a29      	ldr	r2, [pc, #164]	@ (8005cd0 <TIM_OC3_SetConfig+0x114>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d10d      	bne.n	8005c4a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	68db      	ldr	r3, [r3, #12]
 8005c3a:	021b      	lsls	r3, r3, #8
 8005c3c:	697a      	ldr	r2, [r7, #20]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a1e      	ldr	r2, [pc, #120]	@ (8005cc8 <TIM_OC3_SetConfig+0x10c>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d013      	beq.n	8005c7a <TIM_OC3_SetConfig+0xbe>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4a1d      	ldr	r2, [pc, #116]	@ (8005ccc <TIM_OC3_SetConfig+0x110>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d00f      	beq.n	8005c7a <TIM_OC3_SetConfig+0xbe>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a1d      	ldr	r2, [pc, #116]	@ (8005cd4 <TIM_OC3_SetConfig+0x118>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d00b      	beq.n	8005c7a <TIM_OC3_SetConfig+0xbe>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a1c      	ldr	r2, [pc, #112]	@ (8005cd8 <TIM_OC3_SetConfig+0x11c>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d007      	beq.n	8005c7a <TIM_OC3_SetConfig+0xbe>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a1b      	ldr	r2, [pc, #108]	@ (8005cdc <TIM_OC3_SetConfig+0x120>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d003      	beq.n	8005c7a <TIM_OC3_SetConfig+0xbe>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a16      	ldr	r2, [pc, #88]	@ (8005cd0 <TIM_OC3_SetConfig+0x114>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d113      	bne.n	8005ca2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005c88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	695b      	ldr	r3, [r3, #20]
 8005c8e:	011b      	lsls	r3, r3, #4
 8005c90:	693a      	ldr	r2, [r7, #16]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	699b      	ldr	r3, [r3, #24]
 8005c9a:	011b      	lsls	r3, r3, #4
 8005c9c:	693a      	ldr	r2, [r7, #16]
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	693a      	ldr	r2, [r7, #16]
 8005ca6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	685a      	ldr	r2, [r3, #4]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	697a      	ldr	r2, [r7, #20]
 8005cba:	621a      	str	r2, [r3, #32]
}
 8005cbc:	bf00      	nop
 8005cbe:	371c      	adds	r7, #28
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr
 8005cc8:	40012c00 	.word	0x40012c00
 8005ccc:	40013400 	.word	0x40013400
 8005cd0:	40015000 	.word	0x40015000
 8005cd4:	40014000 	.word	0x40014000
 8005cd8:	40014400 	.word	0x40014400
 8005cdc:	40014800 	.word	0x40014800

08005ce0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b087      	sub	sp, #28
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a1b      	ldr	r3, [r3, #32]
 8005cee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6a1b      	ldr	r3, [r3, #32]
 8005cf4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	69db      	ldr	r3, [r3, #28]
 8005d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	021b      	lsls	r3, r3, #8
 8005d22:	68fa      	ldr	r2, [r7, #12]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	031b      	lsls	r3, r3, #12
 8005d36:	697a      	ldr	r2, [r7, #20]
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	4a2c      	ldr	r2, [pc, #176]	@ (8005df0 <TIM_OC4_SetConfig+0x110>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d007      	beq.n	8005d54 <TIM_OC4_SetConfig+0x74>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4a2b      	ldr	r2, [pc, #172]	@ (8005df4 <TIM_OC4_SetConfig+0x114>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d003      	beq.n	8005d54 <TIM_OC4_SetConfig+0x74>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	4a2a      	ldr	r2, [pc, #168]	@ (8005df8 <TIM_OC4_SetConfig+0x118>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d10d      	bne.n	8005d70 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005d5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	031b      	lsls	r3, r3, #12
 8005d62:	697a      	ldr	r2, [r7, #20]
 8005d64:	4313      	orrs	r3, r2
 8005d66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d6e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	4a1f      	ldr	r2, [pc, #124]	@ (8005df0 <TIM_OC4_SetConfig+0x110>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d013      	beq.n	8005da0 <TIM_OC4_SetConfig+0xc0>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	4a1e      	ldr	r2, [pc, #120]	@ (8005df4 <TIM_OC4_SetConfig+0x114>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d00f      	beq.n	8005da0 <TIM_OC4_SetConfig+0xc0>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	4a1e      	ldr	r2, [pc, #120]	@ (8005dfc <TIM_OC4_SetConfig+0x11c>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d00b      	beq.n	8005da0 <TIM_OC4_SetConfig+0xc0>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	4a1d      	ldr	r2, [pc, #116]	@ (8005e00 <TIM_OC4_SetConfig+0x120>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d007      	beq.n	8005da0 <TIM_OC4_SetConfig+0xc0>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	4a1c      	ldr	r2, [pc, #112]	@ (8005e04 <TIM_OC4_SetConfig+0x124>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d003      	beq.n	8005da0 <TIM_OC4_SetConfig+0xc0>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	4a17      	ldr	r2, [pc, #92]	@ (8005df8 <TIM_OC4_SetConfig+0x118>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d113      	bne.n	8005dc8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005da6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005dae:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	695b      	ldr	r3, [r3, #20]
 8005db4:	019b      	lsls	r3, r3, #6
 8005db6:	693a      	ldr	r2, [r7, #16]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	699b      	ldr	r3, [r3, #24]
 8005dc0:	019b      	lsls	r3, r3, #6
 8005dc2:	693a      	ldr	r2, [r7, #16]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	693a      	ldr	r2, [r7, #16]
 8005dcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	685a      	ldr	r2, [r3, #4]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	697a      	ldr	r2, [r7, #20]
 8005de0:	621a      	str	r2, [r3, #32]
}
 8005de2:	bf00      	nop
 8005de4:	371c      	adds	r7, #28
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr
 8005dee:	bf00      	nop
 8005df0:	40012c00 	.word	0x40012c00
 8005df4:	40013400 	.word	0x40013400
 8005df8:	40015000 	.word	0x40015000
 8005dfc:	40014000 	.word	0x40014000
 8005e00:	40014400 	.word	0x40014400
 8005e04:	40014800 	.word	0x40014800

08005e08 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b087      	sub	sp, #28
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 8005e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6a1b      	ldr	r3, [r3, #32]
 8005e16:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6a1b      	ldr	r3, [r3, #32]
 8005e1c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	68fa      	ldr	r2, [r7, #12]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005e4c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	041b      	lsls	r3, r3, #16
 8005e54:	693a      	ldr	r2, [r7, #16]
 8005e56:	4313      	orrs	r3, r2
 8005e58:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4a19      	ldr	r2, [pc, #100]	@ (8005ec4 <TIM_OC5_SetConfig+0xbc>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d013      	beq.n	8005e8a <TIM_OC5_SetConfig+0x82>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	4a18      	ldr	r2, [pc, #96]	@ (8005ec8 <TIM_OC5_SetConfig+0xc0>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d00f      	beq.n	8005e8a <TIM_OC5_SetConfig+0x82>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4a17      	ldr	r2, [pc, #92]	@ (8005ecc <TIM_OC5_SetConfig+0xc4>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d00b      	beq.n	8005e8a <TIM_OC5_SetConfig+0x82>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a16      	ldr	r2, [pc, #88]	@ (8005ed0 <TIM_OC5_SetConfig+0xc8>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d007      	beq.n	8005e8a <TIM_OC5_SetConfig+0x82>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a15      	ldr	r2, [pc, #84]	@ (8005ed4 <TIM_OC5_SetConfig+0xcc>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d003      	beq.n	8005e8a <TIM_OC5_SetConfig+0x82>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a14      	ldr	r2, [pc, #80]	@ (8005ed8 <TIM_OC5_SetConfig+0xd0>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d109      	bne.n	8005e9e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e90:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	695b      	ldr	r3, [r3, #20]
 8005e96:	021b      	lsls	r3, r3, #8
 8005e98:	697a      	ldr	r2, [r7, #20]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	697a      	ldr	r2, [r7, #20]
 8005ea2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	685a      	ldr	r2, [r3, #4]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	693a      	ldr	r2, [r7, #16]
 8005eb6:	621a      	str	r2, [r3, #32]
}
 8005eb8:	bf00      	nop
 8005eba:	371c      	adds	r7, #28
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr
 8005ec4:	40012c00 	.word	0x40012c00
 8005ec8:	40013400 	.word	0x40013400
 8005ecc:	40014000 	.word	0x40014000
 8005ed0:	40014400 	.word	0x40014400
 8005ed4:	40014800 	.word	0x40014800
 8005ed8:	40015000 	.word	0x40015000

08005edc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b087      	sub	sp, #28
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6a1b      	ldr	r3, [r3, #32]
 8005eea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6a1b      	ldr	r3, [r3, #32]
 8005ef0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	021b      	lsls	r3, r3, #8
 8005f16:	68fa      	ldr	r2, [r7, #12]
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005f22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	051b      	lsls	r3, r3, #20
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	4a1a      	ldr	r2, [pc, #104]	@ (8005f9c <TIM_OC6_SetConfig+0xc0>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d013      	beq.n	8005f60 <TIM_OC6_SetConfig+0x84>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	4a19      	ldr	r2, [pc, #100]	@ (8005fa0 <TIM_OC6_SetConfig+0xc4>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d00f      	beq.n	8005f60 <TIM_OC6_SetConfig+0x84>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	4a18      	ldr	r2, [pc, #96]	@ (8005fa4 <TIM_OC6_SetConfig+0xc8>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d00b      	beq.n	8005f60 <TIM_OC6_SetConfig+0x84>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	4a17      	ldr	r2, [pc, #92]	@ (8005fa8 <TIM_OC6_SetConfig+0xcc>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d007      	beq.n	8005f60 <TIM_OC6_SetConfig+0x84>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	4a16      	ldr	r2, [pc, #88]	@ (8005fac <TIM_OC6_SetConfig+0xd0>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d003      	beq.n	8005f60 <TIM_OC6_SetConfig+0x84>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	4a15      	ldr	r2, [pc, #84]	@ (8005fb0 <TIM_OC6_SetConfig+0xd4>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d109      	bne.n	8005f74 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f66:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	695b      	ldr	r3, [r3, #20]
 8005f6c:	029b      	lsls	r3, r3, #10
 8005f6e:	697a      	ldr	r2, [r7, #20]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	697a      	ldr	r2, [r7, #20]
 8005f78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	68fa      	ldr	r2, [r7, #12]
 8005f7e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	685a      	ldr	r2, [r3, #4]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	693a      	ldr	r2, [r7, #16]
 8005f8c:	621a      	str	r2, [r3, #32]
}
 8005f8e:	bf00      	nop
 8005f90:	371c      	adds	r7, #28
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr
 8005f9a:	bf00      	nop
 8005f9c:	40012c00 	.word	0x40012c00
 8005fa0:	40013400 	.word	0x40013400
 8005fa4:	40014000 	.word	0x40014000
 8005fa8:	40014400 	.word	0x40014400
 8005fac:	40014800 	.word	0x40014800
 8005fb0:	40015000 	.word	0x40015000

08005fb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b087      	sub	sp, #28
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	60f8      	str	r0, [r7, #12]
 8005fbc:	60b9      	str	r1, [r7, #8]
 8005fbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	6a1b      	ldr	r3, [r3, #32]
 8005fc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	6a1b      	ldr	r3, [r3, #32]
 8005fca:	f023 0201 	bic.w	r2, r3, #1
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	699b      	ldr	r3, [r3, #24]
 8005fd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	011b      	lsls	r3, r3, #4
 8005fe4:	693a      	ldr	r2, [r7, #16]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	f023 030a 	bic.w	r3, r3, #10
 8005ff0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ff2:	697a      	ldr	r2, [r7, #20]
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	693a      	ldr	r2, [r7, #16]
 8005ffe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	621a      	str	r2, [r3, #32]
}
 8006006:	bf00      	nop
 8006008:	371c      	adds	r7, #28
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr

08006012 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006012:	b480      	push	{r7}
 8006014:	b087      	sub	sp, #28
 8006016:	af00      	add	r7, sp, #0
 8006018:	60f8      	str	r0, [r7, #12]
 800601a:	60b9      	str	r1, [r7, #8]
 800601c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	6a1b      	ldr	r3, [r3, #32]
 8006022:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6a1b      	ldr	r3, [r3, #32]
 8006028:	f023 0210 	bic.w	r2, r3, #16
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	699b      	ldr	r3, [r3, #24]
 8006034:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800603c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	031b      	lsls	r3, r3, #12
 8006042:	693a      	ldr	r2, [r7, #16]
 8006044:	4313      	orrs	r3, r2
 8006046:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800604e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	011b      	lsls	r3, r3, #4
 8006054:	697a      	ldr	r2, [r7, #20]
 8006056:	4313      	orrs	r3, r2
 8006058:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	693a      	ldr	r2, [r7, #16]
 800605e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	697a      	ldr	r2, [r7, #20]
 8006064:	621a      	str	r2, [r3, #32]
}
 8006066:	bf00      	nop
 8006068:	371c      	adds	r7, #28
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr

08006072 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006072:	b480      	push	{r7}
 8006074:	b085      	sub	sp, #20
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
 800607a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006088:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800608c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800608e:	683a      	ldr	r2, [r7, #0]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	4313      	orrs	r3, r2
 8006094:	f043 0307 	orr.w	r3, r3, #7
 8006098:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	68fa      	ldr	r2, [r7, #12]
 800609e:	609a      	str	r2, [r3, #8]
}
 80060a0:	bf00      	nop
 80060a2:	3714      	adds	r7, #20
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b087      	sub	sp, #28
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	607a      	str	r2, [r7, #4]
 80060b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80060c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	021a      	lsls	r2, r3, #8
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	431a      	orrs	r2, r3
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	697a      	ldr	r2, [r7, #20]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	697a      	ldr	r2, [r7, #20]
 80060de:	609a      	str	r2, [r3, #8]
}
 80060e0:	bf00      	nop
 80060e2:	371c      	adds	r7, #28
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b087      	sub	sp, #28
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	60f8      	str	r0, [r7, #12]
 80060f4:	60b9      	str	r1, [r7, #8]
 80060f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	f003 031f 	and.w	r3, r3, #31
 80060fe:	2201      	movs	r2, #1
 8006100:	fa02 f303 	lsl.w	r3, r2, r3
 8006104:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6a1a      	ldr	r2, [r3, #32]
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	43db      	mvns	r3, r3
 800610e:	401a      	ands	r2, r3
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	6a1a      	ldr	r2, [r3, #32]
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	f003 031f 	and.w	r3, r3, #31
 800611e:	6879      	ldr	r1, [r7, #4]
 8006120:	fa01 f303 	lsl.w	r3, r1, r3
 8006124:	431a      	orrs	r2, r3
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	621a      	str	r2, [r3, #32]
}
 800612a:	bf00      	nop
 800612c:	371c      	adds	r7, #28
 800612e:	46bd      	mov	sp, r7
 8006130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006134:	4770      	bx	lr
	...

08006138 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006138:	b480      	push	{r7}
 800613a:	b085      	sub	sp, #20
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
 8006140:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006148:	2b01      	cmp	r3, #1
 800614a:	d101      	bne.n	8006150 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800614c:	2302      	movs	r3, #2
 800614e:	e074      	b.n	800623a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2202      	movs	r2, #2
 800615c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a34      	ldr	r2, [pc, #208]	@ (8006248 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d009      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a33      	ldr	r2, [pc, #204]	@ (800624c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d004      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a31      	ldr	r2, [pc, #196]	@ (8006250 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d108      	bne.n	80061a0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006194:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	68fa      	ldr	r2, [r7, #12]
 800619c:	4313      	orrs	r3, r2
 800619e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80061a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	68fa      	ldr	r2, [r7, #12]
 80061bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4a21      	ldr	r2, [pc, #132]	@ (8006248 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d022      	beq.n	800620e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061d0:	d01d      	beq.n	800620e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a1f      	ldr	r2, [pc, #124]	@ (8006254 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d018      	beq.n	800620e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a1d      	ldr	r2, [pc, #116]	@ (8006258 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d013      	beq.n	800620e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a1c      	ldr	r2, [pc, #112]	@ (800625c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d00e      	beq.n	800620e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a15      	ldr	r2, [pc, #84]	@ (800624c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d009      	beq.n	800620e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a18      	ldr	r2, [pc, #96]	@ (8006260 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d004      	beq.n	800620e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a11      	ldr	r2, [pc, #68]	@ (8006250 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d10c      	bne.n	8006228 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006214:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	68ba      	ldr	r2, [r7, #8]
 800621c:	4313      	orrs	r3, r2
 800621e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	68ba      	ldr	r2, [r7, #8]
 8006226:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006238:	2300      	movs	r3, #0
}
 800623a:	4618      	mov	r0, r3
 800623c:	3714      	adds	r7, #20
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr
 8006246:	bf00      	nop
 8006248:	40012c00 	.word	0x40012c00
 800624c:	40013400 	.word	0x40013400
 8006250:	40015000 	.word	0x40015000
 8006254:	40000400 	.word	0x40000400
 8006258:	40000800 	.word	0x40000800
 800625c:	40000c00 	.word	0x40000c00
 8006260:	40014000 	.word	0x40014000

08006264 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006264:	b480      	push	{r7}
 8006266:	b085      	sub	sp, #20
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
 800626c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800626e:	2300      	movs	r3, #0
 8006270:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006278:	2b01      	cmp	r3, #1
 800627a:	d101      	bne.n	8006280 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800627c:	2302      	movs	r3, #2
 800627e:	e078      	b.n	8006372 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	4313      	orrs	r3, r2
 8006294:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4313      	orrs	r3, r2
 80062be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	695b      	ldr	r3, [r3, #20]
 80062d8:	4313      	orrs	r3, r2
 80062da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062e6:	4313      	orrs	r3, r2
 80062e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	699b      	ldr	r3, [r3, #24]
 80062f4:	041b      	lsls	r3, r3, #16
 80062f6:	4313      	orrs	r3, r2
 80062f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	69db      	ldr	r3, [r3, #28]
 8006304:	4313      	orrs	r3, r2
 8006306:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a1c      	ldr	r2, [pc, #112]	@ (8006380 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d009      	beq.n	8006326 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a1b      	ldr	r2, [pc, #108]	@ (8006384 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d004      	beq.n	8006326 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a19      	ldr	r2, [pc, #100]	@ (8006388 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d11c      	bne.n	8006360 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006330:	051b      	lsls	r3, r3, #20
 8006332:	4313      	orrs	r3, r2
 8006334:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	6a1b      	ldr	r3, [r3, #32]
 8006340:	4313      	orrs	r3, r2
 8006342:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800634e:	4313      	orrs	r3, r2
 8006350:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800635c:	4313      	orrs	r3, r2
 800635e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	68fa      	ldr	r2, [r7, #12]
 8006366:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2200      	movs	r2, #0
 800636c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006370:	2300      	movs	r3, #0
}
 8006372:	4618      	mov	r0, r3
 8006374:	3714      	adds	r7, #20
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr
 800637e:	bf00      	nop
 8006380:	40012c00 	.word	0x40012c00
 8006384:	40013400 	.word	0x40013400
 8006388:	40015000 	.word	0x40015000

0800638c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800638c:	b480      	push	{r7}
 800638e:	b083      	sub	sp, #12
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006394:	bf00      	nop
 8006396:	370c      	adds	r7, #12
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr

080063a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b083      	sub	sp, #12
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80063a8:	bf00      	nop
 80063aa:	370c      	adds	r7, #12
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr

080063b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80063bc:	bf00      	nop
 80063be:	370c      	adds	r7, #12
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr

080063c8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b083      	sub	sp, #12
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80063d0:	bf00      	nop
 80063d2:	370c      	adds	r7, #12
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr

080063dc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80063dc:	b480      	push	{r7}
 80063de:	b083      	sub	sp, #12
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80063e4:	bf00      	nop
 80063e6:	370c      	adds	r7, #12
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr

080063f0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b083      	sub	sp, #12
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80063f8:	bf00      	nop
 80063fa:	370c      	adds	r7, #12
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr

08006404 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006404:	b480      	push	{r7}
 8006406:	b083      	sub	sp, #12
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800640c:	bf00      	nop
 800640e:	370c      	adds	r7, #12
 8006410:	46bd      	mov	sp, r7
 8006412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006416:	4770      	bx	lr

08006418 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b082      	sub	sp, #8
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d101      	bne.n	800642a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	e042      	b.n	80064b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006430:	2b00      	cmp	r3, #0
 8006432:	d106      	bne.n	8006442 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f7fc fb51 	bl	8002ae4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2224      	movs	r2, #36	@ 0x24
 8006446:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f022 0201 	bic.w	r2, r2, #1
 8006458:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800645e:	2b00      	cmp	r3, #0
 8006460:	d002      	beq.n	8006468 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f000 ff42 	bl	80072ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 fc43 	bl	8006cf4 <UART_SetConfig>
 800646e:	4603      	mov	r3, r0
 8006470:	2b01      	cmp	r3, #1
 8006472:	d101      	bne.n	8006478 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	e01b      	b.n	80064b0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	685a      	ldr	r2, [r3, #4]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006486:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	689a      	ldr	r2, [r3, #8]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006496:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f042 0201 	orr.w	r2, r2, #1
 80064a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f000 ffc1 	bl	8007430 <UART_CheckIdleState>
 80064ae:	4603      	mov	r3, r0
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3708      	adds	r7, #8
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b08a      	sub	sp, #40	@ 0x28
 80064bc:	af02      	add	r7, sp, #8
 80064be:	60f8      	str	r0, [r7, #12]
 80064c0:	60b9      	str	r1, [r7, #8]
 80064c2:	603b      	str	r3, [r7, #0]
 80064c4:	4613      	mov	r3, r2
 80064c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064ce:	2b20      	cmp	r3, #32
 80064d0:	d17b      	bne.n	80065ca <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d002      	beq.n	80064de <HAL_UART_Transmit+0x26>
 80064d8:	88fb      	ldrh	r3, [r7, #6]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d101      	bne.n	80064e2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	e074      	b.n	80065cc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2200      	movs	r2, #0
 80064e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2221      	movs	r2, #33	@ 0x21
 80064ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064f2:	f7fc febf 	bl	8003274 <HAL_GetTick>
 80064f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	88fa      	ldrh	r2, [r7, #6]
 80064fc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	88fa      	ldrh	r2, [r7, #6]
 8006504:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	689b      	ldr	r3, [r3, #8]
 800650c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006510:	d108      	bne.n	8006524 <HAL_UART_Transmit+0x6c>
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d104      	bne.n	8006524 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800651a:	2300      	movs	r3, #0
 800651c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	61bb      	str	r3, [r7, #24]
 8006522:	e003      	b.n	800652c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006528:	2300      	movs	r3, #0
 800652a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800652c:	e030      	b.n	8006590 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	9300      	str	r3, [sp, #0]
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	2200      	movs	r2, #0
 8006536:	2180      	movs	r1, #128	@ 0x80
 8006538:	68f8      	ldr	r0, [r7, #12]
 800653a:	f001 f823 	bl	8007584 <UART_WaitOnFlagUntilTimeout>
 800653e:	4603      	mov	r3, r0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d005      	beq.n	8006550 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2220      	movs	r2, #32
 8006548:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800654c:	2303      	movs	r3, #3
 800654e:	e03d      	b.n	80065cc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006550:	69fb      	ldr	r3, [r7, #28]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d10b      	bne.n	800656e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006556:	69bb      	ldr	r3, [r7, #24]
 8006558:	881b      	ldrh	r3, [r3, #0]
 800655a:	461a      	mov	r2, r3
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006564:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006566:	69bb      	ldr	r3, [r7, #24]
 8006568:	3302      	adds	r3, #2
 800656a:	61bb      	str	r3, [r7, #24]
 800656c:	e007      	b.n	800657e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800656e:	69fb      	ldr	r3, [r7, #28]
 8006570:	781a      	ldrb	r2, [r3, #0]
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006578:	69fb      	ldr	r3, [r7, #28]
 800657a:	3301      	adds	r3, #1
 800657c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006584:	b29b      	uxth	r3, r3
 8006586:	3b01      	subs	r3, #1
 8006588:	b29a      	uxth	r2, r3
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006596:	b29b      	uxth	r3, r3
 8006598:	2b00      	cmp	r3, #0
 800659a:	d1c8      	bne.n	800652e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	9300      	str	r3, [sp, #0]
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	2200      	movs	r2, #0
 80065a4:	2140      	movs	r1, #64	@ 0x40
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f000 ffec 	bl	8007584 <UART_WaitOnFlagUntilTimeout>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d005      	beq.n	80065be <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2220      	movs	r2, #32
 80065b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80065ba:	2303      	movs	r3, #3
 80065bc:	e006      	b.n	80065cc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2220      	movs	r2, #32
 80065c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80065c6:	2300      	movs	r3, #0
 80065c8:	e000      	b.n	80065cc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80065ca:	2302      	movs	r3, #2
  }
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3720      	adds	r7, #32
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b08a      	sub	sp, #40	@ 0x28
 80065d8:	af00      	add	r7, sp, #0
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	4613      	mov	r3, r2
 80065e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065e8:	2b20      	cmp	r3, #32
 80065ea:	d137      	bne.n	800665c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d002      	beq.n	80065f8 <HAL_UART_Receive_IT+0x24>
 80065f2:	88fb      	ldrh	r3, [r7, #6]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d101      	bne.n	80065fc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	e030      	b.n	800665e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2200      	movs	r2, #0
 8006600:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a18      	ldr	r2, [pc, #96]	@ (8006668 <HAL_UART_Receive_IT+0x94>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d01f      	beq.n	800664c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006616:	2b00      	cmp	r3, #0
 8006618:	d018      	beq.n	800664c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	e853 3f00 	ldrex	r3, [r3]
 8006626:	613b      	str	r3, [r7, #16]
   return(result);
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800662e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	461a      	mov	r2, r3
 8006636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006638:	623b      	str	r3, [r7, #32]
 800663a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663c:	69f9      	ldr	r1, [r7, #28]
 800663e:	6a3a      	ldr	r2, [r7, #32]
 8006640:	e841 2300 	strex	r3, r2, [r1]
 8006644:	61bb      	str	r3, [r7, #24]
   return(result);
 8006646:	69bb      	ldr	r3, [r7, #24]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d1e6      	bne.n	800661a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800664c:	88fb      	ldrh	r3, [r7, #6]
 800664e:	461a      	mov	r2, r3
 8006650:	68b9      	ldr	r1, [r7, #8]
 8006652:	68f8      	ldr	r0, [r7, #12]
 8006654:	f001 f804 	bl	8007660 <UART_Start_Receive_IT>
 8006658:	4603      	mov	r3, r0
 800665a:	e000      	b.n	800665e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800665c:	2302      	movs	r3, #2
  }
}
 800665e:	4618      	mov	r0, r3
 8006660:	3728      	adds	r7, #40	@ 0x28
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}
 8006666:	bf00      	nop
 8006668:	40008000 	.word	0x40008000

0800666c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b0ba      	sub	sp, #232	@ 0xe8
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	69db      	ldr	r3, [r3, #28]
 800667a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006692:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006696:	f640 030f 	movw	r3, #2063	@ 0x80f
 800669a:	4013      	ands	r3, r2
 800669c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80066a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d11b      	bne.n	80066e0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80066a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066ac:	f003 0320 	and.w	r3, r3, #32
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d015      	beq.n	80066e0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80066b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066b8:	f003 0320 	and.w	r3, r3, #32
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d105      	bne.n	80066cc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80066c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d009      	beq.n	80066e0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	f000 82e3 	beq.w	8006c9c <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	4798      	blx	r3
      }
      return;
 80066de:	e2dd      	b.n	8006c9c <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80066e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	f000 8123 	beq.w	8006930 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80066ea:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80066ee:	4b8d      	ldr	r3, [pc, #564]	@ (8006924 <HAL_UART_IRQHandler+0x2b8>)
 80066f0:	4013      	ands	r3, r2
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d106      	bne.n	8006704 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80066f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80066fa:	4b8b      	ldr	r3, [pc, #556]	@ (8006928 <HAL_UART_IRQHandler+0x2bc>)
 80066fc:	4013      	ands	r3, r2
 80066fe:	2b00      	cmp	r3, #0
 8006700:	f000 8116 	beq.w	8006930 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006704:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006708:	f003 0301 	and.w	r3, r3, #1
 800670c:	2b00      	cmp	r3, #0
 800670e:	d011      	beq.n	8006734 <HAL_UART_IRQHandler+0xc8>
 8006710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006714:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006718:	2b00      	cmp	r3, #0
 800671a:	d00b      	beq.n	8006734 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	2201      	movs	r2, #1
 8006722:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800672a:	f043 0201 	orr.w	r2, r3, #1
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006738:	f003 0302 	and.w	r3, r3, #2
 800673c:	2b00      	cmp	r3, #0
 800673e:	d011      	beq.n	8006764 <HAL_UART_IRQHandler+0xf8>
 8006740:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006744:	f003 0301 	and.w	r3, r3, #1
 8006748:	2b00      	cmp	r3, #0
 800674a:	d00b      	beq.n	8006764 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	2202      	movs	r2, #2
 8006752:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800675a:	f043 0204 	orr.w	r2, r3, #4
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006764:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006768:	f003 0304 	and.w	r3, r3, #4
 800676c:	2b00      	cmp	r3, #0
 800676e:	d011      	beq.n	8006794 <HAL_UART_IRQHandler+0x128>
 8006770:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006774:	f003 0301 	and.w	r3, r3, #1
 8006778:	2b00      	cmp	r3, #0
 800677a:	d00b      	beq.n	8006794 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	2204      	movs	r2, #4
 8006782:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800678a:	f043 0202 	orr.w	r2, r3, #2
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006798:	f003 0308 	and.w	r3, r3, #8
 800679c:	2b00      	cmp	r3, #0
 800679e:	d017      	beq.n	80067d0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80067a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067a4:	f003 0320 	and.w	r3, r3, #32
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d105      	bne.n	80067b8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80067ac:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80067b0:	4b5c      	ldr	r3, [pc, #368]	@ (8006924 <HAL_UART_IRQHandler+0x2b8>)
 80067b2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d00b      	beq.n	80067d0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2208      	movs	r2, #8
 80067be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067c6:	f043 0208 	orr.w	r2, r3, #8
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80067d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d012      	beq.n	8006802 <HAL_UART_IRQHandler+0x196>
 80067dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d00c      	beq.n	8006802 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80067f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067f8:	f043 0220 	orr.w	r2, r3, #32
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006808:	2b00      	cmp	r3, #0
 800680a:	f000 8249 	beq.w	8006ca0 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800680e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006812:	f003 0320 	and.w	r3, r3, #32
 8006816:	2b00      	cmp	r3, #0
 8006818:	d013      	beq.n	8006842 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800681a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800681e:	f003 0320 	and.w	r3, r3, #32
 8006822:	2b00      	cmp	r3, #0
 8006824:	d105      	bne.n	8006832 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006826:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800682a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800682e:	2b00      	cmp	r3, #0
 8006830:	d007      	beq.n	8006842 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006836:	2b00      	cmp	r3, #0
 8006838:	d003      	beq.n	8006842 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006848:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006856:	2b40      	cmp	r3, #64	@ 0x40
 8006858:	d005      	beq.n	8006866 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800685a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800685e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006862:	2b00      	cmp	r3, #0
 8006864:	d054      	beq.n	8006910 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f001 f81c 	bl	80078a4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006876:	2b40      	cmp	r3, #64	@ 0x40
 8006878:	d146      	bne.n	8006908 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	3308      	adds	r3, #8
 8006880:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006884:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006888:	e853 3f00 	ldrex	r3, [r3]
 800688c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006890:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006894:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006898:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	3308      	adds	r3, #8
 80068a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80068a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80068aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80068b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80068b6:	e841 2300 	strex	r3, r2, [r1]
 80068ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80068be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d1d9      	bne.n	800687a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d017      	beq.n	8006900 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068d6:	4a15      	ldr	r2, [pc, #84]	@ (800692c <HAL_UART_IRQHandler+0x2c0>)
 80068d8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068e0:	4618      	mov	r0, r3
 80068e2:	f7fc fe0c 	bl	80034fe <HAL_DMA_Abort_IT>
 80068e6:	4603      	mov	r3, r0
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d019      	beq.n	8006920 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068f4:	687a      	ldr	r2, [r7, #4]
 80068f6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80068fa:	4610      	mov	r0, r2
 80068fc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068fe:	e00f      	b.n	8006920 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f000 f9e1 	bl	8006cc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006906:	e00b      	b.n	8006920 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f000 f9dd 	bl	8006cc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800690e:	e007      	b.n	8006920 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f000 f9d9 	bl	8006cc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800691e:	e1bf      	b.n	8006ca0 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006920:	bf00      	nop
    return;
 8006922:	e1bd      	b.n	8006ca0 <HAL_UART_IRQHandler+0x634>
 8006924:	10000001 	.word	0x10000001
 8006928:	04000120 	.word	0x04000120
 800692c:	08007971 	.word	0x08007971

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006934:	2b01      	cmp	r3, #1
 8006936:	f040 8153 	bne.w	8006be0 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800693a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800693e:	f003 0310 	and.w	r3, r3, #16
 8006942:	2b00      	cmp	r3, #0
 8006944:	f000 814c 	beq.w	8006be0 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800694c:	f003 0310 	and.w	r3, r3, #16
 8006950:	2b00      	cmp	r3, #0
 8006952:	f000 8145 	beq.w	8006be0 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	2210      	movs	r2, #16
 800695c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006968:	2b40      	cmp	r3, #64	@ 0x40
 800696a:	f040 80bb 	bne.w	8006ae4 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800697c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006980:	2b00      	cmp	r3, #0
 8006982:	f000 818f 	beq.w	8006ca4 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800698c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006990:	429a      	cmp	r2, r3
 8006992:	f080 8187 	bcs.w	8006ca4 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800699c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f003 0320 	and.w	r3, r3, #32
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	f040 8087 	bne.w	8006ac2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80069c0:	e853 3f00 	ldrex	r3, [r3]
 80069c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80069c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80069cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	461a      	mov	r2, r3
 80069da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80069de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80069e2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80069ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80069ee:	e841 2300 	strex	r3, r2, [r1]
 80069f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80069f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d1da      	bne.n	80069b4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	3308      	adds	r3, #8
 8006a04:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a08:	e853 3f00 	ldrex	r3, [r3]
 8006a0c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006a0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a10:	f023 0301 	bic.w	r3, r3, #1
 8006a14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	3308      	adds	r3, #8
 8006a1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006a22:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006a26:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a28:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006a2a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006a2e:	e841 2300 	strex	r3, r2, [r1]
 8006a32:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006a34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d1e1      	bne.n	80069fe <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	3308      	adds	r3, #8
 8006a40:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a44:	e853 3f00 	ldrex	r3, [r3]
 8006a48:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006a4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	3308      	adds	r3, #8
 8006a5a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006a5e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006a60:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a62:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006a64:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006a66:	e841 2300 	strex	r3, r2, [r1]
 8006a6a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006a6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d1e3      	bne.n	8006a3a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2220      	movs	r2, #32
 8006a76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a88:	e853 3f00 	ldrex	r3, [r3]
 8006a8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006a8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a90:	f023 0310 	bic.w	r3, r3, #16
 8006a94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	461a      	mov	r2, r3
 8006a9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006aa2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006aa4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006aa8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006aaa:	e841 2300 	strex	r3, r2, [r1]
 8006aae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006ab0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d1e4      	bne.n	8006a80 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006abc:	4618      	mov	r0, r3
 8006abe:	f7fc fcc5 	bl	800344c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2202      	movs	r2, #2
 8006ac6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	1ad3      	subs	r3, r2, r3
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	4619      	mov	r1, r3
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f000 f8fd 	bl	8006cdc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ae2:	e0df      	b.n	8006ca4 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	1ad3      	subs	r3, r2, r3
 8006af4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	f000 80d1 	beq.w	8006ca8 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8006b06:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	f000 80cc 	beq.w	8006ca8 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b18:	e853 3f00 	ldrex	r3, [r3]
 8006b1c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b24:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006b32:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b34:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b36:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b38:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b3a:	e841 2300 	strex	r3, r2, [r1]
 8006b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d1e4      	bne.n	8006b10 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	3308      	adds	r3, #8
 8006b4c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b50:	e853 3f00 	ldrex	r3, [r3]
 8006b54:	623b      	str	r3, [r7, #32]
   return(result);
 8006b56:	6a3b      	ldr	r3, [r7, #32]
 8006b58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b5c:	f023 0301 	bic.w	r3, r3, #1
 8006b60:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	3308      	adds	r3, #8
 8006b6a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006b6e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b76:	e841 2300 	strex	r3, r2, [r1]
 8006b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d1e1      	bne.n	8006b46 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2220      	movs	r2, #32
 8006b86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2200      	movs	r2, #0
 8006b94:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	e853 3f00 	ldrex	r3, [r3]
 8006ba2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f023 0310 	bic.w	r3, r3, #16
 8006baa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006bb8:	61fb      	str	r3, [r7, #28]
 8006bba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bbc:	69b9      	ldr	r1, [r7, #24]
 8006bbe:	69fa      	ldr	r2, [r7, #28]
 8006bc0:	e841 2300 	strex	r3, r2, [r1]
 8006bc4:	617b      	str	r3, [r7, #20]
   return(result);
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d1e4      	bne.n	8006b96 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2202      	movs	r2, #2
 8006bd0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006bd2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006bd6:	4619      	mov	r1, r3
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f000 f87f 	bl	8006cdc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006bde:	e063      	b.n	8006ca8 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006be0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006be4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d00e      	beq.n	8006c0a <HAL_UART_IRQHandler+0x59e>
 8006bec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006bf0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d008      	beq.n	8006c0a <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006c00:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f001 fc12 	bl	800842c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006c08:	e051      	b.n	8006cae <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d014      	beq.n	8006c40 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006c16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d105      	bne.n	8006c2e <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006c22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d008      	beq.n	8006c40 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d03a      	beq.n	8006cac <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	4798      	blx	r3
    }
    return;
 8006c3e:	e035      	b.n	8006cac <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006c40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d009      	beq.n	8006c60 <HAL_UART_IRQHandler+0x5f4>
 8006c4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d003      	beq.n	8006c60 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f000 fe9f 	bl	800799c <UART_EndTransmit_IT>
    return;
 8006c5e:	e026      	b.n	8006cae <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006c60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c64:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d009      	beq.n	8006c80 <HAL_UART_IRQHandler+0x614>
 8006c6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c70:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d003      	beq.n	8006c80 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	f001 fbeb 	bl	8008454 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006c7e:	e016      	b.n	8006cae <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006c80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c84:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d010      	beq.n	8006cae <HAL_UART_IRQHandler+0x642>
 8006c8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	da0c      	bge.n	8006cae <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f001 fbd3 	bl	8008440 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006c9a:	e008      	b.n	8006cae <HAL_UART_IRQHandler+0x642>
      return;
 8006c9c:	bf00      	nop
 8006c9e:	e006      	b.n	8006cae <HAL_UART_IRQHandler+0x642>
    return;
 8006ca0:	bf00      	nop
 8006ca2:	e004      	b.n	8006cae <HAL_UART_IRQHandler+0x642>
      return;
 8006ca4:	bf00      	nop
 8006ca6:	e002      	b.n	8006cae <HAL_UART_IRQHandler+0x642>
      return;
 8006ca8:	bf00      	nop
 8006caa:	e000      	b.n	8006cae <HAL_UART_IRQHandler+0x642>
    return;
 8006cac:	bf00      	nop
  }
}
 8006cae:	37e8      	adds	r7, #232	@ 0xe8
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b083      	sub	sp, #12
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006cbc:	bf00      	nop
 8006cbe:	370c      	adds	r7, #12
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr

08006cc8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b083      	sub	sp, #12
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006cd0:	bf00      	nop
 8006cd2:	370c      	adds	r7, #12
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr

08006cdc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b083      	sub	sp, #12
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
 8006ce4:	460b      	mov	r3, r1
 8006ce6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006ce8:	bf00      	nop
 8006cea:	370c      	adds	r7, #12
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cf8:	b08c      	sub	sp, #48	@ 0x30
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	689a      	ldr	r2, [r3, #8]
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	691b      	ldr	r3, [r3, #16]
 8006d0c:	431a      	orrs	r2, r3
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	695b      	ldr	r3, [r3, #20]
 8006d12:	431a      	orrs	r2, r3
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	69db      	ldr	r3, [r3, #28]
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	4baa      	ldr	r3, [pc, #680]	@ (8006fcc <UART_SetConfig+0x2d8>)
 8006d24:	4013      	ands	r3, r2
 8006d26:	697a      	ldr	r2, [r7, #20]
 8006d28:	6812      	ldr	r2, [r2, #0]
 8006d2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d2c:	430b      	orrs	r3, r1
 8006d2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	68da      	ldr	r2, [r3, #12]
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	430a      	orrs	r2, r1
 8006d44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	699b      	ldr	r3, [r3, #24]
 8006d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a9f      	ldr	r2, [pc, #636]	@ (8006fd0 <UART_SetConfig+0x2dc>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d004      	beq.n	8006d60 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006d56:	697b      	ldr	r3, [r7, #20]
 8006d58:	6a1b      	ldr	r3, [r3, #32]
 8006d5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	689b      	ldr	r3, [r3, #8]
 8006d66:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006d6a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006d6e:	697a      	ldr	r2, [r7, #20]
 8006d70:	6812      	ldr	r2, [r2, #0]
 8006d72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d74:	430b      	orrs	r3, r1
 8006d76:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d7e:	f023 010f 	bic.w	r1, r3, #15
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	430a      	orrs	r2, r1
 8006d8c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a90      	ldr	r2, [pc, #576]	@ (8006fd4 <UART_SetConfig+0x2e0>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d125      	bne.n	8006de4 <UART_SetConfig+0xf0>
 8006d98:	4b8f      	ldr	r3, [pc, #572]	@ (8006fd8 <UART_SetConfig+0x2e4>)
 8006d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d9e:	f003 0303 	and.w	r3, r3, #3
 8006da2:	2b03      	cmp	r3, #3
 8006da4:	d81a      	bhi.n	8006ddc <UART_SetConfig+0xe8>
 8006da6:	a201      	add	r2, pc, #4	@ (adr r2, 8006dac <UART_SetConfig+0xb8>)
 8006da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dac:	08006dbd 	.word	0x08006dbd
 8006db0:	08006dcd 	.word	0x08006dcd
 8006db4:	08006dc5 	.word	0x08006dc5
 8006db8:	08006dd5 	.word	0x08006dd5
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dc2:	e116      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006dc4:	2302      	movs	r3, #2
 8006dc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dca:	e112      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006dcc:	2304      	movs	r3, #4
 8006dce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dd2:	e10e      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006dd4:	2308      	movs	r3, #8
 8006dd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dda:	e10a      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006ddc:	2310      	movs	r3, #16
 8006dde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006de2:	e106      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a7c      	ldr	r2, [pc, #496]	@ (8006fdc <UART_SetConfig+0x2e8>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d138      	bne.n	8006e60 <UART_SetConfig+0x16c>
 8006dee:	4b7a      	ldr	r3, [pc, #488]	@ (8006fd8 <UART_SetConfig+0x2e4>)
 8006df0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006df4:	f003 030c 	and.w	r3, r3, #12
 8006df8:	2b0c      	cmp	r3, #12
 8006dfa:	d82d      	bhi.n	8006e58 <UART_SetConfig+0x164>
 8006dfc:	a201      	add	r2, pc, #4	@ (adr r2, 8006e04 <UART_SetConfig+0x110>)
 8006dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e02:	bf00      	nop
 8006e04:	08006e39 	.word	0x08006e39
 8006e08:	08006e59 	.word	0x08006e59
 8006e0c:	08006e59 	.word	0x08006e59
 8006e10:	08006e59 	.word	0x08006e59
 8006e14:	08006e49 	.word	0x08006e49
 8006e18:	08006e59 	.word	0x08006e59
 8006e1c:	08006e59 	.word	0x08006e59
 8006e20:	08006e59 	.word	0x08006e59
 8006e24:	08006e41 	.word	0x08006e41
 8006e28:	08006e59 	.word	0x08006e59
 8006e2c:	08006e59 	.word	0x08006e59
 8006e30:	08006e59 	.word	0x08006e59
 8006e34:	08006e51 	.word	0x08006e51
 8006e38:	2300      	movs	r3, #0
 8006e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e3e:	e0d8      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006e40:	2302      	movs	r3, #2
 8006e42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e46:	e0d4      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006e48:	2304      	movs	r3, #4
 8006e4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e4e:	e0d0      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006e50:	2308      	movs	r3, #8
 8006e52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e56:	e0cc      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006e58:	2310      	movs	r3, #16
 8006e5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e5e:	e0c8      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a5e      	ldr	r2, [pc, #376]	@ (8006fe0 <UART_SetConfig+0x2ec>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d125      	bne.n	8006eb6 <UART_SetConfig+0x1c2>
 8006e6a:	4b5b      	ldr	r3, [pc, #364]	@ (8006fd8 <UART_SetConfig+0x2e4>)
 8006e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e70:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006e74:	2b30      	cmp	r3, #48	@ 0x30
 8006e76:	d016      	beq.n	8006ea6 <UART_SetConfig+0x1b2>
 8006e78:	2b30      	cmp	r3, #48	@ 0x30
 8006e7a:	d818      	bhi.n	8006eae <UART_SetConfig+0x1ba>
 8006e7c:	2b20      	cmp	r3, #32
 8006e7e:	d00a      	beq.n	8006e96 <UART_SetConfig+0x1a2>
 8006e80:	2b20      	cmp	r3, #32
 8006e82:	d814      	bhi.n	8006eae <UART_SetConfig+0x1ba>
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d002      	beq.n	8006e8e <UART_SetConfig+0x19a>
 8006e88:	2b10      	cmp	r3, #16
 8006e8a:	d008      	beq.n	8006e9e <UART_SetConfig+0x1aa>
 8006e8c:	e00f      	b.n	8006eae <UART_SetConfig+0x1ba>
 8006e8e:	2300      	movs	r3, #0
 8006e90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e94:	e0ad      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006e96:	2302      	movs	r3, #2
 8006e98:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e9c:	e0a9      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006e9e:	2304      	movs	r3, #4
 8006ea0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ea4:	e0a5      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006ea6:	2308      	movs	r3, #8
 8006ea8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006eac:	e0a1      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006eae:	2310      	movs	r3, #16
 8006eb0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006eb4:	e09d      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a4a      	ldr	r2, [pc, #296]	@ (8006fe4 <UART_SetConfig+0x2f0>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d125      	bne.n	8006f0c <UART_SetConfig+0x218>
 8006ec0:	4b45      	ldr	r3, [pc, #276]	@ (8006fd8 <UART_SetConfig+0x2e4>)
 8006ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ec6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006eca:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ecc:	d016      	beq.n	8006efc <UART_SetConfig+0x208>
 8006ece:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ed0:	d818      	bhi.n	8006f04 <UART_SetConfig+0x210>
 8006ed2:	2b80      	cmp	r3, #128	@ 0x80
 8006ed4:	d00a      	beq.n	8006eec <UART_SetConfig+0x1f8>
 8006ed6:	2b80      	cmp	r3, #128	@ 0x80
 8006ed8:	d814      	bhi.n	8006f04 <UART_SetConfig+0x210>
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d002      	beq.n	8006ee4 <UART_SetConfig+0x1f0>
 8006ede:	2b40      	cmp	r3, #64	@ 0x40
 8006ee0:	d008      	beq.n	8006ef4 <UART_SetConfig+0x200>
 8006ee2:	e00f      	b.n	8006f04 <UART_SetConfig+0x210>
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006eea:	e082      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006eec:	2302      	movs	r3, #2
 8006eee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ef2:	e07e      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006ef4:	2304      	movs	r3, #4
 8006ef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006efa:	e07a      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006efc:	2308      	movs	r3, #8
 8006efe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f02:	e076      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006f04:	2310      	movs	r3, #16
 8006f06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f0a:	e072      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a35      	ldr	r2, [pc, #212]	@ (8006fe8 <UART_SetConfig+0x2f4>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d12a      	bne.n	8006f6c <UART_SetConfig+0x278>
 8006f16:	4b30      	ldr	r3, [pc, #192]	@ (8006fd8 <UART_SetConfig+0x2e4>)
 8006f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f24:	d01a      	beq.n	8006f5c <UART_SetConfig+0x268>
 8006f26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f2a:	d81b      	bhi.n	8006f64 <UART_SetConfig+0x270>
 8006f2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f30:	d00c      	beq.n	8006f4c <UART_SetConfig+0x258>
 8006f32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f36:	d815      	bhi.n	8006f64 <UART_SetConfig+0x270>
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d003      	beq.n	8006f44 <UART_SetConfig+0x250>
 8006f3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f40:	d008      	beq.n	8006f54 <UART_SetConfig+0x260>
 8006f42:	e00f      	b.n	8006f64 <UART_SetConfig+0x270>
 8006f44:	2300      	movs	r3, #0
 8006f46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f4a:	e052      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006f4c:	2302      	movs	r3, #2
 8006f4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f52:	e04e      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006f54:	2304      	movs	r3, #4
 8006f56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f5a:	e04a      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006f5c:	2308      	movs	r3, #8
 8006f5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f62:	e046      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006f64:	2310      	movs	r3, #16
 8006f66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f6a:	e042      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a17      	ldr	r2, [pc, #92]	@ (8006fd0 <UART_SetConfig+0x2dc>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d13a      	bne.n	8006fec <UART_SetConfig+0x2f8>
 8006f76:	4b18      	ldr	r3, [pc, #96]	@ (8006fd8 <UART_SetConfig+0x2e4>)
 8006f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f7c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006f80:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f84:	d01a      	beq.n	8006fbc <UART_SetConfig+0x2c8>
 8006f86:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f8a:	d81b      	bhi.n	8006fc4 <UART_SetConfig+0x2d0>
 8006f8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f90:	d00c      	beq.n	8006fac <UART_SetConfig+0x2b8>
 8006f92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f96:	d815      	bhi.n	8006fc4 <UART_SetConfig+0x2d0>
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d003      	beq.n	8006fa4 <UART_SetConfig+0x2b0>
 8006f9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fa0:	d008      	beq.n	8006fb4 <UART_SetConfig+0x2c0>
 8006fa2:	e00f      	b.n	8006fc4 <UART_SetConfig+0x2d0>
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006faa:	e022      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006fac:	2302      	movs	r3, #2
 8006fae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fb2:	e01e      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006fb4:	2304      	movs	r3, #4
 8006fb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fba:	e01a      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006fbc:	2308      	movs	r3, #8
 8006fbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fc2:	e016      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006fc4:	2310      	movs	r3, #16
 8006fc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fca:	e012      	b.n	8006ff2 <UART_SetConfig+0x2fe>
 8006fcc:	cfff69f3 	.word	0xcfff69f3
 8006fd0:	40008000 	.word	0x40008000
 8006fd4:	40013800 	.word	0x40013800
 8006fd8:	40021000 	.word	0x40021000
 8006fdc:	40004400 	.word	0x40004400
 8006fe0:	40004800 	.word	0x40004800
 8006fe4:	40004c00 	.word	0x40004c00
 8006fe8:	40005000 	.word	0x40005000
 8006fec:	2310      	movs	r3, #16
 8006fee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4aae      	ldr	r2, [pc, #696]	@ (80072b0 <UART_SetConfig+0x5bc>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	f040 8097 	bne.w	800712c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006ffe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007002:	2b08      	cmp	r3, #8
 8007004:	d823      	bhi.n	800704e <UART_SetConfig+0x35a>
 8007006:	a201      	add	r2, pc, #4	@ (adr r2, 800700c <UART_SetConfig+0x318>)
 8007008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800700c:	08007031 	.word	0x08007031
 8007010:	0800704f 	.word	0x0800704f
 8007014:	08007039 	.word	0x08007039
 8007018:	0800704f 	.word	0x0800704f
 800701c:	0800703f 	.word	0x0800703f
 8007020:	0800704f 	.word	0x0800704f
 8007024:	0800704f 	.word	0x0800704f
 8007028:	0800704f 	.word	0x0800704f
 800702c:	08007047 	.word	0x08007047
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007030:	f7fd f9d6 	bl	80043e0 <HAL_RCC_GetPCLK1Freq>
 8007034:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007036:	e010      	b.n	800705a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007038:	4b9e      	ldr	r3, [pc, #632]	@ (80072b4 <UART_SetConfig+0x5c0>)
 800703a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800703c:	e00d      	b.n	800705a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800703e:	f7fd f961 	bl	8004304 <HAL_RCC_GetSysClockFreq>
 8007042:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007044:	e009      	b.n	800705a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007046:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800704a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800704c:	e005      	b.n	800705a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800704e:	2300      	movs	r3, #0
 8007050:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007058:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800705a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800705c:	2b00      	cmp	r3, #0
 800705e:	f000 8130 	beq.w	80072c2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007066:	4a94      	ldr	r2, [pc, #592]	@ (80072b8 <UART_SetConfig+0x5c4>)
 8007068:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800706c:	461a      	mov	r2, r3
 800706e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007070:	fbb3 f3f2 	udiv	r3, r3, r2
 8007074:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	685a      	ldr	r2, [r3, #4]
 800707a:	4613      	mov	r3, r2
 800707c:	005b      	lsls	r3, r3, #1
 800707e:	4413      	add	r3, r2
 8007080:	69ba      	ldr	r2, [r7, #24]
 8007082:	429a      	cmp	r2, r3
 8007084:	d305      	bcc.n	8007092 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800708c:	69ba      	ldr	r2, [r7, #24]
 800708e:	429a      	cmp	r2, r3
 8007090:	d903      	bls.n	800709a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007092:	2301      	movs	r3, #1
 8007094:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007098:	e113      	b.n	80072c2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800709a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800709c:	2200      	movs	r2, #0
 800709e:	60bb      	str	r3, [r7, #8]
 80070a0:	60fa      	str	r2, [r7, #12]
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070a6:	4a84      	ldr	r2, [pc, #528]	@ (80072b8 <UART_SetConfig+0x5c4>)
 80070a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	2200      	movs	r2, #0
 80070b0:	603b      	str	r3, [r7, #0]
 80070b2:	607a      	str	r2, [r7, #4]
 80070b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070b8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80070bc:	f7f9 fe0c 	bl	8000cd8 <__aeabi_uldivmod>
 80070c0:	4602      	mov	r2, r0
 80070c2:	460b      	mov	r3, r1
 80070c4:	4610      	mov	r0, r2
 80070c6:	4619      	mov	r1, r3
 80070c8:	f04f 0200 	mov.w	r2, #0
 80070cc:	f04f 0300 	mov.w	r3, #0
 80070d0:	020b      	lsls	r3, r1, #8
 80070d2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80070d6:	0202      	lsls	r2, r0, #8
 80070d8:	6979      	ldr	r1, [r7, #20]
 80070da:	6849      	ldr	r1, [r1, #4]
 80070dc:	0849      	lsrs	r1, r1, #1
 80070de:	2000      	movs	r0, #0
 80070e0:	460c      	mov	r4, r1
 80070e2:	4605      	mov	r5, r0
 80070e4:	eb12 0804 	adds.w	r8, r2, r4
 80070e8:	eb43 0905 	adc.w	r9, r3, r5
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	2200      	movs	r2, #0
 80070f2:	469a      	mov	sl, r3
 80070f4:	4693      	mov	fp, r2
 80070f6:	4652      	mov	r2, sl
 80070f8:	465b      	mov	r3, fp
 80070fa:	4640      	mov	r0, r8
 80070fc:	4649      	mov	r1, r9
 80070fe:	f7f9 fdeb 	bl	8000cd8 <__aeabi_uldivmod>
 8007102:	4602      	mov	r2, r0
 8007104:	460b      	mov	r3, r1
 8007106:	4613      	mov	r3, r2
 8007108:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800710a:	6a3b      	ldr	r3, [r7, #32]
 800710c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007110:	d308      	bcc.n	8007124 <UART_SetConfig+0x430>
 8007112:	6a3b      	ldr	r3, [r7, #32]
 8007114:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007118:	d204      	bcs.n	8007124 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	6a3a      	ldr	r2, [r7, #32]
 8007120:	60da      	str	r2, [r3, #12]
 8007122:	e0ce      	b.n	80072c2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007124:	2301      	movs	r3, #1
 8007126:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800712a:	e0ca      	b.n	80072c2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	69db      	ldr	r3, [r3, #28]
 8007130:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007134:	d166      	bne.n	8007204 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007136:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800713a:	2b08      	cmp	r3, #8
 800713c:	d827      	bhi.n	800718e <UART_SetConfig+0x49a>
 800713e:	a201      	add	r2, pc, #4	@ (adr r2, 8007144 <UART_SetConfig+0x450>)
 8007140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007144:	08007169 	.word	0x08007169
 8007148:	08007171 	.word	0x08007171
 800714c:	08007179 	.word	0x08007179
 8007150:	0800718f 	.word	0x0800718f
 8007154:	0800717f 	.word	0x0800717f
 8007158:	0800718f 	.word	0x0800718f
 800715c:	0800718f 	.word	0x0800718f
 8007160:	0800718f 	.word	0x0800718f
 8007164:	08007187 	.word	0x08007187
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007168:	f7fd f93a 	bl	80043e0 <HAL_RCC_GetPCLK1Freq>
 800716c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800716e:	e014      	b.n	800719a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007170:	f7fd f94c 	bl	800440c <HAL_RCC_GetPCLK2Freq>
 8007174:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007176:	e010      	b.n	800719a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007178:	4b4e      	ldr	r3, [pc, #312]	@ (80072b4 <UART_SetConfig+0x5c0>)
 800717a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800717c:	e00d      	b.n	800719a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800717e:	f7fd f8c1 	bl	8004304 <HAL_RCC_GetSysClockFreq>
 8007182:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007184:	e009      	b.n	800719a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007186:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800718a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800718c:	e005      	b.n	800719a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800718e:	2300      	movs	r3, #0
 8007190:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007198:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800719a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800719c:	2b00      	cmp	r3, #0
 800719e:	f000 8090 	beq.w	80072c2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071a6:	4a44      	ldr	r2, [pc, #272]	@ (80072b8 <UART_SetConfig+0x5c4>)
 80071a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80071ac:	461a      	mov	r2, r3
 80071ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80071b4:	005a      	lsls	r2, r3, #1
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	085b      	lsrs	r3, r3, #1
 80071bc:	441a      	add	r2, r3
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	685b      	ldr	r3, [r3, #4]
 80071c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80071c6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071c8:	6a3b      	ldr	r3, [r7, #32]
 80071ca:	2b0f      	cmp	r3, #15
 80071cc:	d916      	bls.n	80071fc <UART_SetConfig+0x508>
 80071ce:	6a3b      	ldr	r3, [r7, #32]
 80071d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071d4:	d212      	bcs.n	80071fc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071d6:	6a3b      	ldr	r3, [r7, #32]
 80071d8:	b29b      	uxth	r3, r3
 80071da:	f023 030f 	bic.w	r3, r3, #15
 80071de:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071e0:	6a3b      	ldr	r3, [r7, #32]
 80071e2:	085b      	lsrs	r3, r3, #1
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	f003 0307 	and.w	r3, r3, #7
 80071ea:	b29a      	uxth	r2, r3
 80071ec:	8bfb      	ldrh	r3, [r7, #30]
 80071ee:	4313      	orrs	r3, r2
 80071f0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	8bfa      	ldrh	r2, [r7, #30]
 80071f8:	60da      	str	r2, [r3, #12]
 80071fa:	e062      	b.n	80072c2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80071fc:	2301      	movs	r3, #1
 80071fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007202:	e05e      	b.n	80072c2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007204:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007208:	2b08      	cmp	r3, #8
 800720a:	d828      	bhi.n	800725e <UART_SetConfig+0x56a>
 800720c:	a201      	add	r2, pc, #4	@ (adr r2, 8007214 <UART_SetConfig+0x520>)
 800720e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007212:	bf00      	nop
 8007214:	08007239 	.word	0x08007239
 8007218:	08007241 	.word	0x08007241
 800721c:	08007249 	.word	0x08007249
 8007220:	0800725f 	.word	0x0800725f
 8007224:	0800724f 	.word	0x0800724f
 8007228:	0800725f 	.word	0x0800725f
 800722c:	0800725f 	.word	0x0800725f
 8007230:	0800725f 	.word	0x0800725f
 8007234:	08007257 	.word	0x08007257
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007238:	f7fd f8d2 	bl	80043e0 <HAL_RCC_GetPCLK1Freq>
 800723c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800723e:	e014      	b.n	800726a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007240:	f7fd f8e4 	bl	800440c <HAL_RCC_GetPCLK2Freq>
 8007244:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007246:	e010      	b.n	800726a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007248:	4b1a      	ldr	r3, [pc, #104]	@ (80072b4 <UART_SetConfig+0x5c0>)
 800724a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800724c:	e00d      	b.n	800726a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800724e:	f7fd f859 	bl	8004304 <HAL_RCC_GetSysClockFreq>
 8007252:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007254:	e009      	b.n	800726a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007256:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800725a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800725c:	e005      	b.n	800726a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800725e:	2300      	movs	r3, #0
 8007260:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007262:	2301      	movs	r3, #1
 8007264:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007268:	bf00      	nop
    }

    if (pclk != 0U)
 800726a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800726c:	2b00      	cmp	r3, #0
 800726e:	d028      	beq.n	80072c2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007274:	4a10      	ldr	r2, [pc, #64]	@ (80072b8 <UART_SetConfig+0x5c4>)
 8007276:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800727a:	461a      	mov	r2, r3
 800727c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	085b      	lsrs	r3, r3, #1
 8007288:	441a      	add	r2, r3
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007292:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007294:	6a3b      	ldr	r3, [r7, #32]
 8007296:	2b0f      	cmp	r3, #15
 8007298:	d910      	bls.n	80072bc <UART_SetConfig+0x5c8>
 800729a:	6a3b      	ldr	r3, [r7, #32]
 800729c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072a0:	d20c      	bcs.n	80072bc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80072a2:	6a3b      	ldr	r3, [r7, #32]
 80072a4:	b29a      	uxth	r2, r3
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	60da      	str	r2, [r3, #12]
 80072ac:	e009      	b.n	80072c2 <UART_SetConfig+0x5ce>
 80072ae:	bf00      	nop
 80072b0:	40008000 	.word	0x40008000
 80072b4:	00f42400 	.word	0x00f42400
 80072b8:	0800d1fc 	.word	0x0800d1fc
      }
      else
      {
        ret = HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	2201      	movs	r2, #1
 80072c6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	2201      	movs	r2, #1
 80072ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	2200      	movs	r2, #0
 80072d6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	2200      	movs	r2, #0
 80072dc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80072de:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3730      	adds	r7, #48	@ 0x30
 80072e6:	46bd      	mov	sp, r7
 80072e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080072ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b083      	sub	sp, #12
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072f8:	f003 0308 	and.w	r3, r3, #8
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d00a      	beq.n	8007316 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	430a      	orrs	r2, r1
 8007314:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800731a:	f003 0301 	and.w	r3, r3, #1
 800731e:	2b00      	cmp	r3, #0
 8007320:	d00a      	beq.n	8007338 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	430a      	orrs	r2, r1
 8007336:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800733c:	f003 0302 	and.w	r3, r3, #2
 8007340:	2b00      	cmp	r3, #0
 8007342:	d00a      	beq.n	800735a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	430a      	orrs	r2, r1
 8007358:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800735e:	f003 0304 	and.w	r3, r3, #4
 8007362:	2b00      	cmp	r3, #0
 8007364:	d00a      	beq.n	800737c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	430a      	orrs	r2, r1
 800737a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007380:	f003 0310 	and.w	r3, r3, #16
 8007384:	2b00      	cmp	r3, #0
 8007386:	d00a      	beq.n	800739e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	430a      	orrs	r2, r1
 800739c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073a2:	f003 0320 	and.w	r3, r3, #32
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d00a      	beq.n	80073c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	689b      	ldr	r3, [r3, #8]
 80073b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	430a      	orrs	r2, r1
 80073be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d01a      	beq.n	8007402 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	685b      	ldr	r3, [r3, #4]
 80073d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	430a      	orrs	r2, r1
 80073e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80073ea:	d10a      	bne.n	8007402 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	430a      	orrs	r2, r1
 8007400:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007406:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800740a:	2b00      	cmp	r3, #0
 800740c:	d00a      	beq.n	8007424 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	430a      	orrs	r2, r1
 8007422:	605a      	str	r2, [r3, #4]
  }
}
 8007424:	bf00      	nop
 8007426:	370c      	adds	r7, #12
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b098      	sub	sp, #96	@ 0x60
 8007434:	af02      	add	r7, sp, #8
 8007436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2200      	movs	r2, #0
 800743c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007440:	f7fb ff18 	bl	8003274 <HAL_GetTick>
 8007444:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f003 0308 	and.w	r3, r3, #8
 8007450:	2b08      	cmp	r3, #8
 8007452:	d12f      	bne.n	80074b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007454:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007458:	9300      	str	r3, [sp, #0]
 800745a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800745c:	2200      	movs	r2, #0
 800745e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f000 f88e 	bl	8007584 <UART_WaitOnFlagUntilTimeout>
 8007468:	4603      	mov	r3, r0
 800746a:	2b00      	cmp	r3, #0
 800746c:	d022      	beq.n	80074b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007476:	e853 3f00 	ldrex	r3, [r3]
 800747a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800747c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800747e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007482:	653b      	str	r3, [r7, #80]	@ 0x50
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	461a      	mov	r2, r3
 800748a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800748c:	647b      	str	r3, [r7, #68]	@ 0x44
 800748e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007490:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007492:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007494:	e841 2300 	strex	r3, r2, [r1]
 8007498:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800749a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800749c:	2b00      	cmp	r3, #0
 800749e:	d1e6      	bne.n	800746e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2220      	movs	r2, #32
 80074a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2200      	movs	r2, #0
 80074ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074b0:	2303      	movs	r3, #3
 80074b2:	e063      	b.n	800757c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 0304 	and.w	r3, r3, #4
 80074be:	2b04      	cmp	r3, #4
 80074c0:	d149      	bne.n	8007556 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074c2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80074c6:	9300      	str	r3, [sp, #0]
 80074c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074ca:	2200      	movs	r2, #0
 80074cc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f000 f857 	bl	8007584 <UART_WaitOnFlagUntilTimeout>
 80074d6:	4603      	mov	r3, r0
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d03c      	beq.n	8007556 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074e4:	e853 3f00 	ldrex	r3, [r3]
 80074e8:	623b      	str	r3, [r7, #32]
   return(result);
 80074ea:	6a3b      	ldr	r3, [r7, #32]
 80074ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	461a      	mov	r2, r3
 80074f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80074fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007500:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007502:	e841 2300 	strex	r3, r2, [r1]
 8007506:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800750a:	2b00      	cmp	r3, #0
 800750c:	d1e6      	bne.n	80074dc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	3308      	adds	r3, #8
 8007514:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	e853 3f00 	ldrex	r3, [r3]
 800751c:	60fb      	str	r3, [r7, #12]
   return(result);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f023 0301 	bic.w	r3, r3, #1
 8007524:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	3308      	adds	r3, #8
 800752c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800752e:	61fa      	str	r2, [r7, #28]
 8007530:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007532:	69b9      	ldr	r1, [r7, #24]
 8007534:	69fa      	ldr	r2, [r7, #28]
 8007536:	e841 2300 	strex	r3, r2, [r1]
 800753a:	617b      	str	r3, [r7, #20]
   return(result);
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d1e5      	bne.n	800750e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2220      	movs	r2, #32
 8007546:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2200      	movs	r2, #0
 800754e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007552:	2303      	movs	r3, #3
 8007554:	e012      	b.n	800757c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2220      	movs	r2, #32
 800755a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2220      	movs	r2, #32
 8007562:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2200      	movs	r2, #0
 8007576:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800757a:	2300      	movs	r3, #0
}
 800757c:	4618      	mov	r0, r3
 800757e:	3758      	adds	r7, #88	@ 0x58
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}

08007584 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	60f8      	str	r0, [r7, #12]
 800758c:	60b9      	str	r1, [r7, #8]
 800758e:	603b      	str	r3, [r7, #0]
 8007590:	4613      	mov	r3, r2
 8007592:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007594:	e04f      	b.n	8007636 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007596:	69bb      	ldr	r3, [r7, #24]
 8007598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800759c:	d04b      	beq.n	8007636 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800759e:	f7fb fe69 	bl	8003274 <HAL_GetTick>
 80075a2:	4602      	mov	r2, r0
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	1ad3      	subs	r3, r2, r3
 80075a8:	69ba      	ldr	r2, [r7, #24]
 80075aa:	429a      	cmp	r2, r3
 80075ac:	d302      	bcc.n	80075b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80075ae:	69bb      	ldr	r3, [r7, #24]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d101      	bne.n	80075b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80075b4:	2303      	movs	r3, #3
 80075b6:	e04e      	b.n	8007656 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f003 0304 	and.w	r3, r3, #4
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d037      	beq.n	8007636 <UART_WaitOnFlagUntilTimeout+0xb2>
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	2b80      	cmp	r3, #128	@ 0x80
 80075ca:	d034      	beq.n	8007636 <UART_WaitOnFlagUntilTimeout+0xb2>
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	2b40      	cmp	r3, #64	@ 0x40
 80075d0:	d031      	beq.n	8007636 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	69db      	ldr	r3, [r3, #28]
 80075d8:	f003 0308 	and.w	r3, r3, #8
 80075dc:	2b08      	cmp	r3, #8
 80075de:	d110      	bne.n	8007602 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	2208      	movs	r2, #8
 80075e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f000 f95b 	bl	80078a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2208      	movs	r2, #8
 80075f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	e029      	b.n	8007656 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	69db      	ldr	r3, [r3, #28]
 8007608:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800760c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007610:	d111      	bne.n	8007636 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800761a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800761c:	68f8      	ldr	r0, [r7, #12]
 800761e:	f000 f941 	bl	80078a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2220      	movs	r2, #32
 8007626:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2200      	movs	r2, #0
 800762e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007632:	2303      	movs	r3, #3
 8007634:	e00f      	b.n	8007656 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	69da      	ldr	r2, [r3, #28]
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	4013      	ands	r3, r2
 8007640:	68ba      	ldr	r2, [r7, #8]
 8007642:	429a      	cmp	r2, r3
 8007644:	bf0c      	ite	eq
 8007646:	2301      	moveq	r3, #1
 8007648:	2300      	movne	r3, #0
 800764a:	b2db      	uxtb	r3, r3
 800764c:	461a      	mov	r2, r3
 800764e:	79fb      	ldrb	r3, [r7, #7]
 8007650:	429a      	cmp	r2, r3
 8007652:	d0a0      	beq.n	8007596 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007654:	2300      	movs	r3, #0
}
 8007656:	4618      	mov	r0, r3
 8007658:	3710      	adds	r7, #16
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}
	...

08007660 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007660:	b480      	push	{r7}
 8007662:	b0a3      	sub	sp, #140	@ 0x8c
 8007664:	af00      	add	r7, sp, #0
 8007666:	60f8      	str	r0, [r7, #12]
 8007668:	60b9      	str	r1, [r7, #8]
 800766a:	4613      	mov	r3, r2
 800766c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	68ba      	ldr	r2, [r7, #8]
 8007672:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	88fa      	ldrh	r2, [r7, #6]
 8007678:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	88fa      	ldrh	r2, [r7, #6]
 8007680:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2200      	movs	r2, #0
 8007688:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007692:	d10e      	bne.n	80076b2 <UART_Start_Receive_IT+0x52>
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	691b      	ldr	r3, [r3, #16]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d105      	bne.n	80076a8 <UART_Start_Receive_IT+0x48>
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80076a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80076a6:	e02d      	b.n	8007704 <UART_Start_Receive_IT+0xa4>
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	22ff      	movs	r2, #255	@ 0xff
 80076ac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80076b0:	e028      	b.n	8007704 <UART_Start_Receive_IT+0xa4>
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d10d      	bne.n	80076d6 <UART_Start_Receive_IT+0x76>
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	691b      	ldr	r3, [r3, #16]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d104      	bne.n	80076cc <UART_Start_Receive_IT+0x6c>
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	22ff      	movs	r2, #255	@ 0xff
 80076c6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80076ca:	e01b      	b.n	8007704 <UART_Start_Receive_IT+0xa4>
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	227f      	movs	r2, #127	@ 0x7f
 80076d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80076d4:	e016      	b.n	8007704 <UART_Start_Receive_IT+0xa4>
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	689b      	ldr	r3, [r3, #8]
 80076da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076de:	d10d      	bne.n	80076fc <UART_Start_Receive_IT+0x9c>
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	691b      	ldr	r3, [r3, #16]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d104      	bne.n	80076f2 <UART_Start_Receive_IT+0x92>
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	227f      	movs	r2, #127	@ 0x7f
 80076ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80076f0:	e008      	b.n	8007704 <UART_Start_Receive_IT+0xa4>
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	223f      	movs	r2, #63	@ 0x3f
 80076f6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80076fa:	e003      	b.n	8007704 <UART_Start_Receive_IT+0xa4>
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2200      	movs	r2, #0
 8007700:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2200      	movs	r2, #0
 8007708:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	2222      	movs	r2, #34	@ 0x22
 8007710:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	3308      	adds	r3, #8
 800771a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800771e:	e853 3f00 	ldrex	r3, [r3]
 8007722:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007724:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007726:	f043 0301 	orr.w	r3, r3, #1
 800772a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	3308      	adds	r3, #8
 8007734:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007738:	673a      	str	r2, [r7, #112]	@ 0x70
 800773a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800773e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007740:	e841 2300 	strex	r3, r2, [r1]
 8007744:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007746:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007748:	2b00      	cmp	r3, #0
 800774a:	d1e3      	bne.n	8007714 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007750:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007754:	d14f      	bne.n	80077f6 <UART_Start_Receive_IT+0x196>
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800775c:	88fa      	ldrh	r2, [r7, #6]
 800775e:	429a      	cmp	r2, r3
 8007760:	d349      	bcc.n	80077f6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	689b      	ldr	r3, [r3, #8]
 8007766:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800776a:	d107      	bne.n	800777c <UART_Start_Receive_IT+0x11c>
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	691b      	ldr	r3, [r3, #16]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d103      	bne.n	800777c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	4a47      	ldr	r2, [pc, #284]	@ (8007894 <UART_Start_Receive_IT+0x234>)
 8007778:	675a      	str	r2, [r3, #116]	@ 0x74
 800777a:	e002      	b.n	8007782 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	4a46      	ldr	r2, [pc, #280]	@ (8007898 <UART_Start_Receive_IT+0x238>)
 8007780:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	691b      	ldr	r3, [r3, #16]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d01a      	beq.n	80077c0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007790:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007792:	e853 3f00 	ldrex	r3, [r3]
 8007796:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007798:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800779a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800779e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	461a      	mov	r2, r3
 80077a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80077ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80077ae:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80077b2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80077b4:	e841 2300 	strex	r3, r2, [r1]
 80077b8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80077ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d1e4      	bne.n	800778a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	3308      	adds	r3, #8
 80077c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077ca:	e853 3f00 	ldrex	r3, [r3]
 80077ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80077d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	3308      	adds	r3, #8
 80077de:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80077e0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80077e2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80077e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80077e8:	e841 2300 	strex	r3, r2, [r1]
 80077ec:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80077ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d1e5      	bne.n	80077c0 <UART_Start_Receive_IT+0x160>
 80077f4:	e046      	b.n	8007884 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	689b      	ldr	r3, [r3, #8]
 80077fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077fe:	d107      	bne.n	8007810 <UART_Start_Receive_IT+0x1b0>
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	691b      	ldr	r3, [r3, #16]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d103      	bne.n	8007810 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	4a24      	ldr	r2, [pc, #144]	@ (800789c <UART_Start_Receive_IT+0x23c>)
 800780c:	675a      	str	r2, [r3, #116]	@ 0x74
 800780e:	e002      	b.n	8007816 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	4a23      	ldr	r2, [pc, #140]	@ (80078a0 <UART_Start_Receive_IT+0x240>)
 8007814:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	691b      	ldr	r3, [r3, #16]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d019      	beq.n	8007852 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007826:	e853 3f00 	ldrex	r3, [r3]
 800782a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800782c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800782e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007832:	677b      	str	r3, [r7, #116]	@ 0x74
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	461a      	mov	r2, r3
 800783a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800783c:	637b      	str	r3, [r7, #52]	@ 0x34
 800783e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007840:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007842:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007844:	e841 2300 	strex	r3, r2, [r1]
 8007848:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800784a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800784c:	2b00      	cmp	r3, #0
 800784e:	d1e6      	bne.n	800781e <UART_Start_Receive_IT+0x1be>
 8007850:	e018      	b.n	8007884 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	e853 3f00 	ldrex	r3, [r3]
 800785e:	613b      	str	r3, [r7, #16]
   return(result);
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	f043 0320 	orr.w	r3, r3, #32
 8007866:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	461a      	mov	r2, r3
 800786e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007870:	623b      	str	r3, [r7, #32]
 8007872:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007874:	69f9      	ldr	r1, [r7, #28]
 8007876:	6a3a      	ldr	r2, [r7, #32]
 8007878:	e841 2300 	strex	r3, r2, [r1]
 800787c:	61bb      	str	r3, [r7, #24]
   return(result);
 800787e:	69bb      	ldr	r3, [r7, #24]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d1e6      	bne.n	8007852 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007884:	2300      	movs	r3, #0
}
 8007886:	4618      	mov	r0, r3
 8007888:	378c      	adds	r7, #140	@ 0x8c
 800788a:	46bd      	mov	sp, r7
 800788c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007890:	4770      	bx	lr
 8007892:	bf00      	nop
 8007894:	080080c5 	.word	0x080080c5
 8007898:	08007d65 	.word	0x08007d65
 800789c:	08007bad 	.word	0x08007bad
 80078a0:	080079f5 	.word	0x080079f5

080078a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b095      	sub	sp, #84	@ 0x54
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078b4:	e853 3f00 	ldrex	r3, [r3]
 80078b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	461a      	mov	r2, r3
 80078c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80078cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078d2:	e841 2300 	strex	r3, r2, [r1]
 80078d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d1e6      	bne.n	80078ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	3308      	adds	r3, #8
 80078e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e6:	6a3b      	ldr	r3, [r7, #32]
 80078e8:	e853 3f00 	ldrex	r3, [r3]
 80078ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80078ee:	69fb      	ldr	r3, [r7, #28]
 80078f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80078f4:	f023 0301 	bic.w	r3, r3, #1
 80078f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	3308      	adds	r3, #8
 8007900:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007902:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007904:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007906:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007908:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800790a:	e841 2300 	strex	r3, r2, [r1]
 800790e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007912:	2b00      	cmp	r3, #0
 8007914:	d1e3      	bne.n	80078de <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800791a:	2b01      	cmp	r3, #1
 800791c:	d118      	bne.n	8007950 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	e853 3f00 	ldrex	r3, [r3]
 800792a:	60bb      	str	r3, [r7, #8]
   return(result);
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	f023 0310 	bic.w	r3, r3, #16
 8007932:	647b      	str	r3, [r7, #68]	@ 0x44
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	461a      	mov	r2, r3
 800793a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800793c:	61bb      	str	r3, [r7, #24]
 800793e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007940:	6979      	ldr	r1, [r7, #20]
 8007942:	69ba      	ldr	r2, [r7, #24]
 8007944:	e841 2300 	strex	r3, r2, [r1]
 8007948:	613b      	str	r3, [r7, #16]
   return(result);
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d1e6      	bne.n	800791e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2220      	movs	r2, #32
 8007954:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2200      	movs	r2, #0
 800795c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2200      	movs	r2, #0
 8007962:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007964:	bf00      	nop
 8007966:	3754      	adds	r7, #84	@ 0x54
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b084      	sub	sp, #16
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800797c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	2200      	movs	r2, #0
 8007982:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2200      	movs	r2, #0
 800798a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800798e:	68f8      	ldr	r0, [r7, #12]
 8007990:	f7ff f99a 	bl	8006cc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007994:	bf00      	nop
 8007996:	3710      	adds	r7, #16
 8007998:	46bd      	mov	sp, r7
 800799a:	bd80      	pop	{r7, pc}

0800799c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b088      	sub	sp, #32
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	e853 3f00 	ldrex	r3, [r3]
 80079b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80079b8:	61fb      	str	r3, [r7, #28]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	461a      	mov	r2, r3
 80079c0:	69fb      	ldr	r3, [r7, #28]
 80079c2:	61bb      	str	r3, [r7, #24]
 80079c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c6:	6979      	ldr	r1, [r7, #20]
 80079c8:	69ba      	ldr	r2, [r7, #24]
 80079ca:	e841 2300 	strex	r3, r2, [r1]
 80079ce:	613b      	str	r3, [r7, #16]
   return(result);
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d1e6      	bne.n	80079a4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2220      	movs	r2, #32
 80079da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2200      	movs	r2, #0
 80079e2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f7ff f965 	bl	8006cb4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079ea:	bf00      	nop
 80079ec:	3720      	adds	r7, #32
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
	...

080079f4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b09c      	sub	sp, #112	@ 0x70
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007a02:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a0c:	2b22      	cmp	r3, #34	@ 0x22
 8007a0e:	f040 80be 	bne.w	8007b8e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a18:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007a1c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007a20:	b2d9      	uxtb	r1, r3
 8007a22:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007a26:	b2da      	uxtb	r2, r3
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a2c:	400a      	ands	r2, r1
 8007a2e:	b2d2      	uxtb	r2, r2
 8007a30:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a36:	1c5a      	adds	r2, r3, #1
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a42:	b29b      	uxth	r3, r3
 8007a44:	3b01      	subs	r3, #1
 8007a46:	b29a      	uxth	r2, r3
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a54:	b29b      	uxth	r3, r3
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	f040 80a1 	bne.w	8007b9e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a64:	e853 3f00 	ldrex	r3, [r3]
 8007a68:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007a6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	461a      	mov	r2, r3
 8007a78:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a7a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007a7c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a7e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007a80:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007a82:	e841 2300 	strex	r3, r2, [r1]
 8007a86:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007a88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d1e6      	bne.n	8007a5c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	3308      	adds	r3, #8
 8007a94:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a98:	e853 3f00 	ldrex	r3, [r3]
 8007a9c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007aa0:	f023 0301 	bic.w	r3, r3, #1
 8007aa4:	667b      	str	r3, [r7, #100]	@ 0x64
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	3308      	adds	r3, #8
 8007aac:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007aae:	647a      	str	r2, [r7, #68]	@ 0x44
 8007ab0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ab4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ab6:	e841 2300 	strex	r3, r2, [r1]
 8007aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007abc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d1e5      	bne.n	8007a8e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2220      	movs	r2, #32
 8007ac6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2200      	movs	r2, #0
 8007ace:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4a33      	ldr	r2, [pc, #204]	@ (8007ba8 <UART_RxISR_8BIT+0x1b4>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d01f      	beq.n	8007b20 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d018      	beq.n	8007b20 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af6:	e853 3f00 	ldrex	r3, [r3]
 8007afa:	623b      	str	r3, [r7, #32]
   return(result);
 8007afc:	6a3b      	ldr	r3, [r7, #32]
 8007afe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007b02:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	461a      	mov	r2, r3
 8007b0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b10:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b14:	e841 2300 	strex	r3, r2, [r1]
 8007b18:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d1e6      	bne.n	8007aee <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d12e      	bne.n	8007b86 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	e853 3f00 	ldrex	r3, [r3]
 8007b3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	f023 0310 	bic.w	r3, r3, #16
 8007b42:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	461a      	mov	r2, r3
 8007b4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b4c:	61fb      	str	r3, [r7, #28]
 8007b4e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b50:	69b9      	ldr	r1, [r7, #24]
 8007b52:	69fa      	ldr	r2, [r7, #28]
 8007b54:	e841 2300 	strex	r3, r2, [r1]
 8007b58:	617b      	str	r3, [r7, #20]
   return(result);
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d1e6      	bne.n	8007b2e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	69db      	ldr	r3, [r3, #28]
 8007b66:	f003 0310 	and.w	r3, r3, #16
 8007b6a:	2b10      	cmp	r3, #16
 8007b6c:	d103      	bne.n	8007b76 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	2210      	movs	r2, #16
 8007b74:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b7c:	4619      	mov	r1, r3
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f7ff f8ac 	bl	8006cdc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007b84:	e00b      	b.n	8007b9e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f7fa ff46 	bl	8002a18 <HAL_UART_RxCpltCallback>
}
 8007b8c:	e007      	b.n	8007b9e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	699a      	ldr	r2, [r3, #24]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f042 0208 	orr.w	r2, r2, #8
 8007b9c:	619a      	str	r2, [r3, #24]
}
 8007b9e:	bf00      	nop
 8007ba0:	3770      	adds	r7, #112	@ 0x70
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}
 8007ba6:	bf00      	nop
 8007ba8:	40008000 	.word	0x40008000

08007bac <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b09c      	sub	sp, #112	@ 0x70
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007bba:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007bc4:	2b22      	cmp	r3, #34	@ 0x22
 8007bc6:	f040 80be 	bne.w	8007d46 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bd0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bd8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007bda:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007bde:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007be2:	4013      	ands	r3, r2
 8007be4:	b29a      	uxth	r2, r3
 8007be6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007be8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bee:	1c9a      	adds	r2, r3, #2
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	b29a      	uxth	r2, r3
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c0c:	b29b      	uxth	r3, r3
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	f040 80a1 	bne.w	8007d56 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c1c:	e853 3f00 	ldrex	r3, [r3]
 8007c20:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007c22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c28:	667b      	str	r3, [r7, #100]	@ 0x64
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	461a      	mov	r2, r3
 8007c30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c32:	657b      	str	r3, [r7, #84]	@ 0x54
 8007c34:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c36:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007c38:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007c3a:	e841 2300 	strex	r3, r2, [r1]
 8007c3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007c40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d1e6      	bne.n	8007c14 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	3308      	adds	r3, #8
 8007c4c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c50:	e853 3f00 	ldrex	r3, [r3]
 8007c54:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c58:	f023 0301 	bic.w	r3, r3, #1
 8007c5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	3308      	adds	r3, #8
 8007c64:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007c66:	643a      	str	r2, [r7, #64]	@ 0x40
 8007c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c6a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c6c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c6e:	e841 2300 	strex	r3, r2, [r1]
 8007c72:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d1e5      	bne.n	8007c46 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2220      	movs	r2, #32
 8007c7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2200      	movs	r2, #0
 8007c86:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	4a33      	ldr	r2, [pc, #204]	@ (8007d60 <UART_RxISR_16BIT+0x1b4>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d01f      	beq.n	8007cd8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d018      	beq.n	8007cd8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cac:	6a3b      	ldr	r3, [r7, #32]
 8007cae:	e853 3f00 	ldrex	r3, [r3]
 8007cb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007cb4:	69fb      	ldr	r3, [r7, #28]
 8007cb6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007cba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	461a      	mov	r2, r3
 8007cc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007cc6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007cca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ccc:	e841 2300 	strex	r3, r2, [r1]
 8007cd0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d1e6      	bne.n	8007ca6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d12e      	bne.n	8007d3e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	e853 3f00 	ldrex	r3, [r3]
 8007cf2:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	f023 0310 	bic.w	r3, r3, #16
 8007cfa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	461a      	mov	r2, r3
 8007d02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d04:	61bb      	str	r3, [r7, #24]
 8007d06:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d08:	6979      	ldr	r1, [r7, #20]
 8007d0a:	69ba      	ldr	r2, [r7, #24]
 8007d0c:	e841 2300 	strex	r3, r2, [r1]
 8007d10:	613b      	str	r3, [r7, #16]
   return(result);
 8007d12:	693b      	ldr	r3, [r7, #16]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d1e6      	bne.n	8007ce6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	69db      	ldr	r3, [r3, #28]
 8007d1e:	f003 0310 	and.w	r3, r3, #16
 8007d22:	2b10      	cmp	r3, #16
 8007d24:	d103      	bne.n	8007d2e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	2210      	movs	r2, #16
 8007d2c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007d34:	4619      	mov	r1, r3
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f7fe ffd0 	bl	8006cdc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007d3c:	e00b      	b.n	8007d56 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f7fa fe6a 	bl	8002a18 <HAL_UART_RxCpltCallback>
}
 8007d44:	e007      	b.n	8007d56 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	699a      	ldr	r2, [r3, #24]
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f042 0208 	orr.w	r2, r2, #8
 8007d54:	619a      	str	r2, [r3, #24]
}
 8007d56:	bf00      	nop
 8007d58:	3770      	adds	r7, #112	@ 0x70
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bd80      	pop	{r7, pc}
 8007d5e:	bf00      	nop
 8007d60:	40008000 	.word	0x40008000

08007d64 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b0ac      	sub	sp, #176	@ 0xb0
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007d72:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	69db      	ldr	r3, [r3, #28]
 8007d7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d9a:	2b22      	cmp	r3, #34	@ 0x22
 8007d9c:	f040 8182 	bne.w	80080a4 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007da6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007daa:	e125      	b.n	8007ff8 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007db2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007db6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007dba:	b2d9      	uxtb	r1, r3
 8007dbc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8007dc0:	b2da      	uxtb	r2, r3
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dc6:	400a      	ands	r2, r1
 8007dc8:	b2d2      	uxtb	r2, r2
 8007dca:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dd0:	1c5a      	adds	r2, r3, #1
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ddc:	b29b      	uxth	r3, r3
 8007dde:	3b01      	subs	r3, #1
 8007de0:	b29a      	uxth	r2, r3
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	69db      	ldr	r3, [r3, #28]
 8007dee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007df2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007df6:	f003 0307 	and.w	r3, r3, #7
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d053      	beq.n	8007ea6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007dfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e02:	f003 0301 	and.w	r3, r3, #1
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d011      	beq.n	8007e2e <UART_RxISR_8BIT_FIFOEN+0xca>
 8007e0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007e0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d00b      	beq.n	8007e2e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e24:	f043 0201 	orr.w	r2, r3, #1
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e32:	f003 0302 	and.w	r3, r3, #2
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d011      	beq.n	8007e5e <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007e3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007e3e:	f003 0301 	and.w	r3, r3, #1
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d00b      	beq.n	8007e5e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	2202      	movs	r2, #2
 8007e4c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e54:	f043 0204 	orr.w	r2, r3, #4
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e62:	f003 0304 	and.w	r3, r3, #4
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d011      	beq.n	8007e8e <UART_RxISR_8BIT_FIFOEN+0x12a>
 8007e6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007e6e:	f003 0301 	and.w	r3, r3, #1
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d00b      	beq.n	8007e8e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	2204      	movs	r2, #4
 8007e7c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e84:	f043 0202 	orr.w	r2, r3, #2
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d006      	beq.n	8007ea6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f7fe ff15 	bl	8006cc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	f040 80a2 	bne.w	8007ff8 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ebc:	e853 3f00 	ldrex	r3, [r3]
 8007ec0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8007ec2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ec4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ec8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007ed6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007ed8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eda:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8007edc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007ede:	e841 2300 	strex	r3, r2, [r1]
 8007ee2:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8007ee4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d1e4      	bne.n	8007eb4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	3308      	adds	r3, #8
 8007ef0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ef4:	e853 3f00 	ldrex	r3, [r3]
 8007ef8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8007efa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007efc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f00:	f023 0301 	bic.w	r3, r3, #1
 8007f04:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	3308      	adds	r3, #8
 8007f0e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007f12:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007f14:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f16:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007f18:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007f1a:	e841 2300 	strex	r3, r2, [r1]
 8007f1e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007f20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d1e1      	bne.n	8007eea <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2220      	movs	r2, #32
 8007f2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2200      	movs	r2, #0
 8007f32:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2200      	movs	r2, #0
 8007f38:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a5f      	ldr	r2, [pc, #380]	@ (80080bc <UART_RxISR_8BIT_FIFOEN+0x358>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d021      	beq.n	8007f88 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	685b      	ldr	r3, [r3, #4]
 8007f4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d01a      	beq.n	8007f88 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f5a:	e853 3f00 	ldrex	r3, [r3]
 8007f5e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007f60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f62:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007f66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	461a      	mov	r2, r3
 8007f70:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007f74:	657b      	str	r3, [r7, #84]	@ 0x54
 8007f76:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f78:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007f7a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007f7c:	e841 2300 	strex	r3, r2, [r1]
 8007f80:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007f82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d1e4      	bne.n	8007f52 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d130      	bne.n	8007ff2 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2200      	movs	r2, #0
 8007f94:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f9e:	e853 3f00 	ldrex	r3, [r3]
 8007fa2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa6:	f023 0310 	bic.w	r3, r3, #16
 8007faa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	461a      	mov	r2, r3
 8007fb4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007fb8:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fbc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007fbe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007fc0:	e841 2300 	strex	r3, r2, [r1]
 8007fc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d1e4      	bne.n	8007f96 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	69db      	ldr	r3, [r3, #28]
 8007fd2:	f003 0310 	and.w	r3, r3, #16
 8007fd6:	2b10      	cmp	r3, #16
 8007fd8:	d103      	bne.n	8007fe2 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	2210      	movs	r2, #16
 8007fe0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007fe8:	4619      	mov	r1, r3
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f7fe fe76 	bl	8006cdc <HAL_UARTEx_RxEventCallback>
 8007ff0:	e002      	b.n	8007ff8 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f7fa fd10 	bl	8002a18 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007ff8:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d006      	beq.n	800800e <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8008000:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008004:	f003 0320 	and.w	r3, r3, #32
 8008008:	2b00      	cmp	r3, #0
 800800a:	f47f aecf 	bne.w	8007dac <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008014:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008018:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800801c:	2b00      	cmp	r3, #0
 800801e:	d049      	beq.n	80080b4 <UART_RxISR_8BIT_FIFOEN+0x350>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008026:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800802a:	429a      	cmp	r2, r3
 800802c:	d242      	bcs.n	80080b4 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	3308      	adds	r3, #8
 8008034:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008036:	6a3b      	ldr	r3, [r7, #32]
 8008038:	e853 3f00 	ldrex	r3, [r3]
 800803c:	61fb      	str	r3, [r7, #28]
   return(result);
 800803e:	69fb      	ldr	r3, [r7, #28]
 8008040:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008044:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	3308      	adds	r3, #8
 800804e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008052:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008054:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008056:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008058:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800805a:	e841 2300 	strex	r3, r2, [r1]
 800805e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008062:	2b00      	cmp	r3, #0
 8008064:	d1e3      	bne.n	800802e <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	4a15      	ldr	r2, [pc, #84]	@ (80080c0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800806a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	e853 3f00 	ldrex	r3, [r3]
 8008078:	60bb      	str	r3, [r7, #8]
   return(result);
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	f043 0320 	orr.w	r3, r3, #32
 8008080:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	461a      	mov	r2, r3
 800808a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800808e:	61bb      	str	r3, [r7, #24]
 8008090:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008092:	6979      	ldr	r1, [r7, #20]
 8008094:	69ba      	ldr	r2, [r7, #24]
 8008096:	e841 2300 	strex	r3, r2, [r1]
 800809a:	613b      	str	r3, [r7, #16]
   return(result);
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d1e4      	bne.n	800806c <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80080a2:	e007      	b.n	80080b4 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	699a      	ldr	r2, [r3, #24]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f042 0208 	orr.w	r2, r2, #8
 80080b2:	619a      	str	r2, [r3, #24]
}
 80080b4:	bf00      	nop
 80080b6:	37b0      	adds	r7, #176	@ 0xb0
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}
 80080bc:	40008000 	.word	0x40008000
 80080c0:	080079f5 	.word	0x080079f5

080080c4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b0ae      	sub	sp, #184	@ 0xb8
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80080d2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	69db      	ldr	r3, [r3, #28]
 80080dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080fa:	2b22      	cmp	r3, #34	@ 0x22
 80080fc:	f040 8186 	bne.w	800840c <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008106:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800810a:	e129      	b.n	8008360 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008112:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800811a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800811e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008122:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008126:	4013      	ands	r3, r2
 8008128:	b29a      	uxth	r2, r3
 800812a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800812e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008134:	1c9a      	adds	r2, r3, #2
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008140:	b29b      	uxth	r3, r3
 8008142:	3b01      	subs	r3, #1
 8008144:	b29a      	uxth	r2, r3
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	69db      	ldr	r3, [r3, #28]
 8008152:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008156:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800815a:	f003 0307 	and.w	r3, r3, #7
 800815e:	2b00      	cmp	r3, #0
 8008160:	d053      	beq.n	800820a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008162:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008166:	f003 0301 	and.w	r3, r3, #1
 800816a:	2b00      	cmp	r3, #0
 800816c:	d011      	beq.n	8008192 <UART_RxISR_16BIT_FIFOEN+0xce>
 800816e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008172:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008176:	2b00      	cmp	r3, #0
 8008178:	d00b      	beq.n	8008192 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	2201      	movs	r2, #1
 8008180:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008188:	f043 0201 	orr.w	r2, r3, #1
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008192:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008196:	f003 0302 	and.w	r3, r3, #2
 800819a:	2b00      	cmp	r3, #0
 800819c:	d011      	beq.n	80081c2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800819e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80081a2:	f003 0301 	and.w	r3, r3, #1
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d00b      	beq.n	80081c2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	2202      	movs	r2, #2
 80081b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081b8:	f043 0204 	orr.w	r2, r3, #4
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80081c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80081c6:	f003 0304 	and.w	r3, r3, #4
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d011      	beq.n	80081f2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80081ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80081d2:	f003 0301 	and.w	r3, r3, #1
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d00b      	beq.n	80081f2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	2204      	movs	r2, #4
 80081e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081e8:	f043 0202 	orr.w	r2, r3, #2
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d006      	beq.n	800820a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f7fe fd63 	bl	8006cc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2200      	movs	r2, #0
 8008206:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008210:	b29b      	uxth	r3, r3
 8008212:	2b00      	cmp	r3, #0
 8008214:	f040 80a4 	bne.w	8008360 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800821e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008220:	e853 3f00 	ldrex	r3, [r3]
 8008224:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008226:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008228:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800822c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	461a      	mov	r2, r3
 8008236:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800823a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800823e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008240:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008242:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008246:	e841 2300 	strex	r3, r2, [r1]
 800824a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800824c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800824e:	2b00      	cmp	r3, #0
 8008250:	d1e2      	bne.n	8008218 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	3308      	adds	r3, #8
 8008258:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800825a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800825c:	e853 3f00 	ldrex	r3, [r3]
 8008260:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008262:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008264:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008268:	f023 0301 	bic.w	r3, r3, #1
 800826c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	3308      	adds	r3, #8
 8008276:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800827a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800827c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800827e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008280:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008282:	e841 2300 	strex	r3, r2, [r1]
 8008286:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008288:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800828a:	2b00      	cmp	r3, #0
 800828c:	d1e1      	bne.n	8008252 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2220      	movs	r2, #32
 8008292:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2200      	movs	r2, #0
 800829a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2200      	movs	r2, #0
 80082a0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4a5f      	ldr	r2, [pc, #380]	@ (8008424 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d021      	beq.n	80082f0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d01a      	beq.n	80082f0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082c2:	e853 3f00 	ldrex	r3, [r3]
 80082c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80082c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80082ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80082ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	461a      	mov	r2, r3
 80082d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80082dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80082de:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082e0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80082e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80082e4:	e841 2300 	strex	r3, r2, [r1]
 80082e8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80082ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d1e4      	bne.n	80082ba <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	d130      	bne.n	800835a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2200      	movs	r2, #0
 80082fc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008306:	e853 3f00 	ldrex	r3, [r3]
 800830a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800830c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800830e:	f023 0310 	bic.w	r3, r3, #16
 8008312:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	461a      	mov	r2, r3
 800831c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008320:	647b      	str	r3, [r7, #68]	@ 0x44
 8008322:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008324:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008326:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008328:	e841 2300 	strex	r3, r2, [r1]
 800832c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800832e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008330:	2b00      	cmp	r3, #0
 8008332:	d1e4      	bne.n	80082fe <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	69db      	ldr	r3, [r3, #28]
 800833a:	f003 0310 	and.w	r3, r3, #16
 800833e:	2b10      	cmp	r3, #16
 8008340:	d103      	bne.n	800834a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	2210      	movs	r2, #16
 8008348:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008350:	4619      	mov	r1, r3
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f7fe fcc2 	bl	8006cdc <HAL_UARTEx_RxEventCallback>
 8008358:	e002      	b.n	8008360 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f7fa fb5c 	bl	8002a18 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008360:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008364:	2b00      	cmp	r3, #0
 8008366:	d006      	beq.n	8008376 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8008368:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800836c:	f003 0320 	and.w	r3, r3, #32
 8008370:	2b00      	cmp	r3, #0
 8008372:	f47f aecb 	bne.w	800810c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800837c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008380:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008384:	2b00      	cmp	r3, #0
 8008386:	d049      	beq.n	800841c <UART_RxISR_16BIT_FIFOEN+0x358>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800838e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008392:	429a      	cmp	r2, r3
 8008394:	d242      	bcs.n	800841c <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	3308      	adds	r3, #8
 800839c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800839e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a0:	e853 3f00 	ldrex	r3, [r3]
 80083a4:	623b      	str	r3, [r7, #32]
   return(result);
 80083a6:	6a3b      	ldr	r3, [r7, #32]
 80083a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80083ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	3308      	adds	r3, #8
 80083b6:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80083ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80083bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083c2:	e841 2300 	strex	r3, r2, [r1]
 80083c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d1e3      	bne.n	8008396 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	4a15      	ldr	r2, [pc, #84]	@ (8008428 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80083d2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083da:	693b      	ldr	r3, [r7, #16]
 80083dc:	e853 3f00 	ldrex	r3, [r3]
 80083e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	f043 0320 	orr.w	r3, r3, #32
 80083e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	461a      	mov	r2, r3
 80083f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80083f6:	61fb      	str	r3, [r7, #28]
 80083f8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083fa:	69b9      	ldr	r1, [r7, #24]
 80083fc:	69fa      	ldr	r2, [r7, #28]
 80083fe:	e841 2300 	strex	r3, r2, [r1]
 8008402:	617b      	str	r3, [r7, #20]
   return(result);
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d1e4      	bne.n	80083d4 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800840a:	e007      	b.n	800841c <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	699a      	ldr	r2, [r3, #24]
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f042 0208 	orr.w	r2, r2, #8
 800841a:	619a      	str	r2, [r3, #24]
}
 800841c:	bf00      	nop
 800841e:	37b8      	adds	r7, #184	@ 0xb8
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}
 8008424:	40008000 	.word	0x40008000
 8008428:	08007bad 	.word	0x08007bad

0800842c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800842c:	b480      	push	{r7}
 800842e:	b083      	sub	sp, #12
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008434:	bf00      	nop
 8008436:	370c      	adds	r7, #12
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr

08008440 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008440:	b480      	push	{r7}
 8008442:	b083      	sub	sp, #12
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008448:	bf00      	nop
 800844a:	370c      	adds	r7, #12
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr

08008454 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008454:	b480      	push	{r7}
 8008456:	b083      	sub	sp, #12
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800845c:	bf00      	nop
 800845e:	370c      	adds	r7, #12
 8008460:	46bd      	mov	sp, r7
 8008462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008466:	4770      	bx	lr

08008468 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008468:	b480      	push	{r7}
 800846a:	b085      	sub	sp, #20
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008476:	2b01      	cmp	r3, #1
 8008478:	d101      	bne.n	800847e <HAL_UARTEx_DisableFifoMode+0x16>
 800847a:	2302      	movs	r3, #2
 800847c:	e027      	b.n	80084ce <HAL_UARTEx_DisableFifoMode+0x66>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2201      	movs	r2, #1
 8008482:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2224      	movs	r2, #36	@ 0x24
 800848a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	681a      	ldr	r2, [r3, #0]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f022 0201 	bic.w	r2, r2, #1
 80084a4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80084ac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2200      	movs	r2, #0
 80084b2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	68fa      	ldr	r2, [r7, #12]
 80084ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2220      	movs	r2, #32
 80084c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2200      	movs	r2, #0
 80084c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80084cc:	2300      	movs	r3, #0
}
 80084ce:	4618      	mov	r0, r3
 80084d0:	3714      	adds	r7, #20
 80084d2:	46bd      	mov	sp, r7
 80084d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d8:	4770      	bx	lr

080084da <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80084da:	b580      	push	{r7, lr}
 80084dc:	b084      	sub	sp, #16
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
 80084e2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80084ea:	2b01      	cmp	r3, #1
 80084ec:	d101      	bne.n	80084f2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80084ee:	2302      	movs	r3, #2
 80084f0:	e02d      	b.n	800854e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2201      	movs	r2, #1
 80084f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2224      	movs	r2, #36	@ 0x24
 80084fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	681a      	ldr	r2, [r3, #0]
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f022 0201 	bic.w	r2, r2, #1
 8008518:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	689b      	ldr	r3, [r3, #8]
 8008520:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	683a      	ldr	r2, [r7, #0]
 800852a:	430a      	orrs	r2, r1
 800852c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 f850 	bl	80085d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	68fa      	ldr	r2, [r7, #12]
 800853a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2220      	movs	r2, #32
 8008540:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2200      	movs	r2, #0
 8008548:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800854c:	2300      	movs	r3, #0
}
 800854e:	4618      	mov	r0, r3
 8008550:	3710      	adds	r7, #16
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}

08008556 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008556:	b580      	push	{r7, lr}
 8008558:	b084      	sub	sp, #16
 800855a:	af00      	add	r7, sp, #0
 800855c:	6078      	str	r0, [r7, #4]
 800855e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008566:	2b01      	cmp	r3, #1
 8008568:	d101      	bne.n	800856e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800856a:	2302      	movs	r3, #2
 800856c:	e02d      	b.n	80085ca <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2201      	movs	r2, #1
 8008572:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2224      	movs	r2, #36	@ 0x24
 800857a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f022 0201 	bic.w	r2, r2, #1
 8008594:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	689b      	ldr	r3, [r3, #8]
 800859c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	683a      	ldr	r2, [r7, #0]
 80085a6:	430a      	orrs	r2, r1
 80085a8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f000 f812 	bl	80085d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	68fa      	ldr	r2, [r7, #12]
 80085b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2220      	movs	r2, #32
 80085bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2200      	movs	r2, #0
 80085c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80085c8:	2300      	movs	r3, #0
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3710      	adds	r7, #16
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}
	...

080085d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80085d4:	b480      	push	{r7}
 80085d6:	b085      	sub	sp, #20
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d108      	bne.n	80085f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2201      	movs	r2, #1
 80085e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2201      	movs	r2, #1
 80085f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80085f4:	e031      	b.n	800865a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80085f6:	2308      	movs	r3, #8
 80085f8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80085fa:	2308      	movs	r3, #8
 80085fc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	689b      	ldr	r3, [r3, #8]
 8008604:	0e5b      	lsrs	r3, r3, #25
 8008606:	b2db      	uxtb	r3, r3
 8008608:	f003 0307 	and.w	r3, r3, #7
 800860c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	689b      	ldr	r3, [r3, #8]
 8008614:	0f5b      	lsrs	r3, r3, #29
 8008616:	b2db      	uxtb	r3, r3
 8008618:	f003 0307 	and.w	r3, r3, #7
 800861c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800861e:	7bbb      	ldrb	r3, [r7, #14]
 8008620:	7b3a      	ldrb	r2, [r7, #12]
 8008622:	4911      	ldr	r1, [pc, #68]	@ (8008668 <UARTEx_SetNbDataToProcess+0x94>)
 8008624:	5c8a      	ldrb	r2, [r1, r2]
 8008626:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800862a:	7b3a      	ldrb	r2, [r7, #12]
 800862c:	490f      	ldr	r1, [pc, #60]	@ (800866c <UARTEx_SetNbDataToProcess+0x98>)
 800862e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008630:	fb93 f3f2 	sdiv	r3, r3, r2
 8008634:	b29a      	uxth	r2, r3
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800863c:	7bfb      	ldrb	r3, [r7, #15]
 800863e:	7b7a      	ldrb	r2, [r7, #13]
 8008640:	4909      	ldr	r1, [pc, #36]	@ (8008668 <UARTEx_SetNbDataToProcess+0x94>)
 8008642:	5c8a      	ldrb	r2, [r1, r2]
 8008644:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008648:	7b7a      	ldrb	r2, [r7, #13]
 800864a:	4908      	ldr	r1, [pc, #32]	@ (800866c <UARTEx_SetNbDataToProcess+0x98>)
 800864c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800864e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008652:	b29a      	uxth	r2, r3
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800865a:	bf00      	nop
 800865c:	3714      	adds	r7, #20
 800865e:	46bd      	mov	sp, r7
 8008660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008664:	4770      	bx	lr
 8008666:	bf00      	nop
 8008668:	0800d214 	.word	0x0800d214
 800866c:	0800d21c 	.word	0x0800d21c

08008670 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b08a      	sub	sp, #40	@ 0x28
 8008674:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8008676:	2300      	movs	r3, #0
 8008678:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800867a:	4b7e      	ldr	r3, [pc, #504]	@ (8008874 <xTaskIncrementTick+0x204>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	2b00      	cmp	r3, #0
 8008680:	f040 80ed 	bne.w	800885e <xTaskIncrementTick+0x1ee>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008684:	4b7c      	ldr	r3, [pc, #496]	@ (8008878 <xTaskIncrementTick+0x208>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	3301      	adds	r3, #1
 800868a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800868c:	4a7a      	ldr	r2, [pc, #488]	@ (8008878 <xTaskIncrementTick+0x208>)
 800868e:	6a3b      	ldr	r3, [r7, #32]
 8008690:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008692:	6a3b      	ldr	r3, [r7, #32]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d121      	bne.n	80086dc <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8008698:	4b78      	ldr	r3, [pc, #480]	@ (800887c <xTaskIncrementTick+0x20c>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d00b      	beq.n	80086ba <xTaskIncrementTick+0x4a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80086a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a6:	f383 8811 	msr	BASEPRI, r3
 80086aa:	f3bf 8f6f 	isb	sy
 80086ae:	f3bf 8f4f 	dsb	sy
 80086b2:	607b      	str	r3, [r7, #4]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80086b4:	bf00      	nop
 80086b6:	bf00      	nop
 80086b8:	e7fd      	b.n	80086b6 <xTaskIncrementTick+0x46>
 80086ba:	4b70      	ldr	r3, [pc, #448]	@ (800887c <xTaskIncrementTick+0x20c>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	61fb      	str	r3, [r7, #28]
 80086c0:	4b6f      	ldr	r3, [pc, #444]	@ (8008880 <xTaskIncrementTick+0x210>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a6d      	ldr	r2, [pc, #436]	@ (800887c <xTaskIncrementTick+0x20c>)
 80086c6:	6013      	str	r3, [r2, #0]
 80086c8:	4a6d      	ldr	r2, [pc, #436]	@ (8008880 <xTaskIncrementTick+0x210>)
 80086ca:	69fb      	ldr	r3, [r7, #28]
 80086cc:	6013      	str	r3, [r2, #0]
 80086ce:	4b6d      	ldr	r3, [pc, #436]	@ (8008884 <xTaskIncrementTick+0x214>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	3301      	adds	r3, #1
 80086d4:	4a6b      	ldr	r2, [pc, #428]	@ (8008884 <xTaskIncrementTick+0x214>)
 80086d6:	6013      	str	r3, [r2, #0]
 80086d8:	f000 f93e 	bl	8008958 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80086dc:	4b6a      	ldr	r3, [pc, #424]	@ (8008888 <xTaskIncrementTick+0x218>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	6a3a      	ldr	r2, [r7, #32]
 80086e2:	429a      	cmp	r2, r3
 80086e4:	f0c0 80a6 	bcc.w	8008834 <xTaskIncrementTick+0x1c4>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80086e8:	4b64      	ldr	r3, [pc, #400]	@ (800887c <xTaskIncrementTick+0x20c>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d104      	bne.n	80086fc <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086f2:	4b65      	ldr	r3, [pc, #404]	@ (8008888 <xTaskIncrementTick+0x218>)
 80086f4:	f04f 32ff 	mov.w	r2, #4294967295
 80086f8:	601a      	str	r2, [r3, #0]
                    break;
 80086fa:	e09b      	b.n	8008834 <xTaskIncrementTick+0x1c4>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086fc:	4b5f      	ldr	r3, [pc, #380]	@ (800887c <xTaskIncrementTick+0x20c>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	68db      	ldr	r3, [r3, #12]
 8008702:	68db      	ldr	r3, [r3, #12]
 8008704:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008706:	69bb      	ldr	r3, [r7, #24]
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800870c:	6a3a      	ldr	r2, [r7, #32]
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	429a      	cmp	r2, r3
 8008712:	d203      	bcs.n	800871c <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8008714:	4a5c      	ldr	r2, [pc, #368]	@ (8008888 <xTaskIncrementTick+0x218>)
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800871a:	e08b      	b.n	8008834 <xTaskIncrementTick+0x1c4>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800871c:	69bb      	ldr	r3, [r7, #24]
 800871e:	695b      	ldr	r3, [r3, #20]
 8008720:	613b      	str	r3, [r7, #16]
 8008722:	69bb      	ldr	r3, [r7, #24]
 8008724:	689b      	ldr	r3, [r3, #8]
 8008726:	69ba      	ldr	r2, [r7, #24]
 8008728:	68d2      	ldr	r2, [r2, #12]
 800872a:	609a      	str	r2, [r3, #8]
 800872c:	69bb      	ldr	r3, [r7, #24]
 800872e:	68db      	ldr	r3, [r3, #12]
 8008730:	69ba      	ldr	r2, [r7, #24]
 8008732:	6892      	ldr	r2, [r2, #8]
 8008734:	605a      	str	r2, [r3, #4]
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	685a      	ldr	r2, [r3, #4]
 800873a:	69bb      	ldr	r3, [r7, #24]
 800873c:	3304      	adds	r3, #4
 800873e:	429a      	cmp	r2, r3
 8008740:	d103      	bne.n	800874a <xTaskIncrementTick+0xda>
 8008742:	69bb      	ldr	r3, [r7, #24]
 8008744:	68da      	ldr	r2, [r3, #12]
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	605a      	str	r2, [r3, #4]
 800874a:	69bb      	ldr	r3, [r7, #24]
 800874c:	2200      	movs	r2, #0
 800874e:	615a      	str	r2, [r3, #20]
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	1e5a      	subs	r2, r3, #1
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800875a:	69bb      	ldr	r3, [r7, #24]
 800875c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800875e:	2b00      	cmp	r3, #0
 8008760:	d01e      	beq.n	80087a0 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8008762:	69bb      	ldr	r3, [r7, #24]
 8008764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008766:	60fb      	str	r3, [r7, #12]
 8008768:	69bb      	ldr	r3, [r7, #24]
 800876a:	69db      	ldr	r3, [r3, #28]
 800876c:	69ba      	ldr	r2, [r7, #24]
 800876e:	6a12      	ldr	r2, [r2, #32]
 8008770:	609a      	str	r2, [r3, #8]
 8008772:	69bb      	ldr	r3, [r7, #24]
 8008774:	6a1b      	ldr	r3, [r3, #32]
 8008776:	69ba      	ldr	r2, [r7, #24]
 8008778:	69d2      	ldr	r2, [r2, #28]
 800877a:	605a      	str	r2, [r3, #4]
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	685a      	ldr	r2, [r3, #4]
 8008780:	69bb      	ldr	r3, [r7, #24]
 8008782:	3318      	adds	r3, #24
 8008784:	429a      	cmp	r2, r3
 8008786:	d103      	bne.n	8008790 <xTaskIncrementTick+0x120>
 8008788:	69bb      	ldr	r3, [r7, #24]
 800878a:	6a1a      	ldr	r2, [r3, #32]
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	605a      	str	r2, [r3, #4]
 8008790:	69bb      	ldr	r3, [r7, #24]
 8008792:	2200      	movs	r2, #0
 8008794:	629a      	str	r2, [r3, #40]	@ 0x28
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	1e5a      	subs	r2, r3, #1
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80087a0:	69bb      	ldr	r3, [r7, #24]
 80087a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087a4:	2201      	movs	r2, #1
 80087a6:	409a      	lsls	r2, r3
 80087a8:	4b38      	ldr	r3, [pc, #224]	@ (800888c <xTaskIncrementTick+0x21c>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4313      	orrs	r3, r2
 80087ae:	4a37      	ldr	r2, [pc, #220]	@ (800888c <xTaskIncrementTick+0x21c>)
 80087b0:	6013      	str	r3, [r2, #0]
 80087b2:	69bb      	ldr	r3, [r7, #24]
 80087b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087b6:	4936      	ldr	r1, [pc, #216]	@ (8008890 <xTaskIncrementTick+0x220>)
 80087b8:	4613      	mov	r3, r2
 80087ba:	009b      	lsls	r3, r3, #2
 80087bc:	4413      	add	r3, r2
 80087be:	009b      	lsls	r3, r3, #2
 80087c0:	440b      	add	r3, r1
 80087c2:	3304      	adds	r3, #4
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	60bb      	str	r3, [r7, #8]
 80087c8:	69bb      	ldr	r3, [r7, #24]
 80087ca:	68ba      	ldr	r2, [r7, #8]
 80087cc:	609a      	str	r2, [r3, #8]
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	689a      	ldr	r2, [r3, #8]
 80087d2:	69bb      	ldr	r3, [r7, #24]
 80087d4:	60da      	str	r2, [r3, #12]
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	689b      	ldr	r3, [r3, #8]
 80087da:	69ba      	ldr	r2, [r7, #24]
 80087dc:	3204      	adds	r2, #4
 80087de:	605a      	str	r2, [r3, #4]
 80087e0:	69bb      	ldr	r3, [r7, #24]
 80087e2:	1d1a      	adds	r2, r3, #4
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	609a      	str	r2, [r3, #8]
 80087e8:	69bb      	ldr	r3, [r7, #24]
 80087ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087ec:	4613      	mov	r3, r2
 80087ee:	009b      	lsls	r3, r3, #2
 80087f0:	4413      	add	r3, r2
 80087f2:	009b      	lsls	r3, r3, #2
 80087f4:	4a26      	ldr	r2, [pc, #152]	@ (8008890 <xTaskIncrementTick+0x220>)
 80087f6:	441a      	add	r2, r3
 80087f8:	69bb      	ldr	r3, [r7, #24]
 80087fa:	615a      	str	r2, [r3, #20]
 80087fc:	69bb      	ldr	r3, [r7, #24]
 80087fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008800:	4923      	ldr	r1, [pc, #140]	@ (8008890 <xTaskIncrementTick+0x220>)
 8008802:	4613      	mov	r3, r2
 8008804:	009b      	lsls	r3, r3, #2
 8008806:	4413      	add	r3, r2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	440b      	add	r3, r1
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	1c59      	adds	r1, r3, #1
 8008810:	481f      	ldr	r0, [pc, #124]	@ (8008890 <xTaskIncrementTick+0x220>)
 8008812:	4613      	mov	r3, r2
 8008814:	009b      	lsls	r3, r3, #2
 8008816:	4413      	add	r3, r2
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	4403      	add	r3, r0
 800881c:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800881e:	69bb      	ldr	r3, [r7, #24]
 8008820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008822:	4b1c      	ldr	r3, [pc, #112]	@ (8008894 <xTaskIncrementTick+0x224>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008828:	429a      	cmp	r2, r3
 800882a:	f67f af5d 	bls.w	80086e8 <xTaskIncrementTick+0x78>
                        {
                            xSwitchRequired = pdTRUE;
 800882e:	2301      	movs	r3, #1
 8008830:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008832:	e759      	b.n	80086e8 <xTaskIncrementTick+0x78>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008834:	4b17      	ldr	r3, [pc, #92]	@ (8008894 <xTaskIncrementTick+0x224>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800883a:	4915      	ldr	r1, [pc, #84]	@ (8008890 <xTaskIncrementTick+0x220>)
 800883c:	4613      	mov	r3, r2
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	4413      	add	r3, r2
 8008842:	009b      	lsls	r3, r3, #2
 8008844:	440b      	add	r3, r1
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	2b01      	cmp	r3, #1
 800884a:	d901      	bls.n	8008850 <xTaskIncrementTick+0x1e0>
            {
                xSwitchRequired = pdTRUE;
 800884c:	2301      	movs	r3, #1
 800884e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8008850:	4b11      	ldr	r3, [pc, #68]	@ (8008898 <xTaskIncrementTick+0x228>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d007      	beq.n	8008868 <xTaskIncrementTick+0x1f8>
            {
                xSwitchRequired = pdTRUE;
 8008858:	2301      	movs	r3, #1
 800885a:	627b      	str	r3, [r7, #36]	@ 0x24
 800885c:	e004      	b.n	8008868 <xTaskIncrementTick+0x1f8>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800885e:	4b0f      	ldr	r3, [pc, #60]	@ (800889c <xTaskIncrementTick+0x22c>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	3301      	adds	r3, #1
 8008864:	4a0d      	ldr	r2, [pc, #52]	@ (800889c <xTaskIncrementTick+0x22c>)
 8008866:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8008868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800886a:	4618      	mov	r0, r3
 800886c:	3728      	adds	r7, #40	@ 0x28
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
 8008872:	bf00      	nop
 8008874:	200007a4 	.word	0x200007a4
 8008878:	2000078c 	.word	0x2000078c
 800887c:	20000784 	.word	0x20000784
 8008880:	20000788 	.word	0x20000788
 8008884:	2000079c 	.word	0x2000079c
 8008888:	200007a0 	.word	0x200007a0
 800888c:	20000790 	.word	0x20000790
 8008890:	20000720 	.word	0x20000720
 8008894:	2000071c 	.word	0x2000071c
 8008898:	20000798 	.word	0x20000798
 800889c:	20000794 	.word	0x20000794

080088a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80088a0:	b480      	push	{r7}
 80088a2:	b087      	sub	sp, #28
 80088a4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80088a6:	4b27      	ldr	r3, [pc, #156]	@ (8008944 <vTaskSwitchContext+0xa4>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d003      	beq.n	80088b6 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80088ae:	4b26      	ldr	r3, [pc, #152]	@ (8008948 <vTaskSwitchContext+0xa8>)
 80088b0:	2201      	movs	r2, #1
 80088b2:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80088b4:	e040      	b.n	8008938 <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 80088b6:	4b24      	ldr	r3, [pc, #144]	@ (8008948 <vTaskSwitchContext+0xa8>)
 80088b8:	2200      	movs	r2, #0
 80088ba:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088bc:	4b23      	ldr	r3, [pc, #140]	@ (800894c <vTaskSwitchContext+0xac>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	fab3 f383 	clz	r3, r3
 80088c8:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80088ca:	7afb      	ldrb	r3, [r7, #11]
 80088cc:	f1c3 031f 	rsb	r3, r3, #31
 80088d0:	617b      	str	r3, [r7, #20]
 80088d2:	491f      	ldr	r1, [pc, #124]	@ (8008950 <vTaskSwitchContext+0xb0>)
 80088d4:	697a      	ldr	r2, [r7, #20]
 80088d6:	4613      	mov	r3, r2
 80088d8:	009b      	lsls	r3, r3, #2
 80088da:	4413      	add	r3, r2
 80088dc:	009b      	lsls	r3, r3, #2
 80088de:	440b      	add	r3, r1
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d10b      	bne.n	80088fe <vTaskSwitchContext+0x5e>
        __asm volatile
 80088e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ea:	f383 8811 	msr	BASEPRI, r3
 80088ee:	f3bf 8f6f 	isb	sy
 80088f2:	f3bf 8f4f 	dsb	sy
 80088f6:	607b      	str	r3, [r7, #4]
    }
 80088f8:	bf00      	nop
 80088fa:	bf00      	nop
 80088fc:	e7fd      	b.n	80088fa <vTaskSwitchContext+0x5a>
 80088fe:	697a      	ldr	r2, [r7, #20]
 8008900:	4613      	mov	r3, r2
 8008902:	009b      	lsls	r3, r3, #2
 8008904:	4413      	add	r3, r2
 8008906:	009b      	lsls	r3, r3, #2
 8008908:	4a11      	ldr	r2, [pc, #68]	@ (8008950 <vTaskSwitchContext+0xb0>)
 800890a:	4413      	add	r3, r2
 800890c:	613b      	str	r3, [r7, #16]
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	685b      	ldr	r3, [r3, #4]
 8008912:	685a      	ldr	r2, [r3, #4]
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	605a      	str	r2, [r3, #4]
 8008918:	693b      	ldr	r3, [r7, #16]
 800891a:	685a      	ldr	r2, [r3, #4]
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	3308      	adds	r3, #8
 8008920:	429a      	cmp	r2, r3
 8008922:	d104      	bne.n	800892e <vTaskSwitchContext+0x8e>
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	685a      	ldr	r2, [r3, #4]
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	605a      	str	r2, [r3, #4]
 800892e:	693b      	ldr	r3, [r7, #16]
 8008930:	685b      	ldr	r3, [r3, #4]
 8008932:	68db      	ldr	r3, [r3, #12]
 8008934:	4a07      	ldr	r2, [pc, #28]	@ (8008954 <vTaskSwitchContext+0xb4>)
 8008936:	6013      	str	r3, [r2, #0]
}
 8008938:	bf00      	nop
 800893a:	371c      	adds	r7, #28
 800893c:	46bd      	mov	sp, r7
 800893e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008942:	4770      	bx	lr
 8008944:	200007a4 	.word	0x200007a4
 8008948:	20000798 	.word	0x20000798
 800894c:	20000790 	.word	0x20000790
 8008950:	20000720 	.word	0x20000720
 8008954:	2000071c 	.word	0x2000071c

08008958 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008958:	b480      	push	{r7}
 800895a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800895c:	4b0a      	ldr	r3, [pc, #40]	@ (8008988 <prvResetNextTaskUnblockTime+0x30>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d104      	bne.n	8008970 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8008966:	4b09      	ldr	r3, [pc, #36]	@ (800898c <prvResetNextTaskUnblockTime+0x34>)
 8008968:	f04f 32ff 	mov.w	r2, #4294967295
 800896c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800896e:	e005      	b.n	800897c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008970:	4b05      	ldr	r3, [pc, #20]	@ (8008988 <prvResetNextTaskUnblockTime+0x30>)
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	68db      	ldr	r3, [r3, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a04      	ldr	r2, [pc, #16]	@ (800898c <prvResetNextTaskUnblockTime+0x34>)
 800897a:	6013      	str	r3, [r2, #0]
}
 800897c:	bf00      	nop
 800897e:	46bd      	mov	sp, r7
 8008980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008984:	4770      	bx	lr
 8008986:	bf00      	nop
 8008988:	20000784 	.word	0x20000784
 800898c:	200007a0 	.word	0x200007a0

08008990 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8008990:	4b07      	ldr	r3, [pc, #28]	@ (80089b0 <pxCurrentTCBConst2>)
 8008992:	6819      	ldr	r1, [r3, #0]
 8008994:	6808      	ldr	r0, [r1, #0]
 8008996:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800899a:	f380 8809 	msr	PSP, r0
 800899e:	f3bf 8f6f 	isb	sy
 80089a2:	f04f 0000 	mov.w	r0, #0
 80089a6:	f380 8811 	msr	BASEPRI, r0
 80089aa:	4770      	bx	lr
 80089ac:	f3af 8000 	nop.w

080089b0 <pxCurrentTCBConst2>:
 80089b0:	2000071c 	.word	0x2000071c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80089b4:	bf00      	nop
 80089b6:	bf00      	nop
	...

080089c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80089c0:	f3ef 8009 	mrs	r0, PSP
 80089c4:	f3bf 8f6f 	isb	sy
 80089c8:	4b15      	ldr	r3, [pc, #84]	@ (8008a20 <pxCurrentTCBConst>)
 80089ca:	681a      	ldr	r2, [r3, #0]
 80089cc:	f01e 0f10 	tst.w	lr, #16
 80089d0:	bf08      	it	eq
 80089d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80089d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089da:	6010      	str	r0, [r2, #0]
 80089dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80089e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80089e4:	f380 8811 	msr	BASEPRI, r0
 80089e8:	f3bf 8f4f 	dsb	sy
 80089ec:	f3bf 8f6f 	isb	sy
 80089f0:	f7ff ff56 	bl	80088a0 <vTaskSwitchContext>
 80089f4:	f04f 0000 	mov.w	r0, #0
 80089f8:	f380 8811 	msr	BASEPRI, r0
 80089fc:	bc09      	pop	{r0, r3}
 80089fe:	6819      	ldr	r1, [r3, #0]
 8008a00:	6808      	ldr	r0, [r1, #0]
 8008a02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a06:	f01e 0f10 	tst.w	lr, #16
 8008a0a:	bf08      	it	eq
 8008a0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008a10:	f380 8809 	msr	PSP, r0
 8008a14:	f3bf 8f6f 	isb	sy
 8008a18:	4770      	bx	lr
 8008a1a:	bf00      	nop
 8008a1c:	f3af 8000 	nop.w

08008a20 <pxCurrentTCBConst>:
 8008a20:	2000071c 	.word	0x2000071c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8008a24:	bf00      	nop
 8008a26:	bf00      	nop

08008a28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b082      	sub	sp, #8
 8008a2c:	af00      	add	r7, sp, #0
        __asm volatile
 8008a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a32:	f383 8811 	msr	BASEPRI, r3
 8008a36:	f3bf 8f6f 	isb	sy
 8008a3a:	f3bf 8f4f 	dsb	sy
 8008a3e:	607b      	str	r3, [r7, #4]
    }
 8008a40:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8008a42:	f7ff fe15 	bl	8008670 <xTaskIncrementTick>
 8008a46:	4603      	mov	r3, r0
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d003      	beq.n	8008a54 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008a4c:	4b06      	ldr	r3, [pc, #24]	@ (8008a68 <SysTick_Handler+0x40>)
 8008a4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a52:	601a      	str	r2, [r3, #0]
 8008a54:	2300      	movs	r3, #0
 8008a56:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8008a5e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8008a60:	bf00      	nop
 8008a62:	3708      	adds	r7, #8
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}
 8008a68:	e000ed04 	.word	0xe000ed04

08008a6c <__cvt>:
 8008a6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a70:	ec57 6b10 	vmov	r6, r7, d0
 8008a74:	2f00      	cmp	r7, #0
 8008a76:	460c      	mov	r4, r1
 8008a78:	4619      	mov	r1, r3
 8008a7a:	463b      	mov	r3, r7
 8008a7c:	bfbb      	ittet	lt
 8008a7e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008a82:	461f      	movlt	r7, r3
 8008a84:	2300      	movge	r3, #0
 8008a86:	232d      	movlt	r3, #45	@ 0x2d
 8008a88:	700b      	strb	r3, [r1, #0]
 8008a8a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a8c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008a90:	4691      	mov	r9, r2
 8008a92:	f023 0820 	bic.w	r8, r3, #32
 8008a96:	bfbc      	itt	lt
 8008a98:	4632      	movlt	r2, r6
 8008a9a:	4616      	movlt	r6, r2
 8008a9c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008aa0:	d005      	beq.n	8008aae <__cvt+0x42>
 8008aa2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008aa6:	d100      	bne.n	8008aaa <__cvt+0x3e>
 8008aa8:	3401      	adds	r4, #1
 8008aaa:	2102      	movs	r1, #2
 8008aac:	e000      	b.n	8008ab0 <__cvt+0x44>
 8008aae:	2103      	movs	r1, #3
 8008ab0:	ab03      	add	r3, sp, #12
 8008ab2:	9301      	str	r3, [sp, #4]
 8008ab4:	ab02      	add	r3, sp, #8
 8008ab6:	9300      	str	r3, [sp, #0]
 8008ab8:	ec47 6b10 	vmov	d0, r6, r7
 8008abc:	4653      	mov	r3, sl
 8008abe:	4622      	mov	r2, r4
 8008ac0:	f001 f892 	bl	8009be8 <_dtoa_r>
 8008ac4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008ac8:	4605      	mov	r5, r0
 8008aca:	d119      	bne.n	8008b00 <__cvt+0x94>
 8008acc:	f019 0f01 	tst.w	r9, #1
 8008ad0:	d00e      	beq.n	8008af0 <__cvt+0x84>
 8008ad2:	eb00 0904 	add.w	r9, r0, r4
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	2300      	movs	r3, #0
 8008ada:	4630      	mov	r0, r6
 8008adc:	4639      	mov	r1, r7
 8008ade:	f7f8 f81b 	bl	8000b18 <__aeabi_dcmpeq>
 8008ae2:	b108      	cbz	r0, 8008ae8 <__cvt+0x7c>
 8008ae4:	f8cd 900c 	str.w	r9, [sp, #12]
 8008ae8:	2230      	movs	r2, #48	@ 0x30
 8008aea:	9b03      	ldr	r3, [sp, #12]
 8008aec:	454b      	cmp	r3, r9
 8008aee:	d31e      	bcc.n	8008b2e <__cvt+0xc2>
 8008af0:	9b03      	ldr	r3, [sp, #12]
 8008af2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008af4:	1b5b      	subs	r3, r3, r5
 8008af6:	4628      	mov	r0, r5
 8008af8:	6013      	str	r3, [r2, #0]
 8008afa:	b004      	add	sp, #16
 8008afc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b00:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008b04:	eb00 0904 	add.w	r9, r0, r4
 8008b08:	d1e5      	bne.n	8008ad6 <__cvt+0x6a>
 8008b0a:	7803      	ldrb	r3, [r0, #0]
 8008b0c:	2b30      	cmp	r3, #48	@ 0x30
 8008b0e:	d10a      	bne.n	8008b26 <__cvt+0xba>
 8008b10:	2200      	movs	r2, #0
 8008b12:	2300      	movs	r3, #0
 8008b14:	4630      	mov	r0, r6
 8008b16:	4639      	mov	r1, r7
 8008b18:	f7f7 fffe 	bl	8000b18 <__aeabi_dcmpeq>
 8008b1c:	b918      	cbnz	r0, 8008b26 <__cvt+0xba>
 8008b1e:	f1c4 0401 	rsb	r4, r4, #1
 8008b22:	f8ca 4000 	str.w	r4, [sl]
 8008b26:	f8da 3000 	ldr.w	r3, [sl]
 8008b2a:	4499      	add	r9, r3
 8008b2c:	e7d3      	b.n	8008ad6 <__cvt+0x6a>
 8008b2e:	1c59      	adds	r1, r3, #1
 8008b30:	9103      	str	r1, [sp, #12]
 8008b32:	701a      	strb	r2, [r3, #0]
 8008b34:	e7d9      	b.n	8008aea <__cvt+0x7e>

08008b36 <__exponent>:
 8008b36:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b38:	2900      	cmp	r1, #0
 8008b3a:	bfba      	itte	lt
 8008b3c:	4249      	neglt	r1, r1
 8008b3e:	232d      	movlt	r3, #45	@ 0x2d
 8008b40:	232b      	movge	r3, #43	@ 0x2b
 8008b42:	2909      	cmp	r1, #9
 8008b44:	7002      	strb	r2, [r0, #0]
 8008b46:	7043      	strb	r3, [r0, #1]
 8008b48:	dd29      	ble.n	8008b9e <__exponent+0x68>
 8008b4a:	f10d 0307 	add.w	r3, sp, #7
 8008b4e:	461d      	mov	r5, r3
 8008b50:	270a      	movs	r7, #10
 8008b52:	461a      	mov	r2, r3
 8008b54:	fbb1 f6f7 	udiv	r6, r1, r7
 8008b58:	fb07 1416 	mls	r4, r7, r6, r1
 8008b5c:	3430      	adds	r4, #48	@ 0x30
 8008b5e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008b62:	460c      	mov	r4, r1
 8008b64:	2c63      	cmp	r4, #99	@ 0x63
 8008b66:	f103 33ff 	add.w	r3, r3, #4294967295
 8008b6a:	4631      	mov	r1, r6
 8008b6c:	dcf1      	bgt.n	8008b52 <__exponent+0x1c>
 8008b6e:	3130      	adds	r1, #48	@ 0x30
 8008b70:	1e94      	subs	r4, r2, #2
 8008b72:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008b76:	1c41      	adds	r1, r0, #1
 8008b78:	4623      	mov	r3, r4
 8008b7a:	42ab      	cmp	r3, r5
 8008b7c:	d30a      	bcc.n	8008b94 <__exponent+0x5e>
 8008b7e:	f10d 0309 	add.w	r3, sp, #9
 8008b82:	1a9b      	subs	r3, r3, r2
 8008b84:	42ac      	cmp	r4, r5
 8008b86:	bf88      	it	hi
 8008b88:	2300      	movhi	r3, #0
 8008b8a:	3302      	adds	r3, #2
 8008b8c:	4403      	add	r3, r0
 8008b8e:	1a18      	subs	r0, r3, r0
 8008b90:	b003      	add	sp, #12
 8008b92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b94:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008b98:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008b9c:	e7ed      	b.n	8008b7a <__exponent+0x44>
 8008b9e:	2330      	movs	r3, #48	@ 0x30
 8008ba0:	3130      	adds	r1, #48	@ 0x30
 8008ba2:	7083      	strb	r3, [r0, #2]
 8008ba4:	70c1      	strb	r1, [r0, #3]
 8008ba6:	1d03      	adds	r3, r0, #4
 8008ba8:	e7f1      	b.n	8008b8e <__exponent+0x58>
	...

08008bac <_printf_float>:
 8008bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bb0:	b08d      	sub	sp, #52	@ 0x34
 8008bb2:	460c      	mov	r4, r1
 8008bb4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008bb8:	4616      	mov	r6, r2
 8008bba:	461f      	mov	r7, r3
 8008bbc:	4605      	mov	r5, r0
 8008bbe:	f000 fefd 	bl	80099bc <_localeconv_r>
 8008bc2:	6803      	ldr	r3, [r0, #0]
 8008bc4:	9304      	str	r3, [sp, #16]
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	f7f7 fb7a 	bl	80002c0 <strlen>
 8008bcc:	2300      	movs	r3, #0
 8008bce:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bd0:	f8d8 3000 	ldr.w	r3, [r8]
 8008bd4:	9005      	str	r0, [sp, #20]
 8008bd6:	3307      	adds	r3, #7
 8008bd8:	f023 0307 	bic.w	r3, r3, #7
 8008bdc:	f103 0208 	add.w	r2, r3, #8
 8008be0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008be4:	f8d4 b000 	ldr.w	fp, [r4]
 8008be8:	f8c8 2000 	str.w	r2, [r8]
 8008bec:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008bf0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008bf4:	9307      	str	r3, [sp, #28]
 8008bf6:	f8cd 8018 	str.w	r8, [sp, #24]
 8008bfa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008bfe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c02:	4b9c      	ldr	r3, [pc, #624]	@ (8008e74 <_printf_float+0x2c8>)
 8008c04:	f04f 32ff 	mov.w	r2, #4294967295
 8008c08:	f7f7 ffb8 	bl	8000b7c <__aeabi_dcmpun>
 8008c0c:	bb70      	cbnz	r0, 8008c6c <_printf_float+0xc0>
 8008c0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c12:	4b98      	ldr	r3, [pc, #608]	@ (8008e74 <_printf_float+0x2c8>)
 8008c14:	f04f 32ff 	mov.w	r2, #4294967295
 8008c18:	f7f7 ff92 	bl	8000b40 <__aeabi_dcmple>
 8008c1c:	bb30      	cbnz	r0, 8008c6c <_printf_float+0xc0>
 8008c1e:	2200      	movs	r2, #0
 8008c20:	2300      	movs	r3, #0
 8008c22:	4640      	mov	r0, r8
 8008c24:	4649      	mov	r1, r9
 8008c26:	f7f7 ff81 	bl	8000b2c <__aeabi_dcmplt>
 8008c2a:	b110      	cbz	r0, 8008c32 <_printf_float+0x86>
 8008c2c:	232d      	movs	r3, #45	@ 0x2d
 8008c2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c32:	4a91      	ldr	r2, [pc, #580]	@ (8008e78 <_printf_float+0x2cc>)
 8008c34:	4b91      	ldr	r3, [pc, #580]	@ (8008e7c <_printf_float+0x2d0>)
 8008c36:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008c3a:	bf94      	ite	ls
 8008c3c:	4690      	movls	r8, r2
 8008c3e:	4698      	movhi	r8, r3
 8008c40:	2303      	movs	r3, #3
 8008c42:	6123      	str	r3, [r4, #16]
 8008c44:	f02b 0304 	bic.w	r3, fp, #4
 8008c48:	6023      	str	r3, [r4, #0]
 8008c4a:	f04f 0900 	mov.w	r9, #0
 8008c4e:	9700      	str	r7, [sp, #0]
 8008c50:	4633      	mov	r3, r6
 8008c52:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008c54:	4621      	mov	r1, r4
 8008c56:	4628      	mov	r0, r5
 8008c58:	f000 f9d2 	bl	8009000 <_printf_common>
 8008c5c:	3001      	adds	r0, #1
 8008c5e:	f040 808d 	bne.w	8008d7c <_printf_float+0x1d0>
 8008c62:	f04f 30ff 	mov.w	r0, #4294967295
 8008c66:	b00d      	add	sp, #52	@ 0x34
 8008c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c6c:	4642      	mov	r2, r8
 8008c6e:	464b      	mov	r3, r9
 8008c70:	4640      	mov	r0, r8
 8008c72:	4649      	mov	r1, r9
 8008c74:	f7f7 ff82 	bl	8000b7c <__aeabi_dcmpun>
 8008c78:	b140      	cbz	r0, 8008c8c <_printf_float+0xe0>
 8008c7a:	464b      	mov	r3, r9
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	bfbc      	itt	lt
 8008c80:	232d      	movlt	r3, #45	@ 0x2d
 8008c82:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008c86:	4a7e      	ldr	r2, [pc, #504]	@ (8008e80 <_printf_float+0x2d4>)
 8008c88:	4b7e      	ldr	r3, [pc, #504]	@ (8008e84 <_printf_float+0x2d8>)
 8008c8a:	e7d4      	b.n	8008c36 <_printf_float+0x8a>
 8008c8c:	6863      	ldr	r3, [r4, #4]
 8008c8e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008c92:	9206      	str	r2, [sp, #24]
 8008c94:	1c5a      	adds	r2, r3, #1
 8008c96:	d13b      	bne.n	8008d10 <_printf_float+0x164>
 8008c98:	2306      	movs	r3, #6
 8008c9a:	6063      	str	r3, [r4, #4]
 8008c9c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	6022      	str	r2, [r4, #0]
 8008ca4:	9303      	str	r3, [sp, #12]
 8008ca6:	ab0a      	add	r3, sp, #40	@ 0x28
 8008ca8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008cac:	ab09      	add	r3, sp, #36	@ 0x24
 8008cae:	9300      	str	r3, [sp, #0]
 8008cb0:	6861      	ldr	r1, [r4, #4]
 8008cb2:	ec49 8b10 	vmov	d0, r8, r9
 8008cb6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008cba:	4628      	mov	r0, r5
 8008cbc:	f7ff fed6 	bl	8008a6c <__cvt>
 8008cc0:	9b06      	ldr	r3, [sp, #24]
 8008cc2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008cc4:	2b47      	cmp	r3, #71	@ 0x47
 8008cc6:	4680      	mov	r8, r0
 8008cc8:	d129      	bne.n	8008d1e <_printf_float+0x172>
 8008cca:	1cc8      	adds	r0, r1, #3
 8008ccc:	db02      	blt.n	8008cd4 <_printf_float+0x128>
 8008cce:	6863      	ldr	r3, [r4, #4]
 8008cd0:	4299      	cmp	r1, r3
 8008cd2:	dd41      	ble.n	8008d58 <_printf_float+0x1ac>
 8008cd4:	f1aa 0a02 	sub.w	sl, sl, #2
 8008cd8:	fa5f fa8a 	uxtb.w	sl, sl
 8008cdc:	3901      	subs	r1, #1
 8008cde:	4652      	mov	r2, sl
 8008ce0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008ce4:	9109      	str	r1, [sp, #36]	@ 0x24
 8008ce6:	f7ff ff26 	bl	8008b36 <__exponent>
 8008cea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008cec:	1813      	adds	r3, r2, r0
 8008cee:	2a01      	cmp	r2, #1
 8008cf0:	4681      	mov	r9, r0
 8008cf2:	6123      	str	r3, [r4, #16]
 8008cf4:	dc02      	bgt.n	8008cfc <_printf_float+0x150>
 8008cf6:	6822      	ldr	r2, [r4, #0]
 8008cf8:	07d2      	lsls	r2, r2, #31
 8008cfa:	d501      	bpl.n	8008d00 <_printf_float+0x154>
 8008cfc:	3301      	adds	r3, #1
 8008cfe:	6123      	str	r3, [r4, #16]
 8008d00:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d0a2      	beq.n	8008c4e <_printf_float+0xa2>
 8008d08:	232d      	movs	r3, #45	@ 0x2d
 8008d0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d0e:	e79e      	b.n	8008c4e <_printf_float+0xa2>
 8008d10:	9a06      	ldr	r2, [sp, #24]
 8008d12:	2a47      	cmp	r2, #71	@ 0x47
 8008d14:	d1c2      	bne.n	8008c9c <_printf_float+0xf0>
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d1c0      	bne.n	8008c9c <_printf_float+0xf0>
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	e7bd      	b.n	8008c9a <_printf_float+0xee>
 8008d1e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008d22:	d9db      	bls.n	8008cdc <_printf_float+0x130>
 8008d24:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008d28:	d118      	bne.n	8008d5c <_printf_float+0x1b0>
 8008d2a:	2900      	cmp	r1, #0
 8008d2c:	6863      	ldr	r3, [r4, #4]
 8008d2e:	dd0b      	ble.n	8008d48 <_printf_float+0x19c>
 8008d30:	6121      	str	r1, [r4, #16]
 8008d32:	b913      	cbnz	r3, 8008d3a <_printf_float+0x18e>
 8008d34:	6822      	ldr	r2, [r4, #0]
 8008d36:	07d0      	lsls	r0, r2, #31
 8008d38:	d502      	bpl.n	8008d40 <_printf_float+0x194>
 8008d3a:	3301      	adds	r3, #1
 8008d3c:	440b      	add	r3, r1
 8008d3e:	6123      	str	r3, [r4, #16]
 8008d40:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008d42:	f04f 0900 	mov.w	r9, #0
 8008d46:	e7db      	b.n	8008d00 <_printf_float+0x154>
 8008d48:	b913      	cbnz	r3, 8008d50 <_printf_float+0x1a4>
 8008d4a:	6822      	ldr	r2, [r4, #0]
 8008d4c:	07d2      	lsls	r2, r2, #31
 8008d4e:	d501      	bpl.n	8008d54 <_printf_float+0x1a8>
 8008d50:	3302      	adds	r3, #2
 8008d52:	e7f4      	b.n	8008d3e <_printf_float+0x192>
 8008d54:	2301      	movs	r3, #1
 8008d56:	e7f2      	b.n	8008d3e <_printf_float+0x192>
 8008d58:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008d5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d5e:	4299      	cmp	r1, r3
 8008d60:	db05      	blt.n	8008d6e <_printf_float+0x1c2>
 8008d62:	6823      	ldr	r3, [r4, #0]
 8008d64:	6121      	str	r1, [r4, #16]
 8008d66:	07d8      	lsls	r0, r3, #31
 8008d68:	d5ea      	bpl.n	8008d40 <_printf_float+0x194>
 8008d6a:	1c4b      	adds	r3, r1, #1
 8008d6c:	e7e7      	b.n	8008d3e <_printf_float+0x192>
 8008d6e:	2900      	cmp	r1, #0
 8008d70:	bfd4      	ite	le
 8008d72:	f1c1 0202 	rsble	r2, r1, #2
 8008d76:	2201      	movgt	r2, #1
 8008d78:	4413      	add	r3, r2
 8008d7a:	e7e0      	b.n	8008d3e <_printf_float+0x192>
 8008d7c:	6823      	ldr	r3, [r4, #0]
 8008d7e:	055a      	lsls	r2, r3, #21
 8008d80:	d407      	bmi.n	8008d92 <_printf_float+0x1e6>
 8008d82:	6923      	ldr	r3, [r4, #16]
 8008d84:	4642      	mov	r2, r8
 8008d86:	4631      	mov	r1, r6
 8008d88:	4628      	mov	r0, r5
 8008d8a:	47b8      	blx	r7
 8008d8c:	3001      	adds	r0, #1
 8008d8e:	d12b      	bne.n	8008de8 <_printf_float+0x23c>
 8008d90:	e767      	b.n	8008c62 <_printf_float+0xb6>
 8008d92:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008d96:	f240 80dd 	bls.w	8008f54 <_printf_float+0x3a8>
 8008d9a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008d9e:	2200      	movs	r2, #0
 8008da0:	2300      	movs	r3, #0
 8008da2:	f7f7 feb9 	bl	8000b18 <__aeabi_dcmpeq>
 8008da6:	2800      	cmp	r0, #0
 8008da8:	d033      	beq.n	8008e12 <_printf_float+0x266>
 8008daa:	4a37      	ldr	r2, [pc, #220]	@ (8008e88 <_printf_float+0x2dc>)
 8008dac:	2301      	movs	r3, #1
 8008dae:	4631      	mov	r1, r6
 8008db0:	4628      	mov	r0, r5
 8008db2:	47b8      	blx	r7
 8008db4:	3001      	adds	r0, #1
 8008db6:	f43f af54 	beq.w	8008c62 <_printf_float+0xb6>
 8008dba:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008dbe:	4543      	cmp	r3, r8
 8008dc0:	db02      	blt.n	8008dc8 <_printf_float+0x21c>
 8008dc2:	6823      	ldr	r3, [r4, #0]
 8008dc4:	07d8      	lsls	r0, r3, #31
 8008dc6:	d50f      	bpl.n	8008de8 <_printf_float+0x23c>
 8008dc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008dcc:	4631      	mov	r1, r6
 8008dce:	4628      	mov	r0, r5
 8008dd0:	47b8      	blx	r7
 8008dd2:	3001      	adds	r0, #1
 8008dd4:	f43f af45 	beq.w	8008c62 <_printf_float+0xb6>
 8008dd8:	f04f 0900 	mov.w	r9, #0
 8008ddc:	f108 38ff 	add.w	r8, r8, #4294967295
 8008de0:	f104 0a1a 	add.w	sl, r4, #26
 8008de4:	45c8      	cmp	r8, r9
 8008de6:	dc09      	bgt.n	8008dfc <_printf_float+0x250>
 8008de8:	6823      	ldr	r3, [r4, #0]
 8008dea:	079b      	lsls	r3, r3, #30
 8008dec:	f100 8103 	bmi.w	8008ff6 <_printf_float+0x44a>
 8008df0:	68e0      	ldr	r0, [r4, #12]
 8008df2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008df4:	4298      	cmp	r0, r3
 8008df6:	bfb8      	it	lt
 8008df8:	4618      	movlt	r0, r3
 8008dfa:	e734      	b.n	8008c66 <_printf_float+0xba>
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	4652      	mov	r2, sl
 8008e00:	4631      	mov	r1, r6
 8008e02:	4628      	mov	r0, r5
 8008e04:	47b8      	blx	r7
 8008e06:	3001      	adds	r0, #1
 8008e08:	f43f af2b 	beq.w	8008c62 <_printf_float+0xb6>
 8008e0c:	f109 0901 	add.w	r9, r9, #1
 8008e10:	e7e8      	b.n	8008de4 <_printf_float+0x238>
 8008e12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	dc39      	bgt.n	8008e8c <_printf_float+0x2e0>
 8008e18:	4a1b      	ldr	r2, [pc, #108]	@ (8008e88 <_printf_float+0x2dc>)
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	4631      	mov	r1, r6
 8008e1e:	4628      	mov	r0, r5
 8008e20:	47b8      	blx	r7
 8008e22:	3001      	adds	r0, #1
 8008e24:	f43f af1d 	beq.w	8008c62 <_printf_float+0xb6>
 8008e28:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008e2c:	ea59 0303 	orrs.w	r3, r9, r3
 8008e30:	d102      	bne.n	8008e38 <_printf_float+0x28c>
 8008e32:	6823      	ldr	r3, [r4, #0]
 8008e34:	07d9      	lsls	r1, r3, #31
 8008e36:	d5d7      	bpl.n	8008de8 <_printf_float+0x23c>
 8008e38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e3c:	4631      	mov	r1, r6
 8008e3e:	4628      	mov	r0, r5
 8008e40:	47b8      	blx	r7
 8008e42:	3001      	adds	r0, #1
 8008e44:	f43f af0d 	beq.w	8008c62 <_printf_float+0xb6>
 8008e48:	f04f 0a00 	mov.w	sl, #0
 8008e4c:	f104 0b1a 	add.w	fp, r4, #26
 8008e50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e52:	425b      	negs	r3, r3
 8008e54:	4553      	cmp	r3, sl
 8008e56:	dc01      	bgt.n	8008e5c <_printf_float+0x2b0>
 8008e58:	464b      	mov	r3, r9
 8008e5a:	e793      	b.n	8008d84 <_printf_float+0x1d8>
 8008e5c:	2301      	movs	r3, #1
 8008e5e:	465a      	mov	r2, fp
 8008e60:	4631      	mov	r1, r6
 8008e62:	4628      	mov	r0, r5
 8008e64:	47b8      	blx	r7
 8008e66:	3001      	adds	r0, #1
 8008e68:	f43f aefb 	beq.w	8008c62 <_printf_float+0xb6>
 8008e6c:	f10a 0a01 	add.w	sl, sl, #1
 8008e70:	e7ee      	b.n	8008e50 <_printf_float+0x2a4>
 8008e72:	bf00      	nop
 8008e74:	7fefffff 	.word	0x7fefffff
 8008e78:	0800d224 	.word	0x0800d224
 8008e7c:	0800d228 	.word	0x0800d228
 8008e80:	0800d22c 	.word	0x0800d22c
 8008e84:	0800d230 	.word	0x0800d230
 8008e88:	0800d234 	.word	0x0800d234
 8008e8c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008e8e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008e92:	4553      	cmp	r3, sl
 8008e94:	bfa8      	it	ge
 8008e96:	4653      	movge	r3, sl
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	4699      	mov	r9, r3
 8008e9c:	dc36      	bgt.n	8008f0c <_printf_float+0x360>
 8008e9e:	f04f 0b00 	mov.w	fp, #0
 8008ea2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ea6:	f104 021a 	add.w	r2, r4, #26
 8008eaa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008eac:	9306      	str	r3, [sp, #24]
 8008eae:	eba3 0309 	sub.w	r3, r3, r9
 8008eb2:	455b      	cmp	r3, fp
 8008eb4:	dc31      	bgt.n	8008f1a <_printf_float+0x36e>
 8008eb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008eb8:	459a      	cmp	sl, r3
 8008eba:	dc3a      	bgt.n	8008f32 <_printf_float+0x386>
 8008ebc:	6823      	ldr	r3, [r4, #0]
 8008ebe:	07da      	lsls	r2, r3, #31
 8008ec0:	d437      	bmi.n	8008f32 <_printf_float+0x386>
 8008ec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ec4:	ebaa 0903 	sub.w	r9, sl, r3
 8008ec8:	9b06      	ldr	r3, [sp, #24]
 8008eca:	ebaa 0303 	sub.w	r3, sl, r3
 8008ece:	4599      	cmp	r9, r3
 8008ed0:	bfa8      	it	ge
 8008ed2:	4699      	movge	r9, r3
 8008ed4:	f1b9 0f00 	cmp.w	r9, #0
 8008ed8:	dc33      	bgt.n	8008f42 <_printf_float+0x396>
 8008eda:	f04f 0800 	mov.w	r8, #0
 8008ede:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ee2:	f104 0b1a 	add.w	fp, r4, #26
 8008ee6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ee8:	ebaa 0303 	sub.w	r3, sl, r3
 8008eec:	eba3 0309 	sub.w	r3, r3, r9
 8008ef0:	4543      	cmp	r3, r8
 8008ef2:	f77f af79 	ble.w	8008de8 <_printf_float+0x23c>
 8008ef6:	2301      	movs	r3, #1
 8008ef8:	465a      	mov	r2, fp
 8008efa:	4631      	mov	r1, r6
 8008efc:	4628      	mov	r0, r5
 8008efe:	47b8      	blx	r7
 8008f00:	3001      	adds	r0, #1
 8008f02:	f43f aeae 	beq.w	8008c62 <_printf_float+0xb6>
 8008f06:	f108 0801 	add.w	r8, r8, #1
 8008f0a:	e7ec      	b.n	8008ee6 <_printf_float+0x33a>
 8008f0c:	4642      	mov	r2, r8
 8008f0e:	4631      	mov	r1, r6
 8008f10:	4628      	mov	r0, r5
 8008f12:	47b8      	blx	r7
 8008f14:	3001      	adds	r0, #1
 8008f16:	d1c2      	bne.n	8008e9e <_printf_float+0x2f2>
 8008f18:	e6a3      	b.n	8008c62 <_printf_float+0xb6>
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	4631      	mov	r1, r6
 8008f1e:	4628      	mov	r0, r5
 8008f20:	9206      	str	r2, [sp, #24]
 8008f22:	47b8      	blx	r7
 8008f24:	3001      	adds	r0, #1
 8008f26:	f43f ae9c 	beq.w	8008c62 <_printf_float+0xb6>
 8008f2a:	9a06      	ldr	r2, [sp, #24]
 8008f2c:	f10b 0b01 	add.w	fp, fp, #1
 8008f30:	e7bb      	b.n	8008eaa <_printf_float+0x2fe>
 8008f32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f36:	4631      	mov	r1, r6
 8008f38:	4628      	mov	r0, r5
 8008f3a:	47b8      	blx	r7
 8008f3c:	3001      	adds	r0, #1
 8008f3e:	d1c0      	bne.n	8008ec2 <_printf_float+0x316>
 8008f40:	e68f      	b.n	8008c62 <_printf_float+0xb6>
 8008f42:	9a06      	ldr	r2, [sp, #24]
 8008f44:	464b      	mov	r3, r9
 8008f46:	4442      	add	r2, r8
 8008f48:	4631      	mov	r1, r6
 8008f4a:	4628      	mov	r0, r5
 8008f4c:	47b8      	blx	r7
 8008f4e:	3001      	adds	r0, #1
 8008f50:	d1c3      	bne.n	8008eda <_printf_float+0x32e>
 8008f52:	e686      	b.n	8008c62 <_printf_float+0xb6>
 8008f54:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008f58:	f1ba 0f01 	cmp.w	sl, #1
 8008f5c:	dc01      	bgt.n	8008f62 <_printf_float+0x3b6>
 8008f5e:	07db      	lsls	r3, r3, #31
 8008f60:	d536      	bpl.n	8008fd0 <_printf_float+0x424>
 8008f62:	2301      	movs	r3, #1
 8008f64:	4642      	mov	r2, r8
 8008f66:	4631      	mov	r1, r6
 8008f68:	4628      	mov	r0, r5
 8008f6a:	47b8      	blx	r7
 8008f6c:	3001      	adds	r0, #1
 8008f6e:	f43f ae78 	beq.w	8008c62 <_printf_float+0xb6>
 8008f72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f76:	4631      	mov	r1, r6
 8008f78:	4628      	mov	r0, r5
 8008f7a:	47b8      	blx	r7
 8008f7c:	3001      	adds	r0, #1
 8008f7e:	f43f ae70 	beq.w	8008c62 <_printf_float+0xb6>
 8008f82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008f86:	2200      	movs	r2, #0
 8008f88:	2300      	movs	r3, #0
 8008f8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f8e:	f7f7 fdc3 	bl	8000b18 <__aeabi_dcmpeq>
 8008f92:	b9c0      	cbnz	r0, 8008fc6 <_printf_float+0x41a>
 8008f94:	4653      	mov	r3, sl
 8008f96:	f108 0201 	add.w	r2, r8, #1
 8008f9a:	4631      	mov	r1, r6
 8008f9c:	4628      	mov	r0, r5
 8008f9e:	47b8      	blx	r7
 8008fa0:	3001      	adds	r0, #1
 8008fa2:	d10c      	bne.n	8008fbe <_printf_float+0x412>
 8008fa4:	e65d      	b.n	8008c62 <_printf_float+0xb6>
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	465a      	mov	r2, fp
 8008faa:	4631      	mov	r1, r6
 8008fac:	4628      	mov	r0, r5
 8008fae:	47b8      	blx	r7
 8008fb0:	3001      	adds	r0, #1
 8008fb2:	f43f ae56 	beq.w	8008c62 <_printf_float+0xb6>
 8008fb6:	f108 0801 	add.w	r8, r8, #1
 8008fba:	45d0      	cmp	r8, sl
 8008fbc:	dbf3      	blt.n	8008fa6 <_printf_float+0x3fa>
 8008fbe:	464b      	mov	r3, r9
 8008fc0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008fc4:	e6df      	b.n	8008d86 <_printf_float+0x1da>
 8008fc6:	f04f 0800 	mov.w	r8, #0
 8008fca:	f104 0b1a 	add.w	fp, r4, #26
 8008fce:	e7f4      	b.n	8008fba <_printf_float+0x40e>
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	4642      	mov	r2, r8
 8008fd4:	e7e1      	b.n	8008f9a <_printf_float+0x3ee>
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	464a      	mov	r2, r9
 8008fda:	4631      	mov	r1, r6
 8008fdc:	4628      	mov	r0, r5
 8008fde:	47b8      	blx	r7
 8008fe0:	3001      	adds	r0, #1
 8008fe2:	f43f ae3e 	beq.w	8008c62 <_printf_float+0xb6>
 8008fe6:	f108 0801 	add.w	r8, r8, #1
 8008fea:	68e3      	ldr	r3, [r4, #12]
 8008fec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008fee:	1a5b      	subs	r3, r3, r1
 8008ff0:	4543      	cmp	r3, r8
 8008ff2:	dcf0      	bgt.n	8008fd6 <_printf_float+0x42a>
 8008ff4:	e6fc      	b.n	8008df0 <_printf_float+0x244>
 8008ff6:	f04f 0800 	mov.w	r8, #0
 8008ffa:	f104 0919 	add.w	r9, r4, #25
 8008ffe:	e7f4      	b.n	8008fea <_printf_float+0x43e>

08009000 <_printf_common>:
 8009000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009004:	4616      	mov	r6, r2
 8009006:	4698      	mov	r8, r3
 8009008:	688a      	ldr	r2, [r1, #8]
 800900a:	690b      	ldr	r3, [r1, #16]
 800900c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009010:	4293      	cmp	r3, r2
 8009012:	bfb8      	it	lt
 8009014:	4613      	movlt	r3, r2
 8009016:	6033      	str	r3, [r6, #0]
 8009018:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800901c:	4607      	mov	r7, r0
 800901e:	460c      	mov	r4, r1
 8009020:	b10a      	cbz	r2, 8009026 <_printf_common+0x26>
 8009022:	3301      	adds	r3, #1
 8009024:	6033      	str	r3, [r6, #0]
 8009026:	6823      	ldr	r3, [r4, #0]
 8009028:	0699      	lsls	r1, r3, #26
 800902a:	bf42      	ittt	mi
 800902c:	6833      	ldrmi	r3, [r6, #0]
 800902e:	3302      	addmi	r3, #2
 8009030:	6033      	strmi	r3, [r6, #0]
 8009032:	6825      	ldr	r5, [r4, #0]
 8009034:	f015 0506 	ands.w	r5, r5, #6
 8009038:	d106      	bne.n	8009048 <_printf_common+0x48>
 800903a:	f104 0a19 	add.w	sl, r4, #25
 800903e:	68e3      	ldr	r3, [r4, #12]
 8009040:	6832      	ldr	r2, [r6, #0]
 8009042:	1a9b      	subs	r3, r3, r2
 8009044:	42ab      	cmp	r3, r5
 8009046:	dc26      	bgt.n	8009096 <_printf_common+0x96>
 8009048:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800904c:	6822      	ldr	r2, [r4, #0]
 800904e:	3b00      	subs	r3, #0
 8009050:	bf18      	it	ne
 8009052:	2301      	movne	r3, #1
 8009054:	0692      	lsls	r2, r2, #26
 8009056:	d42b      	bmi.n	80090b0 <_printf_common+0xb0>
 8009058:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800905c:	4641      	mov	r1, r8
 800905e:	4638      	mov	r0, r7
 8009060:	47c8      	blx	r9
 8009062:	3001      	adds	r0, #1
 8009064:	d01e      	beq.n	80090a4 <_printf_common+0xa4>
 8009066:	6823      	ldr	r3, [r4, #0]
 8009068:	6922      	ldr	r2, [r4, #16]
 800906a:	f003 0306 	and.w	r3, r3, #6
 800906e:	2b04      	cmp	r3, #4
 8009070:	bf02      	ittt	eq
 8009072:	68e5      	ldreq	r5, [r4, #12]
 8009074:	6833      	ldreq	r3, [r6, #0]
 8009076:	1aed      	subeq	r5, r5, r3
 8009078:	68a3      	ldr	r3, [r4, #8]
 800907a:	bf0c      	ite	eq
 800907c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009080:	2500      	movne	r5, #0
 8009082:	4293      	cmp	r3, r2
 8009084:	bfc4      	itt	gt
 8009086:	1a9b      	subgt	r3, r3, r2
 8009088:	18ed      	addgt	r5, r5, r3
 800908a:	2600      	movs	r6, #0
 800908c:	341a      	adds	r4, #26
 800908e:	42b5      	cmp	r5, r6
 8009090:	d11a      	bne.n	80090c8 <_printf_common+0xc8>
 8009092:	2000      	movs	r0, #0
 8009094:	e008      	b.n	80090a8 <_printf_common+0xa8>
 8009096:	2301      	movs	r3, #1
 8009098:	4652      	mov	r2, sl
 800909a:	4641      	mov	r1, r8
 800909c:	4638      	mov	r0, r7
 800909e:	47c8      	blx	r9
 80090a0:	3001      	adds	r0, #1
 80090a2:	d103      	bne.n	80090ac <_printf_common+0xac>
 80090a4:	f04f 30ff 	mov.w	r0, #4294967295
 80090a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090ac:	3501      	adds	r5, #1
 80090ae:	e7c6      	b.n	800903e <_printf_common+0x3e>
 80090b0:	18e1      	adds	r1, r4, r3
 80090b2:	1c5a      	adds	r2, r3, #1
 80090b4:	2030      	movs	r0, #48	@ 0x30
 80090b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80090ba:	4422      	add	r2, r4
 80090bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80090c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80090c4:	3302      	adds	r3, #2
 80090c6:	e7c7      	b.n	8009058 <_printf_common+0x58>
 80090c8:	2301      	movs	r3, #1
 80090ca:	4622      	mov	r2, r4
 80090cc:	4641      	mov	r1, r8
 80090ce:	4638      	mov	r0, r7
 80090d0:	47c8      	blx	r9
 80090d2:	3001      	adds	r0, #1
 80090d4:	d0e6      	beq.n	80090a4 <_printf_common+0xa4>
 80090d6:	3601      	adds	r6, #1
 80090d8:	e7d9      	b.n	800908e <_printf_common+0x8e>
	...

080090dc <_printf_i>:
 80090dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80090e0:	7e0f      	ldrb	r7, [r1, #24]
 80090e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80090e4:	2f78      	cmp	r7, #120	@ 0x78
 80090e6:	4691      	mov	r9, r2
 80090e8:	4680      	mov	r8, r0
 80090ea:	460c      	mov	r4, r1
 80090ec:	469a      	mov	sl, r3
 80090ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80090f2:	d807      	bhi.n	8009104 <_printf_i+0x28>
 80090f4:	2f62      	cmp	r7, #98	@ 0x62
 80090f6:	d80a      	bhi.n	800910e <_printf_i+0x32>
 80090f8:	2f00      	cmp	r7, #0
 80090fa:	f000 80d2 	beq.w	80092a2 <_printf_i+0x1c6>
 80090fe:	2f58      	cmp	r7, #88	@ 0x58
 8009100:	f000 80b9 	beq.w	8009276 <_printf_i+0x19a>
 8009104:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009108:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800910c:	e03a      	b.n	8009184 <_printf_i+0xa8>
 800910e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009112:	2b15      	cmp	r3, #21
 8009114:	d8f6      	bhi.n	8009104 <_printf_i+0x28>
 8009116:	a101      	add	r1, pc, #4	@ (adr r1, 800911c <_printf_i+0x40>)
 8009118:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800911c:	08009175 	.word	0x08009175
 8009120:	08009189 	.word	0x08009189
 8009124:	08009105 	.word	0x08009105
 8009128:	08009105 	.word	0x08009105
 800912c:	08009105 	.word	0x08009105
 8009130:	08009105 	.word	0x08009105
 8009134:	08009189 	.word	0x08009189
 8009138:	08009105 	.word	0x08009105
 800913c:	08009105 	.word	0x08009105
 8009140:	08009105 	.word	0x08009105
 8009144:	08009105 	.word	0x08009105
 8009148:	08009289 	.word	0x08009289
 800914c:	080091b3 	.word	0x080091b3
 8009150:	08009243 	.word	0x08009243
 8009154:	08009105 	.word	0x08009105
 8009158:	08009105 	.word	0x08009105
 800915c:	080092ab 	.word	0x080092ab
 8009160:	08009105 	.word	0x08009105
 8009164:	080091b3 	.word	0x080091b3
 8009168:	08009105 	.word	0x08009105
 800916c:	08009105 	.word	0x08009105
 8009170:	0800924b 	.word	0x0800924b
 8009174:	6833      	ldr	r3, [r6, #0]
 8009176:	1d1a      	adds	r2, r3, #4
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	6032      	str	r2, [r6, #0]
 800917c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009180:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009184:	2301      	movs	r3, #1
 8009186:	e09d      	b.n	80092c4 <_printf_i+0x1e8>
 8009188:	6833      	ldr	r3, [r6, #0]
 800918a:	6820      	ldr	r0, [r4, #0]
 800918c:	1d19      	adds	r1, r3, #4
 800918e:	6031      	str	r1, [r6, #0]
 8009190:	0606      	lsls	r6, r0, #24
 8009192:	d501      	bpl.n	8009198 <_printf_i+0xbc>
 8009194:	681d      	ldr	r5, [r3, #0]
 8009196:	e003      	b.n	80091a0 <_printf_i+0xc4>
 8009198:	0645      	lsls	r5, r0, #25
 800919a:	d5fb      	bpl.n	8009194 <_printf_i+0xb8>
 800919c:	f9b3 5000 	ldrsh.w	r5, [r3]
 80091a0:	2d00      	cmp	r5, #0
 80091a2:	da03      	bge.n	80091ac <_printf_i+0xd0>
 80091a4:	232d      	movs	r3, #45	@ 0x2d
 80091a6:	426d      	negs	r5, r5
 80091a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80091ac:	4859      	ldr	r0, [pc, #356]	@ (8009314 <_printf_i+0x238>)
 80091ae:	230a      	movs	r3, #10
 80091b0:	e011      	b.n	80091d6 <_printf_i+0xfa>
 80091b2:	6821      	ldr	r1, [r4, #0]
 80091b4:	6833      	ldr	r3, [r6, #0]
 80091b6:	0608      	lsls	r0, r1, #24
 80091b8:	f853 5b04 	ldr.w	r5, [r3], #4
 80091bc:	d402      	bmi.n	80091c4 <_printf_i+0xe8>
 80091be:	0649      	lsls	r1, r1, #25
 80091c0:	bf48      	it	mi
 80091c2:	b2ad      	uxthmi	r5, r5
 80091c4:	2f6f      	cmp	r7, #111	@ 0x6f
 80091c6:	4853      	ldr	r0, [pc, #332]	@ (8009314 <_printf_i+0x238>)
 80091c8:	6033      	str	r3, [r6, #0]
 80091ca:	bf14      	ite	ne
 80091cc:	230a      	movne	r3, #10
 80091ce:	2308      	moveq	r3, #8
 80091d0:	2100      	movs	r1, #0
 80091d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80091d6:	6866      	ldr	r6, [r4, #4]
 80091d8:	60a6      	str	r6, [r4, #8]
 80091da:	2e00      	cmp	r6, #0
 80091dc:	bfa2      	ittt	ge
 80091de:	6821      	ldrge	r1, [r4, #0]
 80091e0:	f021 0104 	bicge.w	r1, r1, #4
 80091e4:	6021      	strge	r1, [r4, #0]
 80091e6:	b90d      	cbnz	r5, 80091ec <_printf_i+0x110>
 80091e8:	2e00      	cmp	r6, #0
 80091ea:	d04b      	beq.n	8009284 <_printf_i+0x1a8>
 80091ec:	4616      	mov	r6, r2
 80091ee:	fbb5 f1f3 	udiv	r1, r5, r3
 80091f2:	fb03 5711 	mls	r7, r3, r1, r5
 80091f6:	5dc7      	ldrb	r7, [r0, r7]
 80091f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80091fc:	462f      	mov	r7, r5
 80091fe:	42bb      	cmp	r3, r7
 8009200:	460d      	mov	r5, r1
 8009202:	d9f4      	bls.n	80091ee <_printf_i+0x112>
 8009204:	2b08      	cmp	r3, #8
 8009206:	d10b      	bne.n	8009220 <_printf_i+0x144>
 8009208:	6823      	ldr	r3, [r4, #0]
 800920a:	07df      	lsls	r7, r3, #31
 800920c:	d508      	bpl.n	8009220 <_printf_i+0x144>
 800920e:	6923      	ldr	r3, [r4, #16]
 8009210:	6861      	ldr	r1, [r4, #4]
 8009212:	4299      	cmp	r1, r3
 8009214:	bfde      	ittt	le
 8009216:	2330      	movle	r3, #48	@ 0x30
 8009218:	f806 3c01 	strble.w	r3, [r6, #-1]
 800921c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009220:	1b92      	subs	r2, r2, r6
 8009222:	6122      	str	r2, [r4, #16]
 8009224:	f8cd a000 	str.w	sl, [sp]
 8009228:	464b      	mov	r3, r9
 800922a:	aa03      	add	r2, sp, #12
 800922c:	4621      	mov	r1, r4
 800922e:	4640      	mov	r0, r8
 8009230:	f7ff fee6 	bl	8009000 <_printf_common>
 8009234:	3001      	adds	r0, #1
 8009236:	d14a      	bne.n	80092ce <_printf_i+0x1f2>
 8009238:	f04f 30ff 	mov.w	r0, #4294967295
 800923c:	b004      	add	sp, #16
 800923e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009242:	6823      	ldr	r3, [r4, #0]
 8009244:	f043 0320 	orr.w	r3, r3, #32
 8009248:	6023      	str	r3, [r4, #0]
 800924a:	4833      	ldr	r0, [pc, #204]	@ (8009318 <_printf_i+0x23c>)
 800924c:	2778      	movs	r7, #120	@ 0x78
 800924e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009252:	6823      	ldr	r3, [r4, #0]
 8009254:	6831      	ldr	r1, [r6, #0]
 8009256:	061f      	lsls	r7, r3, #24
 8009258:	f851 5b04 	ldr.w	r5, [r1], #4
 800925c:	d402      	bmi.n	8009264 <_printf_i+0x188>
 800925e:	065f      	lsls	r7, r3, #25
 8009260:	bf48      	it	mi
 8009262:	b2ad      	uxthmi	r5, r5
 8009264:	6031      	str	r1, [r6, #0]
 8009266:	07d9      	lsls	r1, r3, #31
 8009268:	bf44      	itt	mi
 800926a:	f043 0320 	orrmi.w	r3, r3, #32
 800926e:	6023      	strmi	r3, [r4, #0]
 8009270:	b11d      	cbz	r5, 800927a <_printf_i+0x19e>
 8009272:	2310      	movs	r3, #16
 8009274:	e7ac      	b.n	80091d0 <_printf_i+0xf4>
 8009276:	4827      	ldr	r0, [pc, #156]	@ (8009314 <_printf_i+0x238>)
 8009278:	e7e9      	b.n	800924e <_printf_i+0x172>
 800927a:	6823      	ldr	r3, [r4, #0]
 800927c:	f023 0320 	bic.w	r3, r3, #32
 8009280:	6023      	str	r3, [r4, #0]
 8009282:	e7f6      	b.n	8009272 <_printf_i+0x196>
 8009284:	4616      	mov	r6, r2
 8009286:	e7bd      	b.n	8009204 <_printf_i+0x128>
 8009288:	6833      	ldr	r3, [r6, #0]
 800928a:	6825      	ldr	r5, [r4, #0]
 800928c:	6961      	ldr	r1, [r4, #20]
 800928e:	1d18      	adds	r0, r3, #4
 8009290:	6030      	str	r0, [r6, #0]
 8009292:	062e      	lsls	r6, r5, #24
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	d501      	bpl.n	800929c <_printf_i+0x1c0>
 8009298:	6019      	str	r1, [r3, #0]
 800929a:	e002      	b.n	80092a2 <_printf_i+0x1c6>
 800929c:	0668      	lsls	r0, r5, #25
 800929e:	d5fb      	bpl.n	8009298 <_printf_i+0x1bc>
 80092a0:	8019      	strh	r1, [r3, #0]
 80092a2:	2300      	movs	r3, #0
 80092a4:	6123      	str	r3, [r4, #16]
 80092a6:	4616      	mov	r6, r2
 80092a8:	e7bc      	b.n	8009224 <_printf_i+0x148>
 80092aa:	6833      	ldr	r3, [r6, #0]
 80092ac:	1d1a      	adds	r2, r3, #4
 80092ae:	6032      	str	r2, [r6, #0]
 80092b0:	681e      	ldr	r6, [r3, #0]
 80092b2:	6862      	ldr	r2, [r4, #4]
 80092b4:	2100      	movs	r1, #0
 80092b6:	4630      	mov	r0, r6
 80092b8:	f7f6 ffb2 	bl	8000220 <memchr>
 80092bc:	b108      	cbz	r0, 80092c2 <_printf_i+0x1e6>
 80092be:	1b80      	subs	r0, r0, r6
 80092c0:	6060      	str	r0, [r4, #4]
 80092c2:	6863      	ldr	r3, [r4, #4]
 80092c4:	6123      	str	r3, [r4, #16]
 80092c6:	2300      	movs	r3, #0
 80092c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80092cc:	e7aa      	b.n	8009224 <_printf_i+0x148>
 80092ce:	6923      	ldr	r3, [r4, #16]
 80092d0:	4632      	mov	r2, r6
 80092d2:	4649      	mov	r1, r9
 80092d4:	4640      	mov	r0, r8
 80092d6:	47d0      	blx	sl
 80092d8:	3001      	adds	r0, #1
 80092da:	d0ad      	beq.n	8009238 <_printf_i+0x15c>
 80092dc:	6823      	ldr	r3, [r4, #0]
 80092de:	079b      	lsls	r3, r3, #30
 80092e0:	d413      	bmi.n	800930a <_printf_i+0x22e>
 80092e2:	68e0      	ldr	r0, [r4, #12]
 80092e4:	9b03      	ldr	r3, [sp, #12]
 80092e6:	4298      	cmp	r0, r3
 80092e8:	bfb8      	it	lt
 80092ea:	4618      	movlt	r0, r3
 80092ec:	e7a6      	b.n	800923c <_printf_i+0x160>
 80092ee:	2301      	movs	r3, #1
 80092f0:	4632      	mov	r2, r6
 80092f2:	4649      	mov	r1, r9
 80092f4:	4640      	mov	r0, r8
 80092f6:	47d0      	blx	sl
 80092f8:	3001      	adds	r0, #1
 80092fa:	d09d      	beq.n	8009238 <_printf_i+0x15c>
 80092fc:	3501      	adds	r5, #1
 80092fe:	68e3      	ldr	r3, [r4, #12]
 8009300:	9903      	ldr	r1, [sp, #12]
 8009302:	1a5b      	subs	r3, r3, r1
 8009304:	42ab      	cmp	r3, r5
 8009306:	dcf2      	bgt.n	80092ee <_printf_i+0x212>
 8009308:	e7eb      	b.n	80092e2 <_printf_i+0x206>
 800930a:	2500      	movs	r5, #0
 800930c:	f104 0619 	add.w	r6, r4, #25
 8009310:	e7f5      	b.n	80092fe <_printf_i+0x222>
 8009312:	bf00      	nop
 8009314:	0800d236 	.word	0x0800d236
 8009318:	0800d247 	.word	0x0800d247

0800931c <_scanf_float>:
 800931c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009320:	b087      	sub	sp, #28
 8009322:	4617      	mov	r7, r2
 8009324:	9303      	str	r3, [sp, #12]
 8009326:	688b      	ldr	r3, [r1, #8]
 8009328:	1e5a      	subs	r2, r3, #1
 800932a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800932e:	bf81      	itttt	hi
 8009330:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009334:	eb03 0b05 	addhi.w	fp, r3, r5
 8009338:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800933c:	608b      	strhi	r3, [r1, #8]
 800933e:	680b      	ldr	r3, [r1, #0]
 8009340:	460a      	mov	r2, r1
 8009342:	f04f 0500 	mov.w	r5, #0
 8009346:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800934a:	f842 3b1c 	str.w	r3, [r2], #28
 800934e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009352:	4680      	mov	r8, r0
 8009354:	460c      	mov	r4, r1
 8009356:	bf98      	it	ls
 8009358:	f04f 0b00 	movls.w	fp, #0
 800935c:	9201      	str	r2, [sp, #4]
 800935e:	4616      	mov	r6, r2
 8009360:	46aa      	mov	sl, r5
 8009362:	46a9      	mov	r9, r5
 8009364:	9502      	str	r5, [sp, #8]
 8009366:	68a2      	ldr	r2, [r4, #8]
 8009368:	b152      	cbz	r2, 8009380 <_scanf_float+0x64>
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	781b      	ldrb	r3, [r3, #0]
 800936e:	2b4e      	cmp	r3, #78	@ 0x4e
 8009370:	d864      	bhi.n	800943c <_scanf_float+0x120>
 8009372:	2b40      	cmp	r3, #64	@ 0x40
 8009374:	d83c      	bhi.n	80093f0 <_scanf_float+0xd4>
 8009376:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800937a:	b2c8      	uxtb	r0, r1
 800937c:	280e      	cmp	r0, #14
 800937e:	d93a      	bls.n	80093f6 <_scanf_float+0xda>
 8009380:	f1b9 0f00 	cmp.w	r9, #0
 8009384:	d003      	beq.n	800938e <_scanf_float+0x72>
 8009386:	6823      	ldr	r3, [r4, #0]
 8009388:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800938c:	6023      	str	r3, [r4, #0]
 800938e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009392:	f1ba 0f01 	cmp.w	sl, #1
 8009396:	f200 8117 	bhi.w	80095c8 <_scanf_float+0x2ac>
 800939a:	9b01      	ldr	r3, [sp, #4]
 800939c:	429e      	cmp	r6, r3
 800939e:	f200 8108 	bhi.w	80095b2 <_scanf_float+0x296>
 80093a2:	2001      	movs	r0, #1
 80093a4:	b007      	add	sp, #28
 80093a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093aa:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80093ae:	2a0d      	cmp	r2, #13
 80093b0:	d8e6      	bhi.n	8009380 <_scanf_float+0x64>
 80093b2:	a101      	add	r1, pc, #4	@ (adr r1, 80093b8 <_scanf_float+0x9c>)
 80093b4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80093b8:	080094ff 	.word	0x080094ff
 80093bc:	08009381 	.word	0x08009381
 80093c0:	08009381 	.word	0x08009381
 80093c4:	08009381 	.word	0x08009381
 80093c8:	0800955f 	.word	0x0800955f
 80093cc:	08009537 	.word	0x08009537
 80093d0:	08009381 	.word	0x08009381
 80093d4:	08009381 	.word	0x08009381
 80093d8:	0800950d 	.word	0x0800950d
 80093dc:	08009381 	.word	0x08009381
 80093e0:	08009381 	.word	0x08009381
 80093e4:	08009381 	.word	0x08009381
 80093e8:	08009381 	.word	0x08009381
 80093ec:	080094c5 	.word	0x080094c5
 80093f0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80093f4:	e7db      	b.n	80093ae <_scanf_float+0x92>
 80093f6:	290e      	cmp	r1, #14
 80093f8:	d8c2      	bhi.n	8009380 <_scanf_float+0x64>
 80093fa:	a001      	add	r0, pc, #4	@ (adr r0, 8009400 <_scanf_float+0xe4>)
 80093fc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009400:	080094b5 	.word	0x080094b5
 8009404:	08009381 	.word	0x08009381
 8009408:	080094b5 	.word	0x080094b5
 800940c:	0800954b 	.word	0x0800954b
 8009410:	08009381 	.word	0x08009381
 8009414:	0800945d 	.word	0x0800945d
 8009418:	0800949b 	.word	0x0800949b
 800941c:	0800949b 	.word	0x0800949b
 8009420:	0800949b 	.word	0x0800949b
 8009424:	0800949b 	.word	0x0800949b
 8009428:	0800949b 	.word	0x0800949b
 800942c:	0800949b 	.word	0x0800949b
 8009430:	0800949b 	.word	0x0800949b
 8009434:	0800949b 	.word	0x0800949b
 8009438:	0800949b 	.word	0x0800949b
 800943c:	2b6e      	cmp	r3, #110	@ 0x6e
 800943e:	d809      	bhi.n	8009454 <_scanf_float+0x138>
 8009440:	2b60      	cmp	r3, #96	@ 0x60
 8009442:	d8b2      	bhi.n	80093aa <_scanf_float+0x8e>
 8009444:	2b54      	cmp	r3, #84	@ 0x54
 8009446:	d07b      	beq.n	8009540 <_scanf_float+0x224>
 8009448:	2b59      	cmp	r3, #89	@ 0x59
 800944a:	d199      	bne.n	8009380 <_scanf_float+0x64>
 800944c:	2d07      	cmp	r5, #7
 800944e:	d197      	bne.n	8009380 <_scanf_float+0x64>
 8009450:	2508      	movs	r5, #8
 8009452:	e02c      	b.n	80094ae <_scanf_float+0x192>
 8009454:	2b74      	cmp	r3, #116	@ 0x74
 8009456:	d073      	beq.n	8009540 <_scanf_float+0x224>
 8009458:	2b79      	cmp	r3, #121	@ 0x79
 800945a:	e7f6      	b.n	800944a <_scanf_float+0x12e>
 800945c:	6821      	ldr	r1, [r4, #0]
 800945e:	05c8      	lsls	r0, r1, #23
 8009460:	d51b      	bpl.n	800949a <_scanf_float+0x17e>
 8009462:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009466:	6021      	str	r1, [r4, #0]
 8009468:	f109 0901 	add.w	r9, r9, #1
 800946c:	f1bb 0f00 	cmp.w	fp, #0
 8009470:	d003      	beq.n	800947a <_scanf_float+0x15e>
 8009472:	3201      	adds	r2, #1
 8009474:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009478:	60a2      	str	r2, [r4, #8]
 800947a:	68a3      	ldr	r3, [r4, #8]
 800947c:	3b01      	subs	r3, #1
 800947e:	60a3      	str	r3, [r4, #8]
 8009480:	6923      	ldr	r3, [r4, #16]
 8009482:	3301      	adds	r3, #1
 8009484:	6123      	str	r3, [r4, #16]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	3b01      	subs	r3, #1
 800948a:	2b00      	cmp	r3, #0
 800948c:	607b      	str	r3, [r7, #4]
 800948e:	f340 8087 	ble.w	80095a0 <_scanf_float+0x284>
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	3301      	adds	r3, #1
 8009496:	603b      	str	r3, [r7, #0]
 8009498:	e765      	b.n	8009366 <_scanf_float+0x4a>
 800949a:	eb1a 0105 	adds.w	r1, sl, r5
 800949e:	f47f af6f 	bne.w	8009380 <_scanf_float+0x64>
 80094a2:	6822      	ldr	r2, [r4, #0]
 80094a4:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80094a8:	6022      	str	r2, [r4, #0]
 80094aa:	460d      	mov	r5, r1
 80094ac:	468a      	mov	sl, r1
 80094ae:	f806 3b01 	strb.w	r3, [r6], #1
 80094b2:	e7e2      	b.n	800947a <_scanf_float+0x15e>
 80094b4:	6822      	ldr	r2, [r4, #0]
 80094b6:	0610      	lsls	r0, r2, #24
 80094b8:	f57f af62 	bpl.w	8009380 <_scanf_float+0x64>
 80094bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80094c0:	6022      	str	r2, [r4, #0]
 80094c2:	e7f4      	b.n	80094ae <_scanf_float+0x192>
 80094c4:	f1ba 0f00 	cmp.w	sl, #0
 80094c8:	d10e      	bne.n	80094e8 <_scanf_float+0x1cc>
 80094ca:	f1b9 0f00 	cmp.w	r9, #0
 80094ce:	d10e      	bne.n	80094ee <_scanf_float+0x1d2>
 80094d0:	6822      	ldr	r2, [r4, #0]
 80094d2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80094d6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80094da:	d108      	bne.n	80094ee <_scanf_float+0x1d2>
 80094dc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80094e0:	6022      	str	r2, [r4, #0]
 80094e2:	f04f 0a01 	mov.w	sl, #1
 80094e6:	e7e2      	b.n	80094ae <_scanf_float+0x192>
 80094e8:	f1ba 0f02 	cmp.w	sl, #2
 80094ec:	d055      	beq.n	800959a <_scanf_float+0x27e>
 80094ee:	2d01      	cmp	r5, #1
 80094f0:	d002      	beq.n	80094f8 <_scanf_float+0x1dc>
 80094f2:	2d04      	cmp	r5, #4
 80094f4:	f47f af44 	bne.w	8009380 <_scanf_float+0x64>
 80094f8:	3501      	adds	r5, #1
 80094fa:	b2ed      	uxtb	r5, r5
 80094fc:	e7d7      	b.n	80094ae <_scanf_float+0x192>
 80094fe:	f1ba 0f01 	cmp.w	sl, #1
 8009502:	f47f af3d 	bne.w	8009380 <_scanf_float+0x64>
 8009506:	f04f 0a02 	mov.w	sl, #2
 800950a:	e7d0      	b.n	80094ae <_scanf_float+0x192>
 800950c:	b97d      	cbnz	r5, 800952e <_scanf_float+0x212>
 800950e:	f1b9 0f00 	cmp.w	r9, #0
 8009512:	f47f af38 	bne.w	8009386 <_scanf_float+0x6a>
 8009516:	6822      	ldr	r2, [r4, #0]
 8009518:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800951c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009520:	f040 8108 	bne.w	8009734 <_scanf_float+0x418>
 8009524:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009528:	6022      	str	r2, [r4, #0]
 800952a:	2501      	movs	r5, #1
 800952c:	e7bf      	b.n	80094ae <_scanf_float+0x192>
 800952e:	2d03      	cmp	r5, #3
 8009530:	d0e2      	beq.n	80094f8 <_scanf_float+0x1dc>
 8009532:	2d05      	cmp	r5, #5
 8009534:	e7de      	b.n	80094f4 <_scanf_float+0x1d8>
 8009536:	2d02      	cmp	r5, #2
 8009538:	f47f af22 	bne.w	8009380 <_scanf_float+0x64>
 800953c:	2503      	movs	r5, #3
 800953e:	e7b6      	b.n	80094ae <_scanf_float+0x192>
 8009540:	2d06      	cmp	r5, #6
 8009542:	f47f af1d 	bne.w	8009380 <_scanf_float+0x64>
 8009546:	2507      	movs	r5, #7
 8009548:	e7b1      	b.n	80094ae <_scanf_float+0x192>
 800954a:	6822      	ldr	r2, [r4, #0]
 800954c:	0591      	lsls	r1, r2, #22
 800954e:	f57f af17 	bpl.w	8009380 <_scanf_float+0x64>
 8009552:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009556:	6022      	str	r2, [r4, #0]
 8009558:	f8cd 9008 	str.w	r9, [sp, #8]
 800955c:	e7a7      	b.n	80094ae <_scanf_float+0x192>
 800955e:	6822      	ldr	r2, [r4, #0]
 8009560:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009564:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009568:	d006      	beq.n	8009578 <_scanf_float+0x25c>
 800956a:	0550      	lsls	r0, r2, #21
 800956c:	f57f af08 	bpl.w	8009380 <_scanf_float+0x64>
 8009570:	f1b9 0f00 	cmp.w	r9, #0
 8009574:	f000 80de 	beq.w	8009734 <_scanf_float+0x418>
 8009578:	0591      	lsls	r1, r2, #22
 800957a:	bf58      	it	pl
 800957c:	9902      	ldrpl	r1, [sp, #8]
 800957e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009582:	bf58      	it	pl
 8009584:	eba9 0101 	subpl.w	r1, r9, r1
 8009588:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800958c:	bf58      	it	pl
 800958e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009592:	6022      	str	r2, [r4, #0]
 8009594:	f04f 0900 	mov.w	r9, #0
 8009598:	e789      	b.n	80094ae <_scanf_float+0x192>
 800959a:	f04f 0a03 	mov.w	sl, #3
 800959e:	e786      	b.n	80094ae <_scanf_float+0x192>
 80095a0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80095a4:	4639      	mov	r1, r7
 80095a6:	4640      	mov	r0, r8
 80095a8:	4798      	blx	r3
 80095aa:	2800      	cmp	r0, #0
 80095ac:	f43f aedb 	beq.w	8009366 <_scanf_float+0x4a>
 80095b0:	e6e6      	b.n	8009380 <_scanf_float+0x64>
 80095b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80095b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80095ba:	463a      	mov	r2, r7
 80095bc:	4640      	mov	r0, r8
 80095be:	4798      	blx	r3
 80095c0:	6923      	ldr	r3, [r4, #16]
 80095c2:	3b01      	subs	r3, #1
 80095c4:	6123      	str	r3, [r4, #16]
 80095c6:	e6e8      	b.n	800939a <_scanf_float+0x7e>
 80095c8:	1e6b      	subs	r3, r5, #1
 80095ca:	2b06      	cmp	r3, #6
 80095cc:	d824      	bhi.n	8009618 <_scanf_float+0x2fc>
 80095ce:	2d02      	cmp	r5, #2
 80095d0:	d836      	bhi.n	8009640 <_scanf_float+0x324>
 80095d2:	9b01      	ldr	r3, [sp, #4]
 80095d4:	429e      	cmp	r6, r3
 80095d6:	f67f aee4 	bls.w	80093a2 <_scanf_float+0x86>
 80095da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80095de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80095e2:	463a      	mov	r2, r7
 80095e4:	4640      	mov	r0, r8
 80095e6:	4798      	blx	r3
 80095e8:	6923      	ldr	r3, [r4, #16]
 80095ea:	3b01      	subs	r3, #1
 80095ec:	6123      	str	r3, [r4, #16]
 80095ee:	e7f0      	b.n	80095d2 <_scanf_float+0x2b6>
 80095f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80095f4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80095f8:	463a      	mov	r2, r7
 80095fa:	4640      	mov	r0, r8
 80095fc:	4798      	blx	r3
 80095fe:	6923      	ldr	r3, [r4, #16]
 8009600:	3b01      	subs	r3, #1
 8009602:	6123      	str	r3, [r4, #16]
 8009604:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009608:	fa5f fa8a 	uxtb.w	sl, sl
 800960c:	f1ba 0f02 	cmp.w	sl, #2
 8009610:	d1ee      	bne.n	80095f0 <_scanf_float+0x2d4>
 8009612:	3d03      	subs	r5, #3
 8009614:	b2ed      	uxtb	r5, r5
 8009616:	1b76      	subs	r6, r6, r5
 8009618:	6823      	ldr	r3, [r4, #0]
 800961a:	05da      	lsls	r2, r3, #23
 800961c:	d530      	bpl.n	8009680 <_scanf_float+0x364>
 800961e:	055b      	lsls	r3, r3, #21
 8009620:	d511      	bpl.n	8009646 <_scanf_float+0x32a>
 8009622:	9b01      	ldr	r3, [sp, #4]
 8009624:	429e      	cmp	r6, r3
 8009626:	f67f aebc 	bls.w	80093a2 <_scanf_float+0x86>
 800962a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800962e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009632:	463a      	mov	r2, r7
 8009634:	4640      	mov	r0, r8
 8009636:	4798      	blx	r3
 8009638:	6923      	ldr	r3, [r4, #16]
 800963a:	3b01      	subs	r3, #1
 800963c:	6123      	str	r3, [r4, #16]
 800963e:	e7f0      	b.n	8009622 <_scanf_float+0x306>
 8009640:	46aa      	mov	sl, r5
 8009642:	46b3      	mov	fp, r6
 8009644:	e7de      	b.n	8009604 <_scanf_float+0x2e8>
 8009646:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800964a:	6923      	ldr	r3, [r4, #16]
 800964c:	2965      	cmp	r1, #101	@ 0x65
 800964e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009652:	f106 35ff 	add.w	r5, r6, #4294967295
 8009656:	6123      	str	r3, [r4, #16]
 8009658:	d00c      	beq.n	8009674 <_scanf_float+0x358>
 800965a:	2945      	cmp	r1, #69	@ 0x45
 800965c:	d00a      	beq.n	8009674 <_scanf_float+0x358>
 800965e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009662:	463a      	mov	r2, r7
 8009664:	4640      	mov	r0, r8
 8009666:	4798      	blx	r3
 8009668:	6923      	ldr	r3, [r4, #16]
 800966a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800966e:	3b01      	subs	r3, #1
 8009670:	1eb5      	subs	r5, r6, #2
 8009672:	6123      	str	r3, [r4, #16]
 8009674:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009678:	463a      	mov	r2, r7
 800967a:	4640      	mov	r0, r8
 800967c:	4798      	blx	r3
 800967e:	462e      	mov	r6, r5
 8009680:	6822      	ldr	r2, [r4, #0]
 8009682:	f012 0210 	ands.w	r2, r2, #16
 8009686:	d001      	beq.n	800968c <_scanf_float+0x370>
 8009688:	2000      	movs	r0, #0
 800968a:	e68b      	b.n	80093a4 <_scanf_float+0x88>
 800968c:	7032      	strb	r2, [r6, #0]
 800968e:	6823      	ldr	r3, [r4, #0]
 8009690:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009694:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009698:	d11c      	bne.n	80096d4 <_scanf_float+0x3b8>
 800969a:	9b02      	ldr	r3, [sp, #8]
 800969c:	454b      	cmp	r3, r9
 800969e:	eba3 0209 	sub.w	r2, r3, r9
 80096a2:	d123      	bne.n	80096ec <_scanf_float+0x3d0>
 80096a4:	9901      	ldr	r1, [sp, #4]
 80096a6:	2200      	movs	r2, #0
 80096a8:	4640      	mov	r0, r8
 80096aa:	f002 fc15 	bl	800bed8 <_strtod_r>
 80096ae:	9b03      	ldr	r3, [sp, #12]
 80096b0:	6821      	ldr	r1, [r4, #0]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f011 0f02 	tst.w	r1, #2
 80096b8:	ec57 6b10 	vmov	r6, r7, d0
 80096bc:	f103 0204 	add.w	r2, r3, #4
 80096c0:	d01f      	beq.n	8009702 <_scanf_float+0x3e6>
 80096c2:	9903      	ldr	r1, [sp, #12]
 80096c4:	600a      	str	r2, [r1, #0]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	e9c3 6700 	strd	r6, r7, [r3]
 80096cc:	68e3      	ldr	r3, [r4, #12]
 80096ce:	3301      	adds	r3, #1
 80096d0:	60e3      	str	r3, [r4, #12]
 80096d2:	e7d9      	b.n	8009688 <_scanf_float+0x36c>
 80096d4:	9b04      	ldr	r3, [sp, #16]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d0e4      	beq.n	80096a4 <_scanf_float+0x388>
 80096da:	9905      	ldr	r1, [sp, #20]
 80096dc:	230a      	movs	r3, #10
 80096de:	3101      	adds	r1, #1
 80096e0:	4640      	mov	r0, r8
 80096e2:	f002 fc79 	bl	800bfd8 <_strtol_r>
 80096e6:	9b04      	ldr	r3, [sp, #16]
 80096e8:	9e05      	ldr	r6, [sp, #20]
 80096ea:	1ac2      	subs	r2, r0, r3
 80096ec:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80096f0:	429e      	cmp	r6, r3
 80096f2:	bf28      	it	cs
 80096f4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80096f8:	4910      	ldr	r1, [pc, #64]	@ (800973c <_scanf_float+0x420>)
 80096fa:	4630      	mov	r0, r6
 80096fc:	f000 f8e4 	bl	80098c8 <siprintf>
 8009700:	e7d0      	b.n	80096a4 <_scanf_float+0x388>
 8009702:	f011 0f04 	tst.w	r1, #4
 8009706:	9903      	ldr	r1, [sp, #12]
 8009708:	600a      	str	r2, [r1, #0]
 800970a:	d1dc      	bne.n	80096c6 <_scanf_float+0x3aa>
 800970c:	681d      	ldr	r5, [r3, #0]
 800970e:	4632      	mov	r2, r6
 8009710:	463b      	mov	r3, r7
 8009712:	4630      	mov	r0, r6
 8009714:	4639      	mov	r1, r7
 8009716:	f7f7 fa31 	bl	8000b7c <__aeabi_dcmpun>
 800971a:	b128      	cbz	r0, 8009728 <_scanf_float+0x40c>
 800971c:	4808      	ldr	r0, [pc, #32]	@ (8009740 <_scanf_float+0x424>)
 800971e:	f000 f9d3 	bl	8009ac8 <nanf>
 8009722:	ed85 0a00 	vstr	s0, [r5]
 8009726:	e7d1      	b.n	80096cc <_scanf_float+0x3b0>
 8009728:	4630      	mov	r0, r6
 800972a:	4639      	mov	r1, r7
 800972c:	f7f7 fa84 	bl	8000c38 <__aeabi_d2f>
 8009730:	6028      	str	r0, [r5, #0]
 8009732:	e7cb      	b.n	80096cc <_scanf_float+0x3b0>
 8009734:	f04f 0900 	mov.w	r9, #0
 8009738:	e629      	b.n	800938e <_scanf_float+0x72>
 800973a:	bf00      	nop
 800973c:	0800d258 	.word	0x0800d258
 8009740:	0800d5ed 	.word	0x0800d5ed

08009744 <std>:
 8009744:	2300      	movs	r3, #0
 8009746:	b510      	push	{r4, lr}
 8009748:	4604      	mov	r4, r0
 800974a:	e9c0 3300 	strd	r3, r3, [r0]
 800974e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009752:	6083      	str	r3, [r0, #8]
 8009754:	8181      	strh	r1, [r0, #12]
 8009756:	6643      	str	r3, [r0, #100]	@ 0x64
 8009758:	81c2      	strh	r2, [r0, #14]
 800975a:	6183      	str	r3, [r0, #24]
 800975c:	4619      	mov	r1, r3
 800975e:	2208      	movs	r2, #8
 8009760:	305c      	adds	r0, #92	@ 0x5c
 8009762:	f000 f914 	bl	800998e <memset>
 8009766:	4b0d      	ldr	r3, [pc, #52]	@ (800979c <std+0x58>)
 8009768:	6263      	str	r3, [r4, #36]	@ 0x24
 800976a:	4b0d      	ldr	r3, [pc, #52]	@ (80097a0 <std+0x5c>)
 800976c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800976e:	4b0d      	ldr	r3, [pc, #52]	@ (80097a4 <std+0x60>)
 8009770:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009772:	4b0d      	ldr	r3, [pc, #52]	@ (80097a8 <std+0x64>)
 8009774:	6323      	str	r3, [r4, #48]	@ 0x30
 8009776:	4b0d      	ldr	r3, [pc, #52]	@ (80097ac <std+0x68>)
 8009778:	6224      	str	r4, [r4, #32]
 800977a:	429c      	cmp	r4, r3
 800977c:	d006      	beq.n	800978c <std+0x48>
 800977e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009782:	4294      	cmp	r4, r2
 8009784:	d002      	beq.n	800978c <std+0x48>
 8009786:	33d0      	adds	r3, #208	@ 0xd0
 8009788:	429c      	cmp	r4, r3
 800978a:	d105      	bne.n	8009798 <std+0x54>
 800978c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009790:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009794:	f000 b986 	b.w	8009aa4 <__retarget_lock_init_recursive>
 8009798:	bd10      	pop	{r4, pc}
 800979a:	bf00      	nop
 800979c:	08009909 	.word	0x08009909
 80097a0:	0800992b 	.word	0x0800992b
 80097a4:	08009963 	.word	0x08009963
 80097a8:	08009987 	.word	0x08009987
 80097ac:	200007a8 	.word	0x200007a8

080097b0 <stdio_exit_handler>:
 80097b0:	4a02      	ldr	r2, [pc, #8]	@ (80097bc <stdio_exit_handler+0xc>)
 80097b2:	4903      	ldr	r1, [pc, #12]	@ (80097c0 <stdio_exit_handler+0x10>)
 80097b4:	4803      	ldr	r0, [pc, #12]	@ (80097c4 <stdio_exit_handler+0x14>)
 80097b6:	f000 b869 	b.w	800988c <_fwalk_sglue>
 80097ba:	bf00      	nop
 80097bc:	20000008 	.word	0x20000008
 80097c0:	0800c395 	.word	0x0800c395
 80097c4:	20000018 	.word	0x20000018

080097c8 <cleanup_stdio>:
 80097c8:	6841      	ldr	r1, [r0, #4]
 80097ca:	4b0c      	ldr	r3, [pc, #48]	@ (80097fc <cleanup_stdio+0x34>)
 80097cc:	4299      	cmp	r1, r3
 80097ce:	b510      	push	{r4, lr}
 80097d0:	4604      	mov	r4, r0
 80097d2:	d001      	beq.n	80097d8 <cleanup_stdio+0x10>
 80097d4:	f002 fdde 	bl	800c394 <_fflush_r>
 80097d8:	68a1      	ldr	r1, [r4, #8]
 80097da:	4b09      	ldr	r3, [pc, #36]	@ (8009800 <cleanup_stdio+0x38>)
 80097dc:	4299      	cmp	r1, r3
 80097de:	d002      	beq.n	80097e6 <cleanup_stdio+0x1e>
 80097e0:	4620      	mov	r0, r4
 80097e2:	f002 fdd7 	bl	800c394 <_fflush_r>
 80097e6:	68e1      	ldr	r1, [r4, #12]
 80097e8:	4b06      	ldr	r3, [pc, #24]	@ (8009804 <cleanup_stdio+0x3c>)
 80097ea:	4299      	cmp	r1, r3
 80097ec:	d004      	beq.n	80097f8 <cleanup_stdio+0x30>
 80097ee:	4620      	mov	r0, r4
 80097f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097f4:	f002 bdce 	b.w	800c394 <_fflush_r>
 80097f8:	bd10      	pop	{r4, pc}
 80097fa:	bf00      	nop
 80097fc:	200007a8 	.word	0x200007a8
 8009800:	20000810 	.word	0x20000810
 8009804:	20000878 	.word	0x20000878

08009808 <global_stdio_init.part.0>:
 8009808:	b510      	push	{r4, lr}
 800980a:	4b0b      	ldr	r3, [pc, #44]	@ (8009838 <global_stdio_init.part.0+0x30>)
 800980c:	4c0b      	ldr	r4, [pc, #44]	@ (800983c <global_stdio_init.part.0+0x34>)
 800980e:	4a0c      	ldr	r2, [pc, #48]	@ (8009840 <global_stdio_init.part.0+0x38>)
 8009810:	601a      	str	r2, [r3, #0]
 8009812:	4620      	mov	r0, r4
 8009814:	2200      	movs	r2, #0
 8009816:	2104      	movs	r1, #4
 8009818:	f7ff ff94 	bl	8009744 <std>
 800981c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009820:	2201      	movs	r2, #1
 8009822:	2109      	movs	r1, #9
 8009824:	f7ff ff8e 	bl	8009744 <std>
 8009828:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800982c:	2202      	movs	r2, #2
 800982e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009832:	2112      	movs	r1, #18
 8009834:	f7ff bf86 	b.w	8009744 <std>
 8009838:	200008e0 	.word	0x200008e0
 800983c:	200007a8 	.word	0x200007a8
 8009840:	080097b1 	.word	0x080097b1

08009844 <__sfp_lock_acquire>:
 8009844:	4801      	ldr	r0, [pc, #4]	@ (800984c <__sfp_lock_acquire+0x8>)
 8009846:	f000 b92e 	b.w	8009aa6 <__retarget_lock_acquire_recursive>
 800984a:	bf00      	nop
 800984c:	200008e9 	.word	0x200008e9

08009850 <__sfp_lock_release>:
 8009850:	4801      	ldr	r0, [pc, #4]	@ (8009858 <__sfp_lock_release+0x8>)
 8009852:	f000 b929 	b.w	8009aa8 <__retarget_lock_release_recursive>
 8009856:	bf00      	nop
 8009858:	200008e9 	.word	0x200008e9

0800985c <__sinit>:
 800985c:	b510      	push	{r4, lr}
 800985e:	4604      	mov	r4, r0
 8009860:	f7ff fff0 	bl	8009844 <__sfp_lock_acquire>
 8009864:	6a23      	ldr	r3, [r4, #32]
 8009866:	b11b      	cbz	r3, 8009870 <__sinit+0x14>
 8009868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800986c:	f7ff bff0 	b.w	8009850 <__sfp_lock_release>
 8009870:	4b04      	ldr	r3, [pc, #16]	@ (8009884 <__sinit+0x28>)
 8009872:	6223      	str	r3, [r4, #32]
 8009874:	4b04      	ldr	r3, [pc, #16]	@ (8009888 <__sinit+0x2c>)
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d1f5      	bne.n	8009868 <__sinit+0xc>
 800987c:	f7ff ffc4 	bl	8009808 <global_stdio_init.part.0>
 8009880:	e7f2      	b.n	8009868 <__sinit+0xc>
 8009882:	bf00      	nop
 8009884:	080097c9 	.word	0x080097c9
 8009888:	200008e0 	.word	0x200008e0

0800988c <_fwalk_sglue>:
 800988c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009890:	4607      	mov	r7, r0
 8009892:	4688      	mov	r8, r1
 8009894:	4614      	mov	r4, r2
 8009896:	2600      	movs	r6, #0
 8009898:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800989c:	f1b9 0901 	subs.w	r9, r9, #1
 80098a0:	d505      	bpl.n	80098ae <_fwalk_sglue+0x22>
 80098a2:	6824      	ldr	r4, [r4, #0]
 80098a4:	2c00      	cmp	r4, #0
 80098a6:	d1f7      	bne.n	8009898 <_fwalk_sglue+0xc>
 80098a8:	4630      	mov	r0, r6
 80098aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098ae:	89ab      	ldrh	r3, [r5, #12]
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d907      	bls.n	80098c4 <_fwalk_sglue+0x38>
 80098b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80098b8:	3301      	adds	r3, #1
 80098ba:	d003      	beq.n	80098c4 <_fwalk_sglue+0x38>
 80098bc:	4629      	mov	r1, r5
 80098be:	4638      	mov	r0, r7
 80098c0:	47c0      	blx	r8
 80098c2:	4306      	orrs	r6, r0
 80098c4:	3568      	adds	r5, #104	@ 0x68
 80098c6:	e7e9      	b.n	800989c <_fwalk_sglue+0x10>

080098c8 <siprintf>:
 80098c8:	b40e      	push	{r1, r2, r3}
 80098ca:	b500      	push	{lr}
 80098cc:	b09c      	sub	sp, #112	@ 0x70
 80098ce:	ab1d      	add	r3, sp, #116	@ 0x74
 80098d0:	9002      	str	r0, [sp, #8]
 80098d2:	9006      	str	r0, [sp, #24]
 80098d4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80098d8:	4809      	ldr	r0, [pc, #36]	@ (8009900 <siprintf+0x38>)
 80098da:	9107      	str	r1, [sp, #28]
 80098dc:	9104      	str	r1, [sp, #16]
 80098de:	4909      	ldr	r1, [pc, #36]	@ (8009904 <siprintf+0x3c>)
 80098e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80098e4:	9105      	str	r1, [sp, #20]
 80098e6:	6800      	ldr	r0, [r0, #0]
 80098e8:	9301      	str	r3, [sp, #4]
 80098ea:	a902      	add	r1, sp, #8
 80098ec:	f002 fbd2 	bl	800c094 <_svfiprintf_r>
 80098f0:	9b02      	ldr	r3, [sp, #8]
 80098f2:	2200      	movs	r2, #0
 80098f4:	701a      	strb	r2, [r3, #0]
 80098f6:	b01c      	add	sp, #112	@ 0x70
 80098f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80098fc:	b003      	add	sp, #12
 80098fe:	4770      	bx	lr
 8009900:	20000014 	.word	0x20000014
 8009904:	ffff0208 	.word	0xffff0208

08009908 <__sread>:
 8009908:	b510      	push	{r4, lr}
 800990a:	460c      	mov	r4, r1
 800990c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009910:	f000 f87a 	bl	8009a08 <_read_r>
 8009914:	2800      	cmp	r0, #0
 8009916:	bfab      	itete	ge
 8009918:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800991a:	89a3      	ldrhlt	r3, [r4, #12]
 800991c:	181b      	addge	r3, r3, r0
 800991e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009922:	bfac      	ite	ge
 8009924:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009926:	81a3      	strhlt	r3, [r4, #12]
 8009928:	bd10      	pop	{r4, pc}

0800992a <__swrite>:
 800992a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800992e:	461f      	mov	r7, r3
 8009930:	898b      	ldrh	r3, [r1, #12]
 8009932:	05db      	lsls	r3, r3, #23
 8009934:	4605      	mov	r5, r0
 8009936:	460c      	mov	r4, r1
 8009938:	4616      	mov	r6, r2
 800993a:	d505      	bpl.n	8009948 <__swrite+0x1e>
 800993c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009940:	2302      	movs	r3, #2
 8009942:	2200      	movs	r2, #0
 8009944:	f000 f84e 	bl	80099e4 <_lseek_r>
 8009948:	89a3      	ldrh	r3, [r4, #12]
 800994a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800994e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009952:	81a3      	strh	r3, [r4, #12]
 8009954:	4632      	mov	r2, r6
 8009956:	463b      	mov	r3, r7
 8009958:	4628      	mov	r0, r5
 800995a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800995e:	f000 b865 	b.w	8009a2c <_write_r>

08009962 <__sseek>:
 8009962:	b510      	push	{r4, lr}
 8009964:	460c      	mov	r4, r1
 8009966:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800996a:	f000 f83b 	bl	80099e4 <_lseek_r>
 800996e:	1c43      	adds	r3, r0, #1
 8009970:	89a3      	ldrh	r3, [r4, #12]
 8009972:	bf15      	itete	ne
 8009974:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009976:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800997a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800997e:	81a3      	strheq	r3, [r4, #12]
 8009980:	bf18      	it	ne
 8009982:	81a3      	strhne	r3, [r4, #12]
 8009984:	bd10      	pop	{r4, pc}

08009986 <__sclose>:
 8009986:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800998a:	f000 b81b 	b.w	80099c4 <_close_r>

0800998e <memset>:
 800998e:	4402      	add	r2, r0
 8009990:	4603      	mov	r3, r0
 8009992:	4293      	cmp	r3, r2
 8009994:	d100      	bne.n	8009998 <memset+0xa>
 8009996:	4770      	bx	lr
 8009998:	f803 1b01 	strb.w	r1, [r3], #1
 800999c:	e7f9      	b.n	8009992 <memset+0x4>

0800999e <strcat>:
 800999e:	b510      	push	{r4, lr}
 80099a0:	4602      	mov	r2, r0
 80099a2:	7814      	ldrb	r4, [r2, #0]
 80099a4:	4613      	mov	r3, r2
 80099a6:	3201      	adds	r2, #1
 80099a8:	2c00      	cmp	r4, #0
 80099aa:	d1fa      	bne.n	80099a2 <strcat+0x4>
 80099ac:	3b01      	subs	r3, #1
 80099ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80099b6:	2a00      	cmp	r2, #0
 80099b8:	d1f9      	bne.n	80099ae <strcat+0x10>
 80099ba:	bd10      	pop	{r4, pc}

080099bc <_localeconv_r>:
 80099bc:	4800      	ldr	r0, [pc, #0]	@ (80099c0 <_localeconv_r+0x4>)
 80099be:	4770      	bx	lr
 80099c0:	20000154 	.word	0x20000154

080099c4 <_close_r>:
 80099c4:	b538      	push	{r3, r4, r5, lr}
 80099c6:	4d06      	ldr	r5, [pc, #24]	@ (80099e0 <_close_r+0x1c>)
 80099c8:	2300      	movs	r3, #0
 80099ca:	4604      	mov	r4, r0
 80099cc:	4608      	mov	r0, r1
 80099ce:	602b      	str	r3, [r5, #0]
 80099d0:	f7f9 fb92 	bl	80030f8 <_close>
 80099d4:	1c43      	adds	r3, r0, #1
 80099d6:	d102      	bne.n	80099de <_close_r+0x1a>
 80099d8:	682b      	ldr	r3, [r5, #0]
 80099da:	b103      	cbz	r3, 80099de <_close_r+0x1a>
 80099dc:	6023      	str	r3, [r4, #0]
 80099de:	bd38      	pop	{r3, r4, r5, pc}
 80099e0:	200008e4 	.word	0x200008e4

080099e4 <_lseek_r>:
 80099e4:	b538      	push	{r3, r4, r5, lr}
 80099e6:	4d07      	ldr	r5, [pc, #28]	@ (8009a04 <_lseek_r+0x20>)
 80099e8:	4604      	mov	r4, r0
 80099ea:	4608      	mov	r0, r1
 80099ec:	4611      	mov	r1, r2
 80099ee:	2200      	movs	r2, #0
 80099f0:	602a      	str	r2, [r5, #0]
 80099f2:	461a      	mov	r2, r3
 80099f4:	f7f9 fba7 	bl	8003146 <_lseek>
 80099f8:	1c43      	adds	r3, r0, #1
 80099fa:	d102      	bne.n	8009a02 <_lseek_r+0x1e>
 80099fc:	682b      	ldr	r3, [r5, #0]
 80099fe:	b103      	cbz	r3, 8009a02 <_lseek_r+0x1e>
 8009a00:	6023      	str	r3, [r4, #0]
 8009a02:	bd38      	pop	{r3, r4, r5, pc}
 8009a04:	200008e4 	.word	0x200008e4

08009a08 <_read_r>:
 8009a08:	b538      	push	{r3, r4, r5, lr}
 8009a0a:	4d07      	ldr	r5, [pc, #28]	@ (8009a28 <_read_r+0x20>)
 8009a0c:	4604      	mov	r4, r0
 8009a0e:	4608      	mov	r0, r1
 8009a10:	4611      	mov	r1, r2
 8009a12:	2200      	movs	r2, #0
 8009a14:	602a      	str	r2, [r5, #0]
 8009a16:	461a      	mov	r2, r3
 8009a18:	f7f9 fb35 	bl	8003086 <_read>
 8009a1c:	1c43      	adds	r3, r0, #1
 8009a1e:	d102      	bne.n	8009a26 <_read_r+0x1e>
 8009a20:	682b      	ldr	r3, [r5, #0]
 8009a22:	b103      	cbz	r3, 8009a26 <_read_r+0x1e>
 8009a24:	6023      	str	r3, [r4, #0]
 8009a26:	bd38      	pop	{r3, r4, r5, pc}
 8009a28:	200008e4 	.word	0x200008e4

08009a2c <_write_r>:
 8009a2c:	b538      	push	{r3, r4, r5, lr}
 8009a2e:	4d07      	ldr	r5, [pc, #28]	@ (8009a4c <_write_r+0x20>)
 8009a30:	4604      	mov	r4, r0
 8009a32:	4608      	mov	r0, r1
 8009a34:	4611      	mov	r1, r2
 8009a36:	2200      	movs	r2, #0
 8009a38:	602a      	str	r2, [r5, #0]
 8009a3a:	461a      	mov	r2, r3
 8009a3c:	f7f9 fb40 	bl	80030c0 <_write>
 8009a40:	1c43      	adds	r3, r0, #1
 8009a42:	d102      	bne.n	8009a4a <_write_r+0x1e>
 8009a44:	682b      	ldr	r3, [r5, #0]
 8009a46:	b103      	cbz	r3, 8009a4a <_write_r+0x1e>
 8009a48:	6023      	str	r3, [r4, #0]
 8009a4a:	bd38      	pop	{r3, r4, r5, pc}
 8009a4c:	200008e4 	.word	0x200008e4

08009a50 <__errno>:
 8009a50:	4b01      	ldr	r3, [pc, #4]	@ (8009a58 <__errno+0x8>)
 8009a52:	6818      	ldr	r0, [r3, #0]
 8009a54:	4770      	bx	lr
 8009a56:	bf00      	nop
 8009a58:	20000014 	.word	0x20000014

08009a5c <__libc_init_array>:
 8009a5c:	b570      	push	{r4, r5, r6, lr}
 8009a5e:	4d0d      	ldr	r5, [pc, #52]	@ (8009a94 <__libc_init_array+0x38>)
 8009a60:	4c0d      	ldr	r4, [pc, #52]	@ (8009a98 <__libc_init_array+0x3c>)
 8009a62:	1b64      	subs	r4, r4, r5
 8009a64:	10a4      	asrs	r4, r4, #2
 8009a66:	2600      	movs	r6, #0
 8009a68:	42a6      	cmp	r6, r4
 8009a6a:	d109      	bne.n	8009a80 <__libc_init_array+0x24>
 8009a6c:	4d0b      	ldr	r5, [pc, #44]	@ (8009a9c <__libc_init_array+0x40>)
 8009a6e:	4c0c      	ldr	r4, [pc, #48]	@ (8009aa0 <__libc_init_array+0x44>)
 8009a70:	f003 fb74 	bl	800d15c <_init>
 8009a74:	1b64      	subs	r4, r4, r5
 8009a76:	10a4      	asrs	r4, r4, #2
 8009a78:	2600      	movs	r6, #0
 8009a7a:	42a6      	cmp	r6, r4
 8009a7c:	d105      	bne.n	8009a8a <__libc_init_array+0x2e>
 8009a7e:	bd70      	pop	{r4, r5, r6, pc}
 8009a80:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a84:	4798      	blx	r3
 8009a86:	3601      	adds	r6, #1
 8009a88:	e7ee      	b.n	8009a68 <__libc_init_array+0xc>
 8009a8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a8e:	4798      	blx	r3
 8009a90:	3601      	adds	r6, #1
 8009a92:	e7f2      	b.n	8009a7a <__libc_init_array+0x1e>
 8009a94:	0800d658 	.word	0x0800d658
 8009a98:	0800d658 	.word	0x0800d658
 8009a9c:	0800d658 	.word	0x0800d658
 8009aa0:	0800d65c 	.word	0x0800d65c

08009aa4 <__retarget_lock_init_recursive>:
 8009aa4:	4770      	bx	lr

08009aa6 <__retarget_lock_acquire_recursive>:
 8009aa6:	4770      	bx	lr

08009aa8 <__retarget_lock_release_recursive>:
 8009aa8:	4770      	bx	lr

08009aaa <memcpy>:
 8009aaa:	440a      	add	r2, r1
 8009aac:	4291      	cmp	r1, r2
 8009aae:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ab2:	d100      	bne.n	8009ab6 <memcpy+0xc>
 8009ab4:	4770      	bx	lr
 8009ab6:	b510      	push	{r4, lr}
 8009ab8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009abc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ac0:	4291      	cmp	r1, r2
 8009ac2:	d1f9      	bne.n	8009ab8 <memcpy+0xe>
 8009ac4:	bd10      	pop	{r4, pc}
	...

08009ac8 <nanf>:
 8009ac8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009ad0 <nanf+0x8>
 8009acc:	4770      	bx	lr
 8009ace:	bf00      	nop
 8009ad0:	7fc00000 	.word	0x7fc00000

08009ad4 <quorem>:
 8009ad4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ad8:	6903      	ldr	r3, [r0, #16]
 8009ada:	690c      	ldr	r4, [r1, #16]
 8009adc:	42a3      	cmp	r3, r4
 8009ade:	4607      	mov	r7, r0
 8009ae0:	db7e      	blt.n	8009be0 <quorem+0x10c>
 8009ae2:	3c01      	subs	r4, #1
 8009ae4:	f101 0814 	add.w	r8, r1, #20
 8009ae8:	00a3      	lsls	r3, r4, #2
 8009aea:	f100 0514 	add.w	r5, r0, #20
 8009aee:	9300      	str	r3, [sp, #0]
 8009af0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009af4:	9301      	str	r3, [sp, #4]
 8009af6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009afa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009afe:	3301      	adds	r3, #1
 8009b00:	429a      	cmp	r2, r3
 8009b02:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009b06:	fbb2 f6f3 	udiv	r6, r2, r3
 8009b0a:	d32e      	bcc.n	8009b6a <quorem+0x96>
 8009b0c:	f04f 0a00 	mov.w	sl, #0
 8009b10:	46c4      	mov	ip, r8
 8009b12:	46ae      	mov	lr, r5
 8009b14:	46d3      	mov	fp, sl
 8009b16:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009b1a:	b298      	uxth	r0, r3
 8009b1c:	fb06 a000 	mla	r0, r6, r0, sl
 8009b20:	0c02      	lsrs	r2, r0, #16
 8009b22:	0c1b      	lsrs	r3, r3, #16
 8009b24:	fb06 2303 	mla	r3, r6, r3, r2
 8009b28:	f8de 2000 	ldr.w	r2, [lr]
 8009b2c:	b280      	uxth	r0, r0
 8009b2e:	b292      	uxth	r2, r2
 8009b30:	1a12      	subs	r2, r2, r0
 8009b32:	445a      	add	r2, fp
 8009b34:	f8de 0000 	ldr.w	r0, [lr]
 8009b38:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009b3c:	b29b      	uxth	r3, r3
 8009b3e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009b42:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009b46:	b292      	uxth	r2, r2
 8009b48:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009b4c:	45e1      	cmp	r9, ip
 8009b4e:	f84e 2b04 	str.w	r2, [lr], #4
 8009b52:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009b56:	d2de      	bcs.n	8009b16 <quorem+0x42>
 8009b58:	9b00      	ldr	r3, [sp, #0]
 8009b5a:	58eb      	ldr	r3, [r5, r3]
 8009b5c:	b92b      	cbnz	r3, 8009b6a <quorem+0x96>
 8009b5e:	9b01      	ldr	r3, [sp, #4]
 8009b60:	3b04      	subs	r3, #4
 8009b62:	429d      	cmp	r5, r3
 8009b64:	461a      	mov	r2, r3
 8009b66:	d32f      	bcc.n	8009bc8 <quorem+0xf4>
 8009b68:	613c      	str	r4, [r7, #16]
 8009b6a:	4638      	mov	r0, r7
 8009b6c:	f001 f9c4 	bl	800aef8 <__mcmp>
 8009b70:	2800      	cmp	r0, #0
 8009b72:	db25      	blt.n	8009bc0 <quorem+0xec>
 8009b74:	4629      	mov	r1, r5
 8009b76:	2000      	movs	r0, #0
 8009b78:	f858 2b04 	ldr.w	r2, [r8], #4
 8009b7c:	f8d1 c000 	ldr.w	ip, [r1]
 8009b80:	fa1f fe82 	uxth.w	lr, r2
 8009b84:	fa1f f38c 	uxth.w	r3, ip
 8009b88:	eba3 030e 	sub.w	r3, r3, lr
 8009b8c:	4403      	add	r3, r0
 8009b8e:	0c12      	lsrs	r2, r2, #16
 8009b90:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009b94:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009b98:	b29b      	uxth	r3, r3
 8009b9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009b9e:	45c1      	cmp	r9, r8
 8009ba0:	f841 3b04 	str.w	r3, [r1], #4
 8009ba4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009ba8:	d2e6      	bcs.n	8009b78 <quorem+0xa4>
 8009baa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009bae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009bb2:	b922      	cbnz	r2, 8009bbe <quorem+0xea>
 8009bb4:	3b04      	subs	r3, #4
 8009bb6:	429d      	cmp	r5, r3
 8009bb8:	461a      	mov	r2, r3
 8009bba:	d30b      	bcc.n	8009bd4 <quorem+0x100>
 8009bbc:	613c      	str	r4, [r7, #16]
 8009bbe:	3601      	adds	r6, #1
 8009bc0:	4630      	mov	r0, r6
 8009bc2:	b003      	add	sp, #12
 8009bc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bc8:	6812      	ldr	r2, [r2, #0]
 8009bca:	3b04      	subs	r3, #4
 8009bcc:	2a00      	cmp	r2, #0
 8009bce:	d1cb      	bne.n	8009b68 <quorem+0x94>
 8009bd0:	3c01      	subs	r4, #1
 8009bd2:	e7c6      	b.n	8009b62 <quorem+0x8e>
 8009bd4:	6812      	ldr	r2, [r2, #0]
 8009bd6:	3b04      	subs	r3, #4
 8009bd8:	2a00      	cmp	r2, #0
 8009bda:	d1ef      	bne.n	8009bbc <quorem+0xe8>
 8009bdc:	3c01      	subs	r4, #1
 8009bde:	e7ea      	b.n	8009bb6 <quorem+0xe2>
 8009be0:	2000      	movs	r0, #0
 8009be2:	e7ee      	b.n	8009bc2 <quorem+0xee>
 8009be4:	0000      	movs	r0, r0
	...

08009be8 <_dtoa_r>:
 8009be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bec:	69c7      	ldr	r7, [r0, #28]
 8009bee:	b099      	sub	sp, #100	@ 0x64
 8009bf0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009bf4:	ec55 4b10 	vmov	r4, r5, d0
 8009bf8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009bfa:	9109      	str	r1, [sp, #36]	@ 0x24
 8009bfc:	4683      	mov	fp, r0
 8009bfe:	920e      	str	r2, [sp, #56]	@ 0x38
 8009c00:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c02:	b97f      	cbnz	r7, 8009c24 <_dtoa_r+0x3c>
 8009c04:	2010      	movs	r0, #16
 8009c06:	f000 fdfd 	bl	800a804 <malloc>
 8009c0a:	4602      	mov	r2, r0
 8009c0c:	f8cb 001c 	str.w	r0, [fp, #28]
 8009c10:	b920      	cbnz	r0, 8009c1c <_dtoa_r+0x34>
 8009c12:	4ba7      	ldr	r3, [pc, #668]	@ (8009eb0 <_dtoa_r+0x2c8>)
 8009c14:	21ef      	movs	r1, #239	@ 0xef
 8009c16:	48a7      	ldr	r0, [pc, #668]	@ (8009eb4 <_dtoa_r+0x2cc>)
 8009c18:	f002 fc2a 	bl	800c470 <__assert_func>
 8009c1c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009c20:	6007      	str	r7, [r0, #0]
 8009c22:	60c7      	str	r7, [r0, #12]
 8009c24:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009c28:	6819      	ldr	r1, [r3, #0]
 8009c2a:	b159      	cbz	r1, 8009c44 <_dtoa_r+0x5c>
 8009c2c:	685a      	ldr	r2, [r3, #4]
 8009c2e:	604a      	str	r2, [r1, #4]
 8009c30:	2301      	movs	r3, #1
 8009c32:	4093      	lsls	r3, r2
 8009c34:	608b      	str	r3, [r1, #8]
 8009c36:	4658      	mov	r0, fp
 8009c38:	f000 feda 	bl	800a9f0 <_Bfree>
 8009c3c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009c40:	2200      	movs	r2, #0
 8009c42:	601a      	str	r2, [r3, #0]
 8009c44:	1e2b      	subs	r3, r5, #0
 8009c46:	bfb9      	ittee	lt
 8009c48:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009c4c:	9303      	strlt	r3, [sp, #12]
 8009c4e:	2300      	movge	r3, #0
 8009c50:	6033      	strge	r3, [r6, #0]
 8009c52:	9f03      	ldr	r7, [sp, #12]
 8009c54:	4b98      	ldr	r3, [pc, #608]	@ (8009eb8 <_dtoa_r+0x2d0>)
 8009c56:	bfbc      	itt	lt
 8009c58:	2201      	movlt	r2, #1
 8009c5a:	6032      	strlt	r2, [r6, #0]
 8009c5c:	43bb      	bics	r3, r7
 8009c5e:	d112      	bne.n	8009c86 <_dtoa_r+0x9e>
 8009c60:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009c62:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009c66:	6013      	str	r3, [r2, #0]
 8009c68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009c6c:	4323      	orrs	r3, r4
 8009c6e:	f000 854d 	beq.w	800a70c <_dtoa_r+0xb24>
 8009c72:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009c74:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009ecc <_dtoa_r+0x2e4>
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	f000 854f 	beq.w	800a71c <_dtoa_r+0xb34>
 8009c7e:	f10a 0303 	add.w	r3, sl, #3
 8009c82:	f000 bd49 	b.w	800a718 <_dtoa_r+0xb30>
 8009c86:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	ec51 0b17 	vmov	r0, r1, d7
 8009c90:	2300      	movs	r3, #0
 8009c92:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009c96:	f7f6 ff3f 	bl	8000b18 <__aeabi_dcmpeq>
 8009c9a:	4680      	mov	r8, r0
 8009c9c:	b158      	cbz	r0, 8009cb6 <_dtoa_r+0xce>
 8009c9e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	6013      	str	r3, [r2, #0]
 8009ca4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009ca6:	b113      	cbz	r3, 8009cae <_dtoa_r+0xc6>
 8009ca8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009caa:	4b84      	ldr	r3, [pc, #528]	@ (8009ebc <_dtoa_r+0x2d4>)
 8009cac:	6013      	str	r3, [r2, #0]
 8009cae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009ed0 <_dtoa_r+0x2e8>
 8009cb2:	f000 bd33 	b.w	800a71c <_dtoa_r+0xb34>
 8009cb6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009cba:	aa16      	add	r2, sp, #88	@ 0x58
 8009cbc:	a917      	add	r1, sp, #92	@ 0x5c
 8009cbe:	4658      	mov	r0, fp
 8009cc0:	f001 fa3a 	bl	800b138 <__d2b>
 8009cc4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009cc8:	4681      	mov	r9, r0
 8009cca:	2e00      	cmp	r6, #0
 8009ccc:	d077      	beq.n	8009dbe <_dtoa_r+0x1d6>
 8009cce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009cd0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009cd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009cd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009cdc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009ce0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009ce4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009ce8:	4619      	mov	r1, r3
 8009cea:	2200      	movs	r2, #0
 8009cec:	4b74      	ldr	r3, [pc, #464]	@ (8009ec0 <_dtoa_r+0x2d8>)
 8009cee:	f7f6 faf3 	bl	80002d8 <__aeabi_dsub>
 8009cf2:	a369      	add	r3, pc, #420	@ (adr r3, 8009e98 <_dtoa_r+0x2b0>)
 8009cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf8:	f7f6 fca6 	bl	8000648 <__aeabi_dmul>
 8009cfc:	a368      	add	r3, pc, #416	@ (adr r3, 8009ea0 <_dtoa_r+0x2b8>)
 8009cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d02:	f7f6 faeb 	bl	80002dc <__adddf3>
 8009d06:	4604      	mov	r4, r0
 8009d08:	4630      	mov	r0, r6
 8009d0a:	460d      	mov	r5, r1
 8009d0c:	f7f6 fc32 	bl	8000574 <__aeabi_i2d>
 8009d10:	a365      	add	r3, pc, #404	@ (adr r3, 8009ea8 <_dtoa_r+0x2c0>)
 8009d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d16:	f7f6 fc97 	bl	8000648 <__aeabi_dmul>
 8009d1a:	4602      	mov	r2, r0
 8009d1c:	460b      	mov	r3, r1
 8009d1e:	4620      	mov	r0, r4
 8009d20:	4629      	mov	r1, r5
 8009d22:	f7f6 fadb 	bl	80002dc <__adddf3>
 8009d26:	4604      	mov	r4, r0
 8009d28:	460d      	mov	r5, r1
 8009d2a:	f7f6 ff3d 	bl	8000ba8 <__aeabi_d2iz>
 8009d2e:	2200      	movs	r2, #0
 8009d30:	4607      	mov	r7, r0
 8009d32:	2300      	movs	r3, #0
 8009d34:	4620      	mov	r0, r4
 8009d36:	4629      	mov	r1, r5
 8009d38:	f7f6 fef8 	bl	8000b2c <__aeabi_dcmplt>
 8009d3c:	b140      	cbz	r0, 8009d50 <_dtoa_r+0x168>
 8009d3e:	4638      	mov	r0, r7
 8009d40:	f7f6 fc18 	bl	8000574 <__aeabi_i2d>
 8009d44:	4622      	mov	r2, r4
 8009d46:	462b      	mov	r3, r5
 8009d48:	f7f6 fee6 	bl	8000b18 <__aeabi_dcmpeq>
 8009d4c:	b900      	cbnz	r0, 8009d50 <_dtoa_r+0x168>
 8009d4e:	3f01      	subs	r7, #1
 8009d50:	2f16      	cmp	r7, #22
 8009d52:	d851      	bhi.n	8009df8 <_dtoa_r+0x210>
 8009d54:	4b5b      	ldr	r3, [pc, #364]	@ (8009ec4 <_dtoa_r+0x2dc>)
 8009d56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009d62:	f7f6 fee3 	bl	8000b2c <__aeabi_dcmplt>
 8009d66:	2800      	cmp	r0, #0
 8009d68:	d048      	beq.n	8009dfc <_dtoa_r+0x214>
 8009d6a:	3f01      	subs	r7, #1
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	9312      	str	r3, [sp, #72]	@ 0x48
 8009d70:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009d72:	1b9b      	subs	r3, r3, r6
 8009d74:	1e5a      	subs	r2, r3, #1
 8009d76:	bf44      	itt	mi
 8009d78:	f1c3 0801 	rsbmi	r8, r3, #1
 8009d7c:	2300      	movmi	r3, #0
 8009d7e:	9208      	str	r2, [sp, #32]
 8009d80:	bf54      	ite	pl
 8009d82:	f04f 0800 	movpl.w	r8, #0
 8009d86:	9308      	strmi	r3, [sp, #32]
 8009d88:	2f00      	cmp	r7, #0
 8009d8a:	db39      	blt.n	8009e00 <_dtoa_r+0x218>
 8009d8c:	9b08      	ldr	r3, [sp, #32]
 8009d8e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009d90:	443b      	add	r3, r7
 8009d92:	9308      	str	r3, [sp, #32]
 8009d94:	2300      	movs	r3, #0
 8009d96:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d9a:	2b09      	cmp	r3, #9
 8009d9c:	d864      	bhi.n	8009e68 <_dtoa_r+0x280>
 8009d9e:	2b05      	cmp	r3, #5
 8009da0:	bfc4      	itt	gt
 8009da2:	3b04      	subgt	r3, #4
 8009da4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009da6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009da8:	f1a3 0302 	sub.w	r3, r3, #2
 8009dac:	bfcc      	ite	gt
 8009dae:	2400      	movgt	r4, #0
 8009db0:	2401      	movle	r4, #1
 8009db2:	2b03      	cmp	r3, #3
 8009db4:	d863      	bhi.n	8009e7e <_dtoa_r+0x296>
 8009db6:	e8df f003 	tbb	[pc, r3]
 8009dba:	372a      	.short	0x372a
 8009dbc:	5535      	.short	0x5535
 8009dbe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009dc2:	441e      	add	r6, r3
 8009dc4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009dc8:	2b20      	cmp	r3, #32
 8009dca:	bfc1      	itttt	gt
 8009dcc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009dd0:	409f      	lslgt	r7, r3
 8009dd2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009dd6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009dda:	bfd6      	itet	le
 8009ddc:	f1c3 0320 	rsble	r3, r3, #32
 8009de0:	ea47 0003 	orrgt.w	r0, r7, r3
 8009de4:	fa04 f003 	lslle.w	r0, r4, r3
 8009de8:	f7f6 fbb4 	bl	8000554 <__aeabi_ui2d>
 8009dec:	2201      	movs	r2, #1
 8009dee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009df2:	3e01      	subs	r6, #1
 8009df4:	9214      	str	r2, [sp, #80]	@ 0x50
 8009df6:	e777      	b.n	8009ce8 <_dtoa_r+0x100>
 8009df8:	2301      	movs	r3, #1
 8009dfa:	e7b8      	b.n	8009d6e <_dtoa_r+0x186>
 8009dfc:	9012      	str	r0, [sp, #72]	@ 0x48
 8009dfe:	e7b7      	b.n	8009d70 <_dtoa_r+0x188>
 8009e00:	427b      	negs	r3, r7
 8009e02:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e04:	2300      	movs	r3, #0
 8009e06:	eba8 0807 	sub.w	r8, r8, r7
 8009e0a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009e0c:	e7c4      	b.n	8009d98 <_dtoa_r+0x1b0>
 8009e0e:	2300      	movs	r3, #0
 8009e10:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	dc35      	bgt.n	8009e84 <_dtoa_r+0x29c>
 8009e18:	2301      	movs	r3, #1
 8009e1a:	9300      	str	r3, [sp, #0]
 8009e1c:	9307      	str	r3, [sp, #28]
 8009e1e:	461a      	mov	r2, r3
 8009e20:	920e      	str	r2, [sp, #56]	@ 0x38
 8009e22:	e00b      	b.n	8009e3c <_dtoa_r+0x254>
 8009e24:	2301      	movs	r3, #1
 8009e26:	e7f3      	b.n	8009e10 <_dtoa_r+0x228>
 8009e28:	2300      	movs	r3, #0
 8009e2a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e2e:	18fb      	adds	r3, r7, r3
 8009e30:	9300      	str	r3, [sp, #0]
 8009e32:	3301      	adds	r3, #1
 8009e34:	2b01      	cmp	r3, #1
 8009e36:	9307      	str	r3, [sp, #28]
 8009e38:	bfb8      	it	lt
 8009e3a:	2301      	movlt	r3, #1
 8009e3c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009e40:	2100      	movs	r1, #0
 8009e42:	2204      	movs	r2, #4
 8009e44:	f102 0514 	add.w	r5, r2, #20
 8009e48:	429d      	cmp	r5, r3
 8009e4a:	d91f      	bls.n	8009e8c <_dtoa_r+0x2a4>
 8009e4c:	6041      	str	r1, [r0, #4]
 8009e4e:	4658      	mov	r0, fp
 8009e50:	f000 fd8e 	bl	800a970 <_Balloc>
 8009e54:	4682      	mov	sl, r0
 8009e56:	2800      	cmp	r0, #0
 8009e58:	d13c      	bne.n	8009ed4 <_dtoa_r+0x2ec>
 8009e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8009ec8 <_dtoa_r+0x2e0>)
 8009e5c:	4602      	mov	r2, r0
 8009e5e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009e62:	e6d8      	b.n	8009c16 <_dtoa_r+0x2e>
 8009e64:	2301      	movs	r3, #1
 8009e66:	e7e0      	b.n	8009e2a <_dtoa_r+0x242>
 8009e68:	2401      	movs	r4, #1
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e6e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009e70:	f04f 33ff 	mov.w	r3, #4294967295
 8009e74:	9300      	str	r3, [sp, #0]
 8009e76:	9307      	str	r3, [sp, #28]
 8009e78:	2200      	movs	r2, #0
 8009e7a:	2312      	movs	r3, #18
 8009e7c:	e7d0      	b.n	8009e20 <_dtoa_r+0x238>
 8009e7e:	2301      	movs	r3, #1
 8009e80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e82:	e7f5      	b.n	8009e70 <_dtoa_r+0x288>
 8009e84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e86:	9300      	str	r3, [sp, #0]
 8009e88:	9307      	str	r3, [sp, #28]
 8009e8a:	e7d7      	b.n	8009e3c <_dtoa_r+0x254>
 8009e8c:	3101      	adds	r1, #1
 8009e8e:	0052      	lsls	r2, r2, #1
 8009e90:	e7d8      	b.n	8009e44 <_dtoa_r+0x25c>
 8009e92:	bf00      	nop
 8009e94:	f3af 8000 	nop.w
 8009e98:	636f4361 	.word	0x636f4361
 8009e9c:	3fd287a7 	.word	0x3fd287a7
 8009ea0:	8b60c8b3 	.word	0x8b60c8b3
 8009ea4:	3fc68a28 	.word	0x3fc68a28
 8009ea8:	509f79fb 	.word	0x509f79fb
 8009eac:	3fd34413 	.word	0x3fd34413
 8009eb0:	0800d26a 	.word	0x0800d26a
 8009eb4:	0800d281 	.word	0x0800d281
 8009eb8:	7ff00000 	.word	0x7ff00000
 8009ebc:	0800d235 	.word	0x0800d235
 8009ec0:	3ff80000 	.word	0x3ff80000
 8009ec4:	0800d378 	.word	0x0800d378
 8009ec8:	0800d2d9 	.word	0x0800d2d9
 8009ecc:	0800d266 	.word	0x0800d266
 8009ed0:	0800d234 	.word	0x0800d234
 8009ed4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009ed8:	6018      	str	r0, [r3, #0]
 8009eda:	9b07      	ldr	r3, [sp, #28]
 8009edc:	2b0e      	cmp	r3, #14
 8009ede:	f200 80a4 	bhi.w	800a02a <_dtoa_r+0x442>
 8009ee2:	2c00      	cmp	r4, #0
 8009ee4:	f000 80a1 	beq.w	800a02a <_dtoa_r+0x442>
 8009ee8:	2f00      	cmp	r7, #0
 8009eea:	dd33      	ble.n	8009f54 <_dtoa_r+0x36c>
 8009eec:	4bad      	ldr	r3, [pc, #692]	@ (800a1a4 <_dtoa_r+0x5bc>)
 8009eee:	f007 020f 	and.w	r2, r7, #15
 8009ef2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ef6:	ed93 7b00 	vldr	d7, [r3]
 8009efa:	05f8      	lsls	r0, r7, #23
 8009efc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009f00:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009f04:	d516      	bpl.n	8009f34 <_dtoa_r+0x34c>
 8009f06:	4ba8      	ldr	r3, [pc, #672]	@ (800a1a8 <_dtoa_r+0x5c0>)
 8009f08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f0c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009f10:	f7f6 fcc4 	bl	800089c <__aeabi_ddiv>
 8009f14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f18:	f004 040f 	and.w	r4, r4, #15
 8009f1c:	2603      	movs	r6, #3
 8009f1e:	4da2      	ldr	r5, [pc, #648]	@ (800a1a8 <_dtoa_r+0x5c0>)
 8009f20:	b954      	cbnz	r4, 8009f38 <_dtoa_r+0x350>
 8009f22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f2a:	f7f6 fcb7 	bl	800089c <__aeabi_ddiv>
 8009f2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f32:	e028      	b.n	8009f86 <_dtoa_r+0x39e>
 8009f34:	2602      	movs	r6, #2
 8009f36:	e7f2      	b.n	8009f1e <_dtoa_r+0x336>
 8009f38:	07e1      	lsls	r1, r4, #31
 8009f3a:	d508      	bpl.n	8009f4e <_dtoa_r+0x366>
 8009f3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009f40:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009f44:	f7f6 fb80 	bl	8000648 <__aeabi_dmul>
 8009f48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f4c:	3601      	adds	r6, #1
 8009f4e:	1064      	asrs	r4, r4, #1
 8009f50:	3508      	adds	r5, #8
 8009f52:	e7e5      	b.n	8009f20 <_dtoa_r+0x338>
 8009f54:	f000 80d2 	beq.w	800a0fc <_dtoa_r+0x514>
 8009f58:	427c      	negs	r4, r7
 8009f5a:	4b92      	ldr	r3, [pc, #584]	@ (800a1a4 <_dtoa_r+0x5bc>)
 8009f5c:	4d92      	ldr	r5, [pc, #584]	@ (800a1a8 <_dtoa_r+0x5c0>)
 8009f5e:	f004 020f 	and.w	r2, r4, #15
 8009f62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f6e:	f7f6 fb6b 	bl	8000648 <__aeabi_dmul>
 8009f72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f76:	1124      	asrs	r4, r4, #4
 8009f78:	2300      	movs	r3, #0
 8009f7a:	2602      	movs	r6, #2
 8009f7c:	2c00      	cmp	r4, #0
 8009f7e:	f040 80b2 	bne.w	800a0e6 <_dtoa_r+0x4fe>
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d1d3      	bne.n	8009f2e <_dtoa_r+0x346>
 8009f86:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009f88:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	f000 80b7 	beq.w	800a100 <_dtoa_r+0x518>
 8009f92:	4b86      	ldr	r3, [pc, #536]	@ (800a1ac <_dtoa_r+0x5c4>)
 8009f94:	2200      	movs	r2, #0
 8009f96:	4620      	mov	r0, r4
 8009f98:	4629      	mov	r1, r5
 8009f9a:	f7f6 fdc7 	bl	8000b2c <__aeabi_dcmplt>
 8009f9e:	2800      	cmp	r0, #0
 8009fa0:	f000 80ae 	beq.w	800a100 <_dtoa_r+0x518>
 8009fa4:	9b07      	ldr	r3, [sp, #28]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	f000 80aa 	beq.w	800a100 <_dtoa_r+0x518>
 8009fac:	9b00      	ldr	r3, [sp, #0]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	dd37      	ble.n	800a022 <_dtoa_r+0x43a>
 8009fb2:	1e7b      	subs	r3, r7, #1
 8009fb4:	9304      	str	r3, [sp, #16]
 8009fb6:	4620      	mov	r0, r4
 8009fb8:	4b7d      	ldr	r3, [pc, #500]	@ (800a1b0 <_dtoa_r+0x5c8>)
 8009fba:	2200      	movs	r2, #0
 8009fbc:	4629      	mov	r1, r5
 8009fbe:	f7f6 fb43 	bl	8000648 <__aeabi_dmul>
 8009fc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009fc6:	9c00      	ldr	r4, [sp, #0]
 8009fc8:	3601      	adds	r6, #1
 8009fca:	4630      	mov	r0, r6
 8009fcc:	f7f6 fad2 	bl	8000574 <__aeabi_i2d>
 8009fd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009fd4:	f7f6 fb38 	bl	8000648 <__aeabi_dmul>
 8009fd8:	4b76      	ldr	r3, [pc, #472]	@ (800a1b4 <_dtoa_r+0x5cc>)
 8009fda:	2200      	movs	r2, #0
 8009fdc:	f7f6 f97e 	bl	80002dc <__adddf3>
 8009fe0:	4605      	mov	r5, r0
 8009fe2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009fe6:	2c00      	cmp	r4, #0
 8009fe8:	f040 808d 	bne.w	800a106 <_dtoa_r+0x51e>
 8009fec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ff0:	4b71      	ldr	r3, [pc, #452]	@ (800a1b8 <_dtoa_r+0x5d0>)
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	f7f6 f970 	bl	80002d8 <__aeabi_dsub>
 8009ff8:	4602      	mov	r2, r0
 8009ffa:	460b      	mov	r3, r1
 8009ffc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a000:	462a      	mov	r2, r5
 800a002:	4633      	mov	r3, r6
 800a004:	f7f6 fdb0 	bl	8000b68 <__aeabi_dcmpgt>
 800a008:	2800      	cmp	r0, #0
 800a00a:	f040 828b 	bne.w	800a524 <_dtoa_r+0x93c>
 800a00e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a012:	462a      	mov	r2, r5
 800a014:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a018:	f7f6 fd88 	bl	8000b2c <__aeabi_dcmplt>
 800a01c:	2800      	cmp	r0, #0
 800a01e:	f040 8128 	bne.w	800a272 <_dtoa_r+0x68a>
 800a022:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a026:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a02a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	f2c0 815a 	blt.w	800a2e6 <_dtoa_r+0x6fe>
 800a032:	2f0e      	cmp	r7, #14
 800a034:	f300 8157 	bgt.w	800a2e6 <_dtoa_r+0x6fe>
 800a038:	4b5a      	ldr	r3, [pc, #360]	@ (800a1a4 <_dtoa_r+0x5bc>)
 800a03a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a03e:	ed93 7b00 	vldr	d7, [r3]
 800a042:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a044:	2b00      	cmp	r3, #0
 800a046:	ed8d 7b00 	vstr	d7, [sp]
 800a04a:	da03      	bge.n	800a054 <_dtoa_r+0x46c>
 800a04c:	9b07      	ldr	r3, [sp, #28]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	f340 8101 	ble.w	800a256 <_dtoa_r+0x66e>
 800a054:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a058:	4656      	mov	r6, sl
 800a05a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a05e:	4620      	mov	r0, r4
 800a060:	4629      	mov	r1, r5
 800a062:	f7f6 fc1b 	bl	800089c <__aeabi_ddiv>
 800a066:	f7f6 fd9f 	bl	8000ba8 <__aeabi_d2iz>
 800a06a:	4680      	mov	r8, r0
 800a06c:	f7f6 fa82 	bl	8000574 <__aeabi_i2d>
 800a070:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a074:	f7f6 fae8 	bl	8000648 <__aeabi_dmul>
 800a078:	4602      	mov	r2, r0
 800a07a:	460b      	mov	r3, r1
 800a07c:	4620      	mov	r0, r4
 800a07e:	4629      	mov	r1, r5
 800a080:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a084:	f7f6 f928 	bl	80002d8 <__aeabi_dsub>
 800a088:	f806 4b01 	strb.w	r4, [r6], #1
 800a08c:	9d07      	ldr	r5, [sp, #28]
 800a08e:	eba6 040a 	sub.w	r4, r6, sl
 800a092:	42a5      	cmp	r5, r4
 800a094:	4602      	mov	r2, r0
 800a096:	460b      	mov	r3, r1
 800a098:	f040 8117 	bne.w	800a2ca <_dtoa_r+0x6e2>
 800a09c:	f7f6 f91e 	bl	80002dc <__adddf3>
 800a0a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a0a4:	4604      	mov	r4, r0
 800a0a6:	460d      	mov	r5, r1
 800a0a8:	f7f6 fd5e 	bl	8000b68 <__aeabi_dcmpgt>
 800a0ac:	2800      	cmp	r0, #0
 800a0ae:	f040 80f9 	bne.w	800a2a4 <_dtoa_r+0x6bc>
 800a0b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a0b6:	4620      	mov	r0, r4
 800a0b8:	4629      	mov	r1, r5
 800a0ba:	f7f6 fd2d 	bl	8000b18 <__aeabi_dcmpeq>
 800a0be:	b118      	cbz	r0, 800a0c8 <_dtoa_r+0x4e0>
 800a0c0:	f018 0f01 	tst.w	r8, #1
 800a0c4:	f040 80ee 	bne.w	800a2a4 <_dtoa_r+0x6bc>
 800a0c8:	4649      	mov	r1, r9
 800a0ca:	4658      	mov	r0, fp
 800a0cc:	f000 fc90 	bl	800a9f0 <_Bfree>
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	7033      	strb	r3, [r6, #0]
 800a0d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a0d6:	3701      	adds	r7, #1
 800a0d8:	601f      	str	r7, [r3, #0]
 800a0da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	f000 831d 	beq.w	800a71c <_dtoa_r+0xb34>
 800a0e2:	601e      	str	r6, [r3, #0]
 800a0e4:	e31a      	b.n	800a71c <_dtoa_r+0xb34>
 800a0e6:	07e2      	lsls	r2, r4, #31
 800a0e8:	d505      	bpl.n	800a0f6 <_dtoa_r+0x50e>
 800a0ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a0ee:	f7f6 faab 	bl	8000648 <__aeabi_dmul>
 800a0f2:	3601      	adds	r6, #1
 800a0f4:	2301      	movs	r3, #1
 800a0f6:	1064      	asrs	r4, r4, #1
 800a0f8:	3508      	adds	r5, #8
 800a0fa:	e73f      	b.n	8009f7c <_dtoa_r+0x394>
 800a0fc:	2602      	movs	r6, #2
 800a0fe:	e742      	b.n	8009f86 <_dtoa_r+0x39e>
 800a100:	9c07      	ldr	r4, [sp, #28]
 800a102:	9704      	str	r7, [sp, #16]
 800a104:	e761      	b.n	8009fca <_dtoa_r+0x3e2>
 800a106:	4b27      	ldr	r3, [pc, #156]	@ (800a1a4 <_dtoa_r+0x5bc>)
 800a108:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a10a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a10e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a112:	4454      	add	r4, sl
 800a114:	2900      	cmp	r1, #0
 800a116:	d053      	beq.n	800a1c0 <_dtoa_r+0x5d8>
 800a118:	4928      	ldr	r1, [pc, #160]	@ (800a1bc <_dtoa_r+0x5d4>)
 800a11a:	2000      	movs	r0, #0
 800a11c:	f7f6 fbbe 	bl	800089c <__aeabi_ddiv>
 800a120:	4633      	mov	r3, r6
 800a122:	462a      	mov	r2, r5
 800a124:	f7f6 f8d8 	bl	80002d8 <__aeabi_dsub>
 800a128:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a12c:	4656      	mov	r6, sl
 800a12e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a132:	f7f6 fd39 	bl	8000ba8 <__aeabi_d2iz>
 800a136:	4605      	mov	r5, r0
 800a138:	f7f6 fa1c 	bl	8000574 <__aeabi_i2d>
 800a13c:	4602      	mov	r2, r0
 800a13e:	460b      	mov	r3, r1
 800a140:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a144:	f7f6 f8c8 	bl	80002d8 <__aeabi_dsub>
 800a148:	3530      	adds	r5, #48	@ 0x30
 800a14a:	4602      	mov	r2, r0
 800a14c:	460b      	mov	r3, r1
 800a14e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a152:	f806 5b01 	strb.w	r5, [r6], #1
 800a156:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a15a:	f7f6 fce7 	bl	8000b2c <__aeabi_dcmplt>
 800a15e:	2800      	cmp	r0, #0
 800a160:	d171      	bne.n	800a246 <_dtoa_r+0x65e>
 800a162:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a166:	4911      	ldr	r1, [pc, #68]	@ (800a1ac <_dtoa_r+0x5c4>)
 800a168:	2000      	movs	r0, #0
 800a16a:	f7f6 f8b5 	bl	80002d8 <__aeabi_dsub>
 800a16e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a172:	f7f6 fcdb 	bl	8000b2c <__aeabi_dcmplt>
 800a176:	2800      	cmp	r0, #0
 800a178:	f040 8095 	bne.w	800a2a6 <_dtoa_r+0x6be>
 800a17c:	42a6      	cmp	r6, r4
 800a17e:	f43f af50 	beq.w	800a022 <_dtoa_r+0x43a>
 800a182:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a186:	4b0a      	ldr	r3, [pc, #40]	@ (800a1b0 <_dtoa_r+0x5c8>)
 800a188:	2200      	movs	r2, #0
 800a18a:	f7f6 fa5d 	bl	8000648 <__aeabi_dmul>
 800a18e:	4b08      	ldr	r3, [pc, #32]	@ (800a1b0 <_dtoa_r+0x5c8>)
 800a190:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a194:	2200      	movs	r2, #0
 800a196:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a19a:	f7f6 fa55 	bl	8000648 <__aeabi_dmul>
 800a19e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1a2:	e7c4      	b.n	800a12e <_dtoa_r+0x546>
 800a1a4:	0800d378 	.word	0x0800d378
 800a1a8:	0800d350 	.word	0x0800d350
 800a1ac:	3ff00000 	.word	0x3ff00000
 800a1b0:	40240000 	.word	0x40240000
 800a1b4:	401c0000 	.word	0x401c0000
 800a1b8:	40140000 	.word	0x40140000
 800a1bc:	3fe00000 	.word	0x3fe00000
 800a1c0:	4631      	mov	r1, r6
 800a1c2:	4628      	mov	r0, r5
 800a1c4:	f7f6 fa40 	bl	8000648 <__aeabi_dmul>
 800a1c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a1cc:	9415      	str	r4, [sp, #84]	@ 0x54
 800a1ce:	4656      	mov	r6, sl
 800a1d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1d4:	f7f6 fce8 	bl	8000ba8 <__aeabi_d2iz>
 800a1d8:	4605      	mov	r5, r0
 800a1da:	f7f6 f9cb 	bl	8000574 <__aeabi_i2d>
 800a1de:	4602      	mov	r2, r0
 800a1e0:	460b      	mov	r3, r1
 800a1e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1e6:	f7f6 f877 	bl	80002d8 <__aeabi_dsub>
 800a1ea:	3530      	adds	r5, #48	@ 0x30
 800a1ec:	f806 5b01 	strb.w	r5, [r6], #1
 800a1f0:	4602      	mov	r2, r0
 800a1f2:	460b      	mov	r3, r1
 800a1f4:	42a6      	cmp	r6, r4
 800a1f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a1fa:	f04f 0200 	mov.w	r2, #0
 800a1fe:	d124      	bne.n	800a24a <_dtoa_r+0x662>
 800a200:	4bac      	ldr	r3, [pc, #688]	@ (800a4b4 <_dtoa_r+0x8cc>)
 800a202:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a206:	f7f6 f869 	bl	80002dc <__adddf3>
 800a20a:	4602      	mov	r2, r0
 800a20c:	460b      	mov	r3, r1
 800a20e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a212:	f7f6 fca9 	bl	8000b68 <__aeabi_dcmpgt>
 800a216:	2800      	cmp	r0, #0
 800a218:	d145      	bne.n	800a2a6 <_dtoa_r+0x6be>
 800a21a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a21e:	49a5      	ldr	r1, [pc, #660]	@ (800a4b4 <_dtoa_r+0x8cc>)
 800a220:	2000      	movs	r0, #0
 800a222:	f7f6 f859 	bl	80002d8 <__aeabi_dsub>
 800a226:	4602      	mov	r2, r0
 800a228:	460b      	mov	r3, r1
 800a22a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a22e:	f7f6 fc7d 	bl	8000b2c <__aeabi_dcmplt>
 800a232:	2800      	cmp	r0, #0
 800a234:	f43f aef5 	beq.w	800a022 <_dtoa_r+0x43a>
 800a238:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a23a:	1e73      	subs	r3, r6, #1
 800a23c:	9315      	str	r3, [sp, #84]	@ 0x54
 800a23e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a242:	2b30      	cmp	r3, #48	@ 0x30
 800a244:	d0f8      	beq.n	800a238 <_dtoa_r+0x650>
 800a246:	9f04      	ldr	r7, [sp, #16]
 800a248:	e73e      	b.n	800a0c8 <_dtoa_r+0x4e0>
 800a24a:	4b9b      	ldr	r3, [pc, #620]	@ (800a4b8 <_dtoa_r+0x8d0>)
 800a24c:	f7f6 f9fc 	bl	8000648 <__aeabi_dmul>
 800a250:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a254:	e7bc      	b.n	800a1d0 <_dtoa_r+0x5e8>
 800a256:	d10c      	bne.n	800a272 <_dtoa_r+0x68a>
 800a258:	4b98      	ldr	r3, [pc, #608]	@ (800a4bc <_dtoa_r+0x8d4>)
 800a25a:	2200      	movs	r2, #0
 800a25c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a260:	f7f6 f9f2 	bl	8000648 <__aeabi_dmul>
 800a264:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a268:	f7f6 fc74 	bl	8000b54 <__aeabi_dcmpge>
 800a26c:	2800      	cmp	r0, #0
 800a26e:	f000 8157 	beq.w	800a520 <_dtoa_r+0x938>
 800a272:	2400      	movs	r4, #0
 800a274:	4625      	mov	r5, r4
 800a276:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a278:	43db      	mvns	r3, r3
 800a27a:	9304      	str	r3, [sp, #16]
 800a27c:	4656      	mov	r6, sl
 800a27e:	2700      	movs	r7, #0
 800a280:	4621      	mov	r1, r4
 800a282:	4658      	mov	r0, fp
 800a284:	f000 fbb4 	bl	800a9f0 <_Bfree>
 800a288:	2d00      	cmp	r5, #0
 800a28a:	d0dc      	beq.n	800a246 <_dtoa_r+0x65e>
 800a28c:	b12f      	cbz	r7, 800a29a <_dtoa_r+0x6b2>
 800a28e:	42af      	cmp	r7, r5
 800a290:	d003      	beq.n	800a29a <_dtoa_r+0x6b2>
 800a292:	4639      	mov	r1, r7
 800a294:	4658      	mov	r0, fp
 800a296:	f000 fbab 	bl	800a9f0 <_Bfree>
 800a29a:	4629      	mov	r1, r5
 800a29c:	4658      	mov	r0, fp
 800a29e:	f000 fba7 	bl	800a9f0 <_Bfree>
 800a2a2:	e7d0      	b.n	800a246 <_dtoa_r+0x65e>
 800a2a4:	9704      	str	r7, [sp, #16]
 800a2a6:	4633      	mov	r3, r6
 800a2a8:	461e      	mov	r6, r3
 800a2aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a2ae:	2a39      	cmp	r2, #57	@ 0x39
 800a2b0:	d107      	bne.n	800a2c2 <_dtoa_r+0x6da>
 800a2b2:	459a      	cmp	sl, r3
 800a2b4:	d1f8      	bne.n	800a2a8 <_dtoa_r+0x6c0>
 800a2b6:	9a04      	ldr	r2, [sp, #16]
 800a2b8:	3201      	adds	r2, #1
 800a2ba:	9204      	str	r2, [sp, #16]
 800a2bc:	2230      	movs	r2, #48	@ 0x30
 800a2be:	f88a 2000 	strb.w	r2, [sl]
 800a2c2:	781a      	ldrb	r2, [r3, #0]
 800a2c4:	3201      	adds	r2, #1
 800a2c6:	701a      	strb	r2, [r3, #0]
 800a2c8:	e7bd      	b.n	800a246 <_dtoa_r+0x65e>
 800a2ca:	4b7b      	ldr	r3, [pc, #492]	@ (800a4b8 <_dtoa_r+0x8d0>)
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	f7f6 f9bb 	bl	8000648 <__aeabi_dmul>
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	4604      	mov	r4, r0
 800a2d8:	460d      	mov	r5, r1
 800a2da:	f7f6 fc1d 	bl	8000b18 <__aeabi_dcmpeq>
 800a2de:	2800      	cmp	r0, #0
 800a2e0:	f43f aebb 	beq.w	800a05a <_dtoa_r+0x472>
 800a2e4:	e6f0      	b.n	800a0c8 <_dtoa_r+0x4e0>
 800a2e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a2e8:	2a00      	cmp	r2, #0
 800a2ea:	f000 80db 	beq.w	800a4a4 <_dtoa_r+0x8bc>
 800a2ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a2f0:	2a01      	cmp	r2, #1
 800a2f2:	f300 80bf 	bgt.w	800a474 <_dtoa_r+0x88c>
 800a2f6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a2f8:	2a00      	cmp	r2, #0
 800a2fa:	f000 80b7 	beq.w	800a46c <_dtoa_r+0x884>
 800a2fe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a302:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a304:	4646      	mov	r6, r8
 800a306:	9a08      	ldr	r2, [sp, #32]
 800a308:	2101      	movs	r1, #1
 800a30a:	441a      	add	r2, r3
 800a30c:	4658      	mov	r0, fp
 800a30e:	4498      	add	r8, r3
 800a310:	9208      	str	r2, [sp, #32]
 800a312:	f000 fc6b 	bl	800abec <__i2b>
 800a316:	4605      	mov	r5, r0
 800a318:	b15e      	cbz	r6, 800a332 <_dtoa_r+0x74a>
 800a31a:	9b08      	ldr	r3, [sp, #32]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	dd08      	ble.n	800a332 <_dtoa_r+0x74a>
 800a320:	42b3      	cmp	r3, r6
 800a322:	9a08      	ldr	r2, [sp, #32]
 800a324:	bfa8      	it	ge
 800a326:	4633      	movge	r3, r6
 800a328:	eba8 0803 	sub.w	r8, r8, r3
 800a32c:	1af6      	subs	r6, r6, r3
 800a32e:	1ad3      	subs	r3, r2, r3
 800a330:	9308      	str	r3, [sp, #32]
 800a332:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a334:	b1f3      	cbz	r3, 800a374 <_dtoa_r+0x78c>
 800a336:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a338:	2b00      	cmp	r3, #0
 800a33a:	f000 80b7 	beq.w	800a4ac <_dtoa_r+0x8c4>
 800a33e:	b18c      	cbz	r4, 800a364 <_dtoa_r+0x77c>
 800a340:	4629      	mov	r1, r5
 800a342:	4622      	mov	r2, r4
 800a344:	4658      	mov	r0, fp
 800a346:	f000 fd11 	bl	800ad6c <__pow5mult>
 800a34a:	464a      	mov	r2, r9
 800a34c:	4601      	mov	r1, r0
 800a34e:	4605      	mov	r5, r0
 800a350:	4658      	mov	r0, fp
 800a352:	f000 fc61 	bl	800ac18 <__multiply>
 800a356:	4649      	mov	r1, r9
 800a358:	9004      	str	r0, [sp, #16]
 800a35a:	4658      	mov	r0, fp
 800a35c:	f000 fb48 	bl	800a9f0 <_Bfree>
 800a360:	9b04      	ldr	r3, [sp, #16]
 800a362:	4699      	mov	r9, r3
 800a364:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a366:	1b1a      	subs	r2, r3, r4
 800a368:	d004      	beq.n	800a374 <_dtoa_r+0x78c>
 800a36a:	4649      	mov	r1, r9
 800a36c:	4658      	mov	r0, fp
 800a36e:	f000 fcfd 	bl	800ad6c <__pow5mult>
 800a372:	4681      	mov	r9, r0
 800a374:	2101      	movs	r1, #1
 800a376:	4658      	mov	r0, fp
 800a378:	f000 fc38 	bl	800abec <__i2b>
 800a37c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a37e:	4604      	mov	r4, r0
 800a380:	2b00      	cmp	r3, #0
 800a382:	f000 81cf 	beq.w	800a724 <_dtoa_r+0xb3c>
 800a386:	461a      	mov	r2, r3
 800a388:	4601      	mov	r1, r0
 800a38a:	4658      	mov	r0, fp
 800a38c:	f000 fcee 	bl	800ad6c <__pow5mult>
 800a390:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a392:	2b01      	cmp	r3, #1
 800a394:	4604      	mov	r4, r0
 800a396:	f300 8095 	bgt.w	800a4c4 <_dtoa_r+0x8dc>
 800a39a:	9b02      	ldr	r3, [sp, #8]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	f040 8087 	bne.w	800a4b0 <_dtoa_r+0x8c8>
 800a3a2:	9b03      	ldr	r3, [sp, #12]
 800a3a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	f040 8089 	bne.w	800a4c0 <_dtoa_r+0x8d8>
 800a3ae:	9b03      	ldr	r3, [sp, #12]
 800a3b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a3b4:	0d1b      	lsrs	r3, r3, #20
 800a3b6:	051b      	lsls	r3, r3, #20
 800a3b8:	b12b      	cbz	r3, 800a3c6 <_dtoa_r+0x7de>
 800a3ba:	9b08      	ldr	r3, [sp, #32]
 800a3bc:	3301      	adds	r3, #1
 800a3be:	9308      	str	r3, [sp, #32]
 800a3c0:	f108 0801 	add.w	r8, r8, #1
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a3c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	f000 81b0 	beq.w	800a730 <_dtoa_r+0xb48>
 800a3d0:	6923      	ldr	r3, [r4, #16]
 800a3d2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a3d6:	6918      	ldr	r0, [r3, #16]
 800a3d8:	f000 fbbc 	bl	800ab54 <__hi0bits>
 800a3dc:	f1c0 0020 	rsb	r0, r0, #32
 800a3e0:	9b08      	ldr	r3, [sp, #32]
 800a3e2:	4418      	add	r0, r3
 800a3e4:	f010 001f 	ands.w	r0, r0, #31
 800a3e8:	d077      	beq.n	800a4da <_dtoa_r+0x8f2>
 800a3ea:	f1c0 0320 	rsb	r3, r0, #32
 800a3ee:	2b04      	cmp	r3, #4
 800a3f0:	dd6b      	ble.n	800a4ca <_dtoa_r+0x8e2>
 800a3f2:	9b08      	ldr	r3, [sp, #32]
 800a3f4:	f1c0 001c 	rsb	r0, r0, #28
 800a3f8:	4403      	add	r3, r0
 800a3fa:	4480      	add	r8, r0
 800a3fc:	4406      	add	r6, r0
 800a3fe:	9308      	str	r3, [sp, #32]
 800a400:	f1b8 0f00 	cmp.w	r8, #0
 800a404:	dd05      	ble.n	800a412 <_dtoa_r+0x82a>
 800a406:	4649      	mov	r1, r9
 800a408:	4642      	mov	r2, r8
 800a40a:	4658      	mov	r0, fp
 800a40c:	f000 fd08 	bl	800ae20 <__lshift>
 800a410:	4681      	mov	r9, r0
 800a412:	9b08      	ldr	r3, [sp, #32]
 800a414:	2b00      	cmp	r3, #0
 800a416:	dd05      	ble.n	800a424 <_dtoa_r+0x83c>
 800a418:	4621      	mov	r1, r4
 800a41a:	461a      	mov	r2, r3
 800a41c:	4658      	mov	r0, fp
 800a41e:	f000 fcff 	bl	800ae20 <__lshift>
 800a422:	4604      	mov	r4, r0
 800a424:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a426:	2b00      	cmp	r3, #0
 800a428:	d059      	beq.n	800a4de <_dtoa_r+0x8f6>
 800a42a:	4621      	mov	r1, r4
 800a42c:	4648      	mov	r0, r9
 800a42e:	f000 fd63 	bl	800aef8 <__mcmp>
 800a432:	2800      	cmp	r0, #0
 800a434:	da53      	bge.n	800a4de <_dtoa_r+0x8f6>
 800a436:	1e7b      	subs	r3, r7, #1
 800a438:	9304      	str	r3, [sp, #16]
 800a43a:	4649      	mov	r1, r9
 800a43c:	2300      	movs	r3, #0
 800a43e:	220a      	movs	r2, #10
 800a440:	4658      	mov	r0, fp
 800a442:	f000 faf7 	bl	800aa34 <__multadd>
 800a446:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a448:	4681      	mov	r9, r0
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	f000 8172 	beq.w	800a734 <_dtoa_r+0xb4c>
 800a450:	2300      	movs	r3, #0
 800a452:	4629      	mov	r1, r5
 800a454:	220a      	movs	r2, #10
 800a456:	4658      	mov	r0, fp
 800a458:	f000 faec 	bl	800aa34 <__multadd>
 800a45c:	9b00      	ldr	r3, [sp, #0]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	4605      	mov	r5, r0
 800a462:	dc67      	bgt.n	800a534 <_dtoa_r+0x94c>
 800a464:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a466:	2b02      	cmp	r3, #2
 800a468:	dc41      	bgt.n	800a4ee <_dtoa_r+0x906>
 800a46a:	e063      	b.n	800a534 <_dtoa_r+0x94c>
 800a46c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a46e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a472:	e746      	b.n	800a302 <_dtoa_r+0x71a>
 800a474:	9b07      	ldr	r3, [sp, #28]
 800a476:	1e5c      	subs	r4, r3, #1
 800a478:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a47a:	42a3      	cmp	r3, r4
 800a47c:	bfbf      	itttt	lt
 800a47e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a480:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a482:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a484:	1ae3      	sublt	r3, r4, r3
 800a486:	bfb4      	ite	lt
 800a488:	18d2      	addlt	r2, r2, r3
 800a48a:	1b1c      	subge	r4, r3, r4
 800a48c:	9b07      	ldr	r3, [sp, #28]
 800a48e:	bfbc      	itt	lt
 800a490:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a492:	2400      	movlt	r4, #0
 800a494:	2b00      	cmp	r3, #0
 800a496:	bfb5      	itete	lt
 800a498:	eba8 0603 	sublt.w	r6, r8, r3
 800a49c:	9b07      	ldrge	r3, [sp, #28]
 800a49e:	2300      	movlt	r3, #0
 800a4a0:	4646      	movge	r6, r8
 800a4a2:	e730      	b.n	800a306 <_dtoa_r+0x71e>
 800a4a4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a4a6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a4a8:	4646      	mov	r6, r8
 800a4aa:	e735      	b.n	800a318 <_dtoa_r+0x730>
 800a4ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a4ae:	e75c      	b.n	800a36a <_dtoa_r+0x782>
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	e788      	b.n	800a3c6 <_dtoa_r+0x7de>
 800a4b4:	3fe00000 	.word	0x3fe00000
 800a4b8:	40240000 	.word	0x40240000
 800a4bc:	40140000 	.word	0x40140000
 800a4c0:	9b02      	ldr	r3, [sp, #8]
 800a4c2:	e780      	b.n	800a3c6 <_dtoa_r+0x7de>
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a4c8:	e782      	b.n	800a3d0 <_dtoa_r+0x7e8>
 800a4ca:	d099      	beq.n	800a400 <_dtoa_r+0x818>
 800a4cc:	9a08      	ldr	r2, [sp, #32]
 800a4ce:	331c      	adds	r3, #28
 800a4d0:	441a      	add	r2, r3
 800a4d2:	4498      	add	r8, r3
 800a4d4:	441e      	add	r6, r3
 800a4d6:	9208      	str	r2, [sp, #32]
 800a4d8:	e792      	b.n	800a400 <_dtoa_r+0x818>
 800a4da:	4603      	mov	r3, r0
 800a4dc:	e7f6      	b.n	800a4cc <_dtoa_r+0x8e4>
 800a4de:	9b07      	ldr	r3, [sp, #28]
 800a4e0:	9704      	str	r7, [sp, #16]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	dc20      	bgt.n	800a528 <_dtoa_r+0x940>
 800a4e6:	9300      	str	r3, [sp, #0]
 800a4e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4ea:	2b02      	cmp	r3, #2
 800a4ec:	dd1e      	ble.n	800a52c <_dtoa_r+0x944>
 800a4ee:	9b00      	ldr	r3, [sp, #0]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	f47f aec0 	bne.w	800a276 <_dtoa_r+0x68e>
 800a4f6:	4621      	mov	r1, r4
 800a4f8:	2205      	movs	r2, #5
 800a4fa:	4658      	mov	r0, fp
 800a4fc:	f000 fa9a 	bl	800aa34 <__multadd>
 800a500:	4601      	mov	r1, r0
 800a502:	4604      	mov	r4, r0
 800a504:	4648      	mov	r0, r9
 800a506:	f000 fcf7 	bl	800aef8 <__mcmp>
 800a50a:	2800      	cmp	r0, #0
 800a50c:	f77f aeb3 	ble.w	800a276 <_dtoa_r+0x68e>
 800a510:	4656      	mov	r6, sl
 800a512:	2331      	movs	r3, #49	@ 0x31
 800a514:	f806 3b01 	strb.w	r3, [r6], #1
 800a518:	9b04      	ldr	r3, [sp, #16]
 800a51a:	3301      	adds	r3, #1
 800a51c:	9304      	str	r3, [sp, #16]
 800a51e:	e6ae      	b.n	800a27e <_dtoa_r+0x696>
 800a520:	9c07      	ldr	r4, [sp, #28]
 800a522:	9704      	str	r7, [sp, #16]
 800a524:	4625      	mov	r5, r4
 800a526:	e7f3      	b.n	800a510 <_dtoa_r+0x928>
 800a528:	9b07      	ldr	r3, [sp, #28]
 800a52a:	9300      	str	r3, [sp, #0]
 800a52c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a52e:	2b00      	cmp	r3, #0
 800a530:	f000 8104 	beq.w	800a73c <_dtoa_r+0xb54>
 800a534:	2e00      	cmp	r6, #0
 800a536:	dd05      	ble.n	800a544 <_dtoa_r+0x95c>
 800a538:	4629      	mov	r1, r5
 800a53a:	4632      	mov	r2, r6
 800a53c:	4658      	mov	r0, fp
 800a53e:	f000 fc6f 	bl	800ae20 <__lshift>
 800a542:	4605      	mov	r5, r0
 800a544:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a546:	2b00      	cmp	r3, #0
 800a548:	d05a      	beq.n	800a600 <_dtoa_r+0xa18>
 800a54a:	6869      	ldr	r1, [r5, #4]
 800a54c:	4658      	mov	r0, fp
 800a54e:	f000 fa0f 	bl	800a970 <_Balloc>
 800a552:	4606      	mov	r6, r0
 800a554:	b928      	cbnz	r0, 800a562 <_dtoa_r+0x97a>
 800a556:	4b84      	ldr	r3, [pc, #528]	@ (800a768 <_dtoa_r+0xb80>)
 800a558:	4602      	mov	r2, r0
 800a55a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a55e:	f7ff bb5a 	b.w	8009c16 <_dtoa_r+0x2e>
 800a562:	692a      	ldr	r2, [r5, #16]
 800a564:	3202      	adds	r2, #2
 800a566:	0092      	lsls	r2, r2, #2
 800a568:	f105 010c 	add.w	r1, r5, #12
 800a56c:	300c      	adds	r0, #12
 800a56e:	f7ff fa9c 	bl	8009aaa <memcpy>
 800a572:	2201      	movs	r2, #1
 800a574:	4631      	mov	r1, r6
 800a576:	4658      	mov	r0, fp
 800a578:	f000 fc52 	bl	800ae20 <__lshift>
 800a57c:	f10a 0301 	add.w	r3, sl, #1
 800a580:	9307      	str	r3, [sp, #28]
 800a582:	9b00      	ldr	r3, [sp, #0]
 800a584:	4453      	add	r3, sl
 800a586:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a588:	9b02      	ldr	r3, [sp, #8]
 800a58a:	f003 0301 	and.w	r3, r3, #1
 800a58e:	462f      	mov	r7, r5
 800a590:	930a      	str	r3, [sp, #40]	@ 0x28
 800a592:	4605      	mov	r5, r0
 800a594:	9b07      	ldr	r3, [sp, #28]
 800a596:	4621      	mov	r1, r4
 800a598:	3b01      	subs	r3, #1
 800a59a:	4648      	mov	r0, r9
 800a59c:	9300      	str	r3, [sp, #0]
 800a59e:	f7ff fa99 	bl	8009ad4 <quorem>
 800a5a2:	4639      	mov	r1, r7
 800a5a4:	9002      	str	r0, [sp, #8]
 800a5a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a5aa:	4648      	mov	r0, r9
 800a5ac:	f000 fca4 	bl	800aef8 <__mcmp>
 800a5b0:	462a      	mov	r2, r5
 800a5b2:	9008      	str	r0, [sp, #32]
 800a5b4:	4621      	mov	r1, r4
 800a5b6:	4658      	mov	r0, fp
 800a5b8:	f000 fcba 	bl	800af30 <__mdiff>
 800a5bc:	68c2      	ldr	r2, [r0, #12]
 800a5be:	4606      	mov	r6, r0
 800a5c0:	bb02      	cbnz	r2, 800a604 <_dtoa_r+0xa1c>
 800a5c2:	4601      	mov	r1, r0
 800a5c4:	4648      	mov	r0, r9
 800a5c6:	f000 fc97 	bl	800aef8 <__mcmp>
 800a5ca:	4602      	mov	r2, r0
 800a5cc:	4631      	mov	r1, r6
 800a5ce:	4658      	mov	r0, fp
 800a5d0:	920e      	str	r2, [sp, #56]	@ 0x38
 800a5d2:	f000 fa0d 	bl	800a9f0 <_Bfree>
 800a5d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a5da:	9e07      	ldr	r6, [sp, #28]
 800a5dc:	ea43 0102 	orr.w	r1, r3, r2
 800a5e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5e2:	4319      	orrs	r1, r3
 800a5e4:	d110      	bne.n	800a608 <_dtoa_r+0xa20>
 800a5e6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a5ea:	d029      	beq.n	800a640 <_dtoa_r+0xa58>
 800a5ec:	9b08      	ldr	r3, [sp, #32]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	dd02      	ble.n	800a5f8 <_dtoa_r+0xa10>
 800a5f2:	9b02      	ldr	r3, [sp, #8]
 800a5f4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a5f8:	9b00      	ldr	r3, [sp, #0]
 800a5fa:	f883 8000 	strb.w	r8, [r3]
 800a5fe:	e63f      	b.n	800a280 <_dtoa_r+0x698>
 800a600:	4628      	mov	r0, r5
 800a602:	e7bb      	b.n	800a57c <_dtoa_r+0x994>
 800a604:	2201      	movs	r2, #1
 800a606:	e7e1      	b.n	800a5cc <_dtoa_r+0x9e4>
 800a608:	9b08      	ldr	r3, [sp, #32]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	db04      	blt.n	800a618 <_dtoa_r+0xa30>
 800a60e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a610:	430b      	orrs	r3, r1
 800a612:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a614:	430b      	orrs	r3, r1
 800a616:	d120      	bne.n	800a65a <_dtoa_r+0xa72>
 800a618:	2a00      	cmp	r2, #0
 800a61a:	dded      	ble.n	800a5f8 <_dtoa_r+0xa10>
 800a61c:	4649      	mov	r1, r9
 800a61e:	2201      	movs	r2, #1
 800a620:	4658      	mov	r0, fp
 800a622:	f000 fbfd 	bl	800ae20 <__lshift>
 800a626:	4621      	mov	r1, r4
 800a628:	4681      	mov	r9, r0
 800a62a:	f000 fc65 	bl	800aef8 <__mcmp>
 800a62e:	2800      	cmp	r0, #0
 800a630:	dc03      	bgt.n	800a63a <_dtoa_r+0xa52>
 800a632:	d1e1      	bne.n	800a5f8 <_dtoa_r+0xa10>
 800a634:	f018 0f01 	tst.w	r8, #1
 800a638:	d0de      	beq.n	800a5f8 <_dtoa_r+0xa10>
 800a63a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a63e:	d1d8      	bne.n	800a5f2 <_dtoa_r+0xa0a>
 800a640:	9a00      	ldr	r2, [sp, #0]
 800a642:	2339      	movs	r3, #57	@ 0x39
 800a644:	7013      	strb	r3, [r2, #0]
 800a646:	4633      	mov	r3, r6
 800a648:	461e      	mov	r6, r3
 800a64a:	3b01      	subs	r3, #1
 800a64c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a650:	2a39      	cmp	r2, #57	@ 0x39
 800a652:	d052      	beq.n	800a6fa <_dtoa_r+0xb12>
 800a654:	3201      	adds	r2, #1
 800a656:	701a      	strb	r2, [r3, #0]
 800a658:	e612      	b.n	800a280 <_dtoa_r+0x698>
 800a65a:	2a00      	cmp	r2, #0
 800a65c:	dd07      	ble.n	800a66e <_dtoa_r+0xa86>
 800a65e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a662:	d0ed      	beq.n	800a640 <_dtoa_r+0xa58>
 800a664:	9a00      	ldr	r2, [sp, #0]
 800a666:	f108 0301 	add.w	r3, r8, #1
 800a66a:	7013      	strb	r3, [r2, #0]
 800a66c:	e608      	b.n	800a280 <_dtoa_r+0x698>
 800a66e:	9b07      	ldr	r3, [sp, #28]
 800a670:	9a07      	ldr	r2, [sp, #28]
 800a672:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a676:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a678:	4293      	cmp	r3, r2
 800a67a:	d028      	beq.n	800a6ce <_dtoa_r+0xae6>
 800a67c:	4649      	mov	r1, r9
 800a67e:	2300      	movs	r3, #0
 800a680:	220a      	movs	r2, #10
 800a682:	4658      	mov	r0, fp
 800a684:	f000 f9d6 	bl	800aa34 <__multadd>
 800a688:	42af      	cmp	r7, r5
 800a68a:	4681      	mov	r9, r0
 800a68c:	f04f 0300 	mov.w	r3, #0
 800a690:	f04f 020a 	mov.w	r2, #10
 800a694:	4639      	mov	r1, r7
 800a696:	4658      	mov	r0, fp
 800a698:	d107      	bne.n	800a6aa <_dtoa_r+0xac2>
 800a69a:	f000 f9cb 	bl	800aa34 <__multadd>
 800a69e:	4607      	mov	r7, r0
 800a6a0:	4605      	mov	r5, r0
 800a6a2:	9b07      	ldr	r3, [sp, #28]
 800a6a4:	3301      	adds	r3, #1
 800a6a6:	9307      	str	r3, [sp, #28]
 800a6a8:	e774      	b.n	800a594 <_dtoa_r+0x9ac>
 800a6aa:	f000 f9c3 	bl	800aa34 <__multadd>
 800a6ae:	4629      	mov	r1, r5
 800a6b0:	4607      	mov	r7, r0
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	220a      	movs	r2, #10
 800a6b6:	4658      	mov	r0, fp
 800a6b8:	f000 f9bc 	bl	800aa34 <__multadd>
 800a6bc:	4605      	mov	r5, r0
 800a6be:	e7f0      	b.n	800a6a2 <_dtoa_r+0xaba>
 800a6c0:	9b00      	ldr	r3, [sp, #0]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	bfcc      	ite	gt
 800a6c6:	461e      	movgt	r6, r3
 800a6c8:	2601      	movle	r6, #1
 800a6ca:	4456      	add	r6, sl
 800a6cc:	2700      	movs	r7, #0
 800a6ce:	4649      	mov	r1, r9
 800a6d0:	2201      	movs	r2, #1
 800a6d2:	4658      	mov	r0, fp
 800a6d4:	f000 fba4 	bl	800ae20 <__lshift>
 800a6d8:	4621      	mov	r1, r4
 800a6da:	4681      	mov	r9, r0
 800a6dc:	f000 fc0c 	bl	800aef8 <__mcmp>
 800a6e0:	2800      	cmp	r0, #0
 800a6e2:	dcb0      	bgt.n	800a646 <_dtoa_r+0xa5e>
 800a6e4:	d102      	bne.n	800a6ec <_dtoa_r+0xb04>
 800a6e6:	f018 0f01 	tst.w	r8, #1
 800a6ea:	d1ac      	bne.n	800a646 <_dtoa_r+0xa5e>
 800a6ec:	4633      	mov	r3, r6
 800a6ee:	461e      	mov	r6, r3
 800a6f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a6f4:	2a30      	cmp	r2, #48	@ 0x30
 800a6f6:	d0fa      	beq.n	800a6ee <_dtoa_r+0xb06>
 800a6f8:	e5c2      	b.n	800a280 <_dtoa_r+0x698>
 800a6fa:	459a      	cmp	sl, r3
 800a6fc:	d1a4      	bne.n	800a648 <_dtoa_r+0xa60>
 800a6fe:	9b04      	ldr	r3, [sp, #16]
 800a700:	3301      	adds	r3, #1
 800a702:	9304      	str	r3, [sp, #16]
 800a704:	2331      	movs	r3, #49	@ 0x31
 800a706:	f88a 3000 	strb.w	r3, [sl]
 800a70a:	e5b9      	b.n	800a280 <_dtoa_r+0x698>
 800a70c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a70e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a76c <_dtoa_r+0xb84>
 800a712:	b11b      	cbz	r3, 800a71c <_dtoa_r+0xb34>
 800a714:	f10a 0308 	add.w	r3, sl, #8
 800a718:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a71a:	6013      	str	r3, [r2, #0]
 800a71c:	4650      	mov	r0, sl
 800a71e:	b019      	add	sp, #100	@ 0x64
 800a720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a724:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a726:	2b01      	cmp	r3, #1
 800a728:	f77f ae37 	ble.w	800a39a <_dtoa_r+0x7b2>
 800a72c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a72e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a730:	2001      	movs	r0, #1
 800a732:	e655      	b.n	800a3e0 <_dtoa_r+0x7f8>
 800a734:	9b00      	ldr	r3, [sp, #0]
 800a736:	2b00      	cmp	r3, #0
 800a738:	f77f aed6 	ble.w	800a4e8 <_dtoa_r+0x900>
 800a73c:	4656      	mov	r6, sl
 800a73e:	4621      	mov	r1, r4
 800a740:	4648      	mov	r0, r9
 800a742:	f7ff f9c7 	bl	8009ad4 <quorem>
 800a746:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a74a:	f806 8b01 	strb.w	r8, [r6], #1
 800a74e:	9b00      	ldr	r3, [sp, #0]
 800a750:	eba6 020a 	sub.w	r2, r6, sl
 800a754:	4293      	cmp	r3, r2
 800a756:	ddb3      	ble.n	800a6c0 <_dtoa_r+0xad8>
 800a758:	4649      	mov	r1, r9
 800a75a:	2300      	movs	r3, #0
 800a75c:	220a      	movs	r2, #10
 800a75e:	4658      	mov	r0, fp
 800a760:	f000 f968 	bl	800aa34 <__multadd>
 800a764:	4681      	mov	r9, r0
 800a766:	e7ea      	b.n	800a73e <_dtoa_r+0xb56>
 800a768:	0800d2d9 	.word	0x0800d2d9
 800a76c:	0800d25d 	.word	0x0800d25d

0800a770 <_free_r>:
 800a770:	b538      	push	{r3, r4, r5, lr}
 800a772:	4605      	mov	r5, r0
 800a774:	2900      	cmp	r1, #0
 800a776:	d041      	beq.n	800a7fc <_free_r+0x8c>
 800a778:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a77c:	1f0c      	subs	r4, r1, #4
 800a77e:	2b00      	cmp	r3, #0
 800a780:	bfb8      	it	lt
 800a782:	18e4      	addlt	r4, r4, r3
 800a784:	f000 f8e8 	bl	800a958 <__malloc_lock>
 800a788:	4a1d      	ldr	r2, [pc, #116]	@ (800a800 <_free_r+0x90>)
 800a78a:	6813      	ldr	r3, [r2, #0]
 800a78c:	b933      	cbnz	r3, 800a79c <_free_r+0x2c>
 800a78e:	6063      	str	r3, [r4, #4]
 800a790:	6014      	str	r4, [r2, #0]
 800a792:	4628      	mov	r0, r5
 800a794:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a798:	f000 b8e4 	b.w	800a964 <__malloc_unlock>
 800a79c:	42a3      	cmp	r3, r4
 800a79e:	d908      	bls.n	800a7b2 <_free_r+0x42>
 800a7a0:	6820      	ldr	r0, [r4, #0]
 800a7a2:	1821      	adds	r1, r4, r0
 800a7a4:	428b      	cmp	r3, r1
 800a7a6:	bf01      	itttt	eq
 800a7a8:	6819      	ldreq	r1, [r3, #0]
 800a7aa:	685b      	ldreq	r3, [r3, #4]
 800a7ac:	1809      	addeq	r1, r1, r0
 800a7ae:	6021      	streq	r1, [r4, #0]
 800a7b0:	e7ed      	b.n	800a78e <_free_r+0x1e>
 800a7b2:	461a      	mov	r2, r3
 800a7b4:	685b      	ldr	r3, [r3, #4]
 800a7b6:	b10b      	cbz	r3, 800a7bc <_free_r+0x4c>
 800a7b8:	42a3      	cmp	r3, r4
 800a7ba:	d9fa      	bls.n	800a7b2 <_free_r+0x42>
 800a7bc:	6811      	ldr	r1, [r2, #0]
 800a7be:	1850      	adds	r0, r2, r1
 800a7c0:	42a0      	cmp	r0, r4
 800a7c2:	d10b      	bne.n	800a7dc <_free_r+0x6c>
 800a7c4:	6820      	ldr	r0, [r4, #0]
 800a7c6:	4401      	add	r1, r0
 800a7c8:	1850      	adds	r0, r2, r1
 800a7ca:	4283      	cmp	r3, r0
 800a7cc:	6011      	str	r1, [r2, #0]
 800a7ce:	d1e0      	bne.n	800a792 <_free_r+0x22>
 800a7d0:	6818      	ldr	r0, [r3, #0]
 800a7d2:	685b      	ldr	r3, [r3, #4]
 800a7d4:	6053      	str	r3, [r2, #4]
 800a7d6:	4408      	add	r0, r1
 800a7d8:	6010      	str	r0, [r2, #0]
 800a7da:	e7da      	b.n	800a792 <_free_r+0x22>
 800a7dc:	d902      	bls.n	800a7e4 <_free_r+0x74>
 800a7de:	230c      	movs	r3, #12
 800a7e0:	602b      	str	r3, [r5, #0]
 800a7e2:	e7d6      	b.n	800a792 <_free_r+0x22>
 800a7e4:	6820      	ldr	r0, [r4, #0]
 800a7e6:	1821      	adds	r1, r4, r0
 800a7e8:	428b      	cmp	r3, r1
 800a7ea:	bf04      	itt	eq
 800a7ec:	6819      	ldreq	r1, [r3, #0]
 800a7ee:	685b      	ldreq	r3, [r3, #4]
 800a7f0:	6063      	str	r3, [r4, #4]
 800a7f2:	bf04      	itt	eq
 800a7f4:	1809      	addeq	r1, r1, r0
 800a7f6:	6021      	streq	r1, [r4, #0]
 800a7f8:	6054      	str	r4, [r2, #4]
 800a7fa:	e7ca      	b.n	800a792 <_free_r+0x22>
 800a7fc:	bd38      	pop	{r3, r4, r5, pc}
 800a7fe:	bf00      	nop
 800a800:	200008f0 	.word	0x200008f0

0800a804 <malloc>:
 800a804:	4b02      	ldr	r3, [pc, #8]	@ (800a810 <malloc+0xc>)
 800a806:	4601      	mov	r1, r0
 800a808:	6818      	ldr	r0, [r3, #0]
 800a80a:	f000 b825 	b.w	800a858 <_malloc_r>
 800a80e:	bf00      	nop
 800a810:	20000014 	.word	0x20000014

0800a814 <sbrk_aligned>:
 800a814:	b570      	push	{r4, r5, r6, lr}
 800a816:	4e0f      	ldr	r6, [pc, #60]	@ (800a854 <sbrk_aligned+0x40>)
 800a818:	460c      	mov	r4, r1
 800a81a:	6831      	ldr	r1, [r6, #0]
 800a81c:	4605      	mov	r5, r0
 800a81e:	b911      	cbnz	r1, 800a826 <sbrk_aligned+0x12>
 800a820:	f001 fe0c 	bl	800c43c <_sbrk_r>
 800a824:	6030      	str	r0, [r6, #0]
 800a826:	4621      	mov	r1, r4
 800a828:	4628      	mov	r0, r5
 800a82a:	f001 fe07 	bl	800c43c <_sbrk_r>
 800a82e:	1c43      	adds	r3, r0, #1
 800a830:	d103      	bne.n	800a83a <sbrk_aligned+0x26>
 800a832:	f04f 34ff 	mov.w	r4, #4294967295
 800a836:	4620      	mov	r0, r4
 800a838:	bd70      	pop	{r4, r5, r6, pc}
 800a83a:	1cc4      	adds	r4, r0, #3
 800a83c:	f024 0403 	bic.w	r4, r4, #3
 800a840:	42a0      	cmp	r0, r4
 800a842:	d0f8      	beq.n	800a836 <sbrk_aligned+0x22>
 800a844:	1a21      	subs	r1, r4, r0
 800a846:	4628      	mov	r0, r5
 800a848:	f001 fdf8 	bl	800c43c <_sbrk_r>
 800a84c:	3001      	adds	r0, #1
 800a84e:	d1f2      	bne.n	800a836 <sbrk_aligned+0x22>
 800a850:	e7ef      	b.n	800a832 <sbrk_aligned+0x1e>
 800a852:	bf00      	nop
 800a854:	200008ec 	.word	0x200008ec

0800a858 <_malloc_r>:
 800a858:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a85c:	1ccd      	adds	r5, r1, #3
 800a85e:	f025 0503 	bic.w	r5, r5, #3
 800a862:	3508      	adds	r5, #8
 800a864:	2d0c      	cmp	r5, #12
 800a866:	bf38      	it	cc
 800a868:	250c      	movcc	r5, #12
 800a86a:	2d00      	cmp	r5, #0
 800a86c:	4606      	mov	r6, r0
 800a86e:	db01      	blt.n	800a874 <_malloc_r+0x1c>
 800a870:	42a9      	cmp	r1, r5
 800a872:	d904      	bls.n	800a87e <_malloc_r+0x26>
 800a874:	230c      	movs	r3, #12
 800a876:	6033      	str	r3, [r6, #0]
 800a878:	2000      	movs	r0, #0
 800a87a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a87e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a954 <_malloc_r+0xfc>
 800a882:	f000 f869 	bl	800a958 <__malloc_lock>
 800a886:	f8d8 3000 	ldr.w	r3, [r8]
 800a88a:	461c      	mov	r4, r3
 800a88c:	bb44      	cbnz	r4, 800a8e0 <_malloc_r+0x88>
 800a88e:	4629      	mov	r1, r5
 800a890:	4630      	mov	r0, r6
 800a892:	f7ff ffbf 	bl	800a814 <sbrk_aligned>
 800a896:	1c43      	adds	r3, r0, #1
 800a898:	4604      	mov	r4, r0
 800a89a:	d158      	bne.n	800a94e <_malloc_r+0xf6>
 800a89c:	f8d8 4000 	ldr.w	r4, [r8]
 800a8a0:	4627      	mov	r7, r4
 800a8a2:	2f00      	cmp	r7, #0
 800a8a4:	d143      	bne.n	800a92e <_malloc_r+0xd6>
 800a8a6:	2c00      	cmp	r4, #0
 800a8a8:	d04b      	beq.n	800a942 <_malloc_r+0xea>
 800a8aa:	6823      	ldr	r3, [r4, #0]
 800a8ac:	4639      	mov	r1, r7
 800a8ae:	4630      	mov	r0, r6
 800a8b0:	eb04 0903 	add.w	r9, r4, r3
 800a8b4:	f001 fdc2 	bl	800c43c <_sbrk_r>
 800a8b8:	4581      	cmp	r9, r0
 800a8ba:	d142      	bne.n	800a942 <_malloc_r+0xea>
 800a8bc:	6821      	ldr	r1, [r4, #0]
 800a8be:	1a6d      	subs	r5, r5, r1
 800a8c0:	4629      	mov	r1, r5
 800a8c2:	4630      	mov	r0, r6
 800a8c4:	f7ff ffa6 	bl	800a814 <sbrk_aligned>
 800a8c8:	3001      	adds	r0, #1
 800a8ca:	d03a      	beq.n	800a942 <_malloc_r+0xea>
 800a8cc:	6823      	ldr	r3, [r4, #0]
 800a8ce:	442b      	add	r3, r5
 800a8d0:	6023      	str	r3, [r4, #0]
 800a8d2:	f8d8 3000 	ldr.w	r3, [r8]
 800a8d6:	685a      	ldr	r2, [r3, #4]
 800a8d8:	bb62      	cbnz	r2, 800a934 <_malloc_r+0xdc>
 800a8da:	f8c8 7000 	str.w	r7, [r8]
 800a8de:	e00f      	b.n	800a900 <_malloc_r+0xa8>
 800a8e0:	6822      	ldr	r2, [r4, #0]
 800a8e2:	1b52      	subs	r2, r2, r5
 800a8e4:	d420      	bmi.n	800a928 <_malloc_r+0xd0>
 800a8e6:	2a0b      	cmp	r2, #11
 800a8e8:	d917      	bls.n	800a91a <_malloc_r+0xc2>
 800a8ea:	1961      	adds	r1, r4, r5
 800a8ec:	42a3      	cmp	r3, r4
 800a8ee:	6025      	str	r5, [r4, #0]
 800a8f0:	bf18      	it	ne
 800a8f2:	6059      	strne	r1, [r3, #4]
 800a8f4:	6863      	ldr	r3, [r4, #4]
 800a8f6:	bf08      	it	eq
 800a8f8:	f8c8 1000 	streq.w	r1, [r8]
 800a8fc:	5162      	str	r2, [r4, r5]
 800a8fe:	604b      	str	r3, [r1, #4]
 800a900:	4630      	mov	r0, r6
 800a902:	f000 f82f 	bl	800a964 <__malloc_unlock>
 800a906:	f104 000b 	add.w	r0, r4, #11
 800a90a:	1d23      	adds	r3, r4, #4
 800a90c:	f020 0007 	bic.w	r0, r0, #7
 800a910:	1ac2      	subs	r2, r0, r3
 800a912:	bf1c      	itt	ne
 800a914:	1a1b      	subne	r3, r3, r0
 800a916:	50a3      	strne	r3, [r4, r2]
 800a918:	e7af      	b.n	800a87a <_malloc_r+0x22>
 800a91a:	6862      	ldr	r2, [r4, #4]
 800a91c:	42a3      	cmp	r3, r4
 800a91e:	bf0c      	ite	eq
 800a920:	f8c8 2000 	streq.w	r2, [r8]
 800a924:	605a      	strne	r2, [r3, #4]
 800a926:	e7eb      	b.n	800a900 <_malloc_r+0xa8>
 800a928:	4623      	mov	r3, r4
 800a92a:	6864      	ldr	r4, [r4, #4]
 800a92c:	e7ae      	b.n	800a88c <_malloc_r+0x34>
 800a92e:	463c      	mov	r4, r7
 800a930:	687f      	ldr	r7, [r7, #4]
 800a932:	e7b6      	b.n	800a8a2 <_malloc_r+0x4a>
 800a934:	461a      	mov	r2, r3
 800a936:	685b      	ldr	r3, [r3, #4]
 800a938:	42a3      	cmp	r3, r4
 800a93a:	d1fb      	bne.n	800a934 <_malloc_r+0xdc>
 800a93c:	2300      	movs	r3, #0
 800a93e:	6053      	str	r3, [r2, #4]
 800a940:	e7de      	b.n	800a900 <_malloc_r+0xa8>
 800a942:	230c      	movs	r3, #12
 800a944:	6033      	str	r3, [r6, #0]
 800a946:	4630      	mov	r0, r6
 800a948:	f000 f80c 	bl	800a964 <__malloc_unlock>
 800a94c:	e794      	b.n	800a878 <_malloc_r+0x20>
 800a94e:	6005      	str	r5, [r0, #0]
 800a950:	e7d6      	b.n	800a900 <_malloc_r+0xa8>
 800a952:	bf00      	nop
 800a954:	200008f0 	.word	0x200008f0

0800a958 <__malloc_lock>:
 800a958:	4801      	ldr	r0, [pc, #4]	@ (800a960 <__malloc_lock+0x8>)
 800a95a:	f7ff b8a4 	b.w	8009aa6 <__retarget_lock_acquire_recursive>
 800a95e:	bf00      	nop
 800a960:	200008e8 	.word	0x200008e8

0800a964 <__malloc_unlock>:
 800a964:	4801      	ldr	r0, [pc, #4]	@ (800a96c <__malloc_unlock+0x8>)
 800a966:	f7ff b89f 	b.w	8009aa8 <__retarget_lock_release_recursive>
 800a96a:	bf00      	nop
 800a96c:	200008e8 	.word	0x200008e8

0800a970 <_Balloc>:
 800a970:	b570      	push	{r4, r5, r6, lr}
 800a972:	69c6      	ldr	r6, [r0, #28]
 800a974:	4604      	mov	r4, r0
 800a976:	460d      	mov	r5, r1
 800a978:	b976      	cbnz	r6, 800a998 <_Balloc+0x28>
 800a97a:	2010      	movs	r0, #16
 800a97c:	f7ff ff42 	bl	800a804 <malloc>
 800a980:	4602      	mov	r2, r0
 800a982:	61e0      	str	r0, [r4, #28]
 800a984:	b920      	cbnz	r0, 800a990 <_Balloc+0x20>
 800a986:	4b18      	ldr	r3, [pc, #96]	@ (800a9e8 <_Balloc+0x78>)
 800a988:	4818      	ldr	r0, [pc, #96]	@ (800a9ec <_Balloc+0x7c>)
 800a98a:	216b      	movs	r1, #107	@ 0x6b
 800a98c:	f001 fd70 	bl	800c470 <__assert_func>
 800a990:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a994:	6006      	str	r6, [r0, #0]
 800a996:	60c6      	str	r6, [r0, #12]
 800a998:	69e6      	ldr	r6, [r4, #28]
 800a99a:	68f3      	ldr	r3, [r6, #12]
 800a99c:	b183      	cbz	r3, 800a9c0 <_Balloc+0x50>
 800a99e:	69e3      	ldr	r3, [r4, #28]
 800a9a0:	68db      	ldr	r3, [r3, #12]
 800a9a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a9a6:	b9b8      	cbnz	r0, 800a9d8 <_Balloc+0x68>
 800a9a8:	2101      	movs	r1, #1
 800a9aa:	fa01 f605 	lsl.w	r6, r1, r5
 800a9ae:	1d72      	adds	r2, r6, #5
 800a9b0:	0092      	lsls	r2, r2, #2
 800a9b2:	4620      	mov	r0, r4
 800a9b4:	f001 fd7a 	bl	800c4ac <_calloc_r>
 800a9b8:	b160      	cbz	r0, 800a9d4 <_Balloc+0x64>
 800a9ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a9be:	e00e      	b.n	800a9de <_Balloc+0x6e>
 800a9c0:	2221      	movs	r2, #33	@ 0x21
 800a9c2:	2104      	movs	r1, #4
 800a9c4:	4620      	mov	r0, r4
 800a9c6:	f001 fd71 	bl	800c4ac <_calloc_r>
 800a9ca:	69e3      	ldr	r3, [r4, #28]
 800a9cc:	60f0      	str	r0, [r6, #12]
 800a9ce:	68db      	ldr	r3, [r3, #12]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d1e4      	bne.n	800a99e <_Balloc+0x2e>
 800a9d4:	2000      	movs	r0, #0
 800a9d6:	bd70      	pop	{r4, r5, r6, pc}
 800a9d8:	6802      	ldr	r2, [r0, #0]
 800a9da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a9de:	2300      	movs	r3, #0
 800a9e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a9e4:	e7f7      	b.n	800a9d6 <_Balloc+0x66>
 800a9e6:	bf00      	nop
 800a9e8:	0800d26a 	.word	0x0800d26a
 800a9ec:	0800d2ea 	.word	0x0800d2ea

0800a9f0 <_Bfree>:
 800a9f0:	b570      	push	{r4, r5, r6, lr}
 800a9f2:	69c6      	ldr	r6, [r0, #28]
 800a9f4:	4605      	mov	r5, r0
 800a9f6:	460c      	mov	r4, r1
 800a9f8:	b976      	cbnz	r6, 800aa18 <_Bfree+0x28>
 800a9fa:	2010      	movs	r0, #16
 800a9fc:	f7ff ff02 	bl	800a804 <malloc>
 800aa00:	4602      	mov	r2, r0
 800aa02:	61e8      	str	r0, [r5, #28]
 800aa04:	b920      	cbnz	r0, 800aa10 <_Bfree+0x20>
 800aa06:	4b09      	ldr	r3, [pc, #36]	@ (800aa2c <_Bfree+0x3c>)
 800aa08:	4809      	ldr	r0, [pc, #36]	@ (800aa30 <_Bfree+0x40>)
 800aa0a:	218f      	movs	r1, #143	@ 0x8f
 800aa0c:	f001 fd30 	bl	800c470 <__assert_func>
 800aa10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aa14:	6006      	str	r6, [r0, #0]
 800aa16:	60c6      	str	r6, [r0, #12]
 800aa18:	b13c      	cbz	r4, 800aa2a <_Bfree+0x3a>
 800aa1a:	69eb      	ldr	r3, [r5, #28]
 800aa1c:	6862      	ldr	r2, [r4, #4]
 800aa1e:	68db      	ldr	r3, [r3, #12]
 800aa20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aa24:	6021      	str	r1, [r4, #0]
 800aa26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aa2a:	bd70      	pop	{r4, r5, r6, pc}
 800aa2c:	0800d26a 	.word	0x0800d26a
 800aa30:	0800d2ea 	.word	0x0800d2ea

0800aa34 <__multadd>:
 800aa34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa38:	690d      	ldr	r5, [r1, #16]
 800aa3a:	4607      	mov	r7, r0
 800aa3c:	460c      	mov	r4, r1
 800aa3e:	461e      	mov	r6, r3
 800aa40:	f101 0c14 	add.w	ip, r1, #20
 800aa44:	2000      	movs	r0, #0
 800aa46:	f8dc 3000 	ldr.w	r3, [ip]
 800aa4a:	b299      	uxth	r1, r3
 800aa4c:	fb02 6101 	mla	r1, r2, r1, r6
 800aa50:	0c1e      	lsrs	r6, r3, #16
 800aa52:	0c0b      	lsrs	r3, r1, #16
 800aa54:	fb02 3306 	mla	r3, r2, r6, r3
 800aa58:	b289      	uxth	r1, r1
 800aa5a:	3001      	adds	r0, #1
 800aa5c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800aa60:	4285      	cmp	r5, r0
 800aa62:	f84c 1b04 	str.w	r1, [ip], #4
 800aa66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800aa6a:	dcec      	bgt.n	800aa46 <__multadd+0x12>
 800aa6c:	b30e      	cbz	r6, 800aab2 <__multadd+0x7e>
 800aa6e:	68a3      	ldr	r3, [r4, #8]
 800aa70:	42ab      	cmp	r3, r5
 800aa72:	dc19      	bgt.n	800aaa8 <__multadd+0x74>
 800aa74:	6861      	ldr	r1, [r4, #4]
 800aa76:	4638      	mov	r0, r7
 800aa78:	3101      	adds	r1, #1
 800aa7a:	f7ff ff79 	bl	800a970 <_Balloc>
 800aa7e:	4680      	mov	r8, r0
 800aa80:	b928      	cbnz	r0, 800aa8e <__multadd+0x5a>
 800aa82:	4602      	mov	r2, r0
 800aa84:	4b0c      	ldr	r3, [pc, #48]	@ (800aab8 <__multadd+0x84>)
 800aa86:	480d      	ldr	r0, [pc, #52]	@ (800aabc <__multadd+0x88>)
 800aa88:	21ba      	movs	r1, #186	@ 0xba
 800aa8a:	f001 fcf1 	bl	800c470 <__assert_func>
 800aa8e:	6922      	ldr	r2, [r4, #16]
 800aa90:	3202      	adds	r2, #2
 800aa92:	f104 010c 	add.w	r1, r4, #12
 800aa96:	0092      	lsls	r2, r2, #2
 800aa98:	300c      	adds	r0, #12
 800aa9a:	f7ff f806 	bl	8009aaa <memcpy>
 800aa9e:	4621      	mov	r1, r4
 800aaa0:	4638      	mov	r0, r7
 800aaa2:	f7ff ffa5 	bl	800a9f0 <_Bfree>
 800aaa6:	4644      	mov	r4, r8
 800aaa8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800aaac:	3501      	adds	r5, #1
 800aaae:	615e      	str	r6, [r3, #20]
 800aab0:	6125      	str	r5, [r4, #16]
 800aab2:	4620      	mov	r0, r4
 800aab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aab8:	0800d2d9 	.word	0x0800d2d9
 800aabc:	0800d2ea 	.word	0x0800d2ea

0800aac0 <__s2b>:
 800aac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aac4:	460c      	mov	r4, r1
 800aac6:	4615      	mov	r5, r2
 800aac8:	461f      	mov	r7, r3
 800aaca:	2209      	movs	r2, #9
 800aacc:	3308      	adds	r3, #8
 800aace:	4606      	mov	r6, r0
 800aad0:	fb93 f3f2 	sdiv	r3, r3, r2
 800aad4:	2100      	movs	r1, #0
 800aad6:	2201      	movs	r2, #1
 800aad8:	429a      	cmp	r2, r3
 800aada:	db09      	blt.n	800aaf0 <__s2b+0x30>
 800aadc:	4630      	mov	r0, r6
 800aade:	f7ff ff47 	bl	800a970 <_Balloc>
 800aae2:	b940      	cbnz	r0, 800aaf6 <__s2b+0x36>
 800aae4:	4602      	mov	r2, r0
 800aae6:	4b19      	ldr	r3, [pc, #100]	@ (800ab4c <__s2b+0x8c>)
 800aae8:	4819      	ldr	r0, [pc, #100]	@ (800ab50 <__s2b+0x90>)
 800aaea:	21d3      	movs	r1, #211	@ 0xd3
 800aaec:	f001 fcc0 	bl	800c470 <__assert_func>
 800aaf0:	0052      	lsls	r2, r2, #1
 800aaf2:	3101      	adds	r1, #1
 800aaf4:	e7f0      	b.n	800aad8 <__s2b+0x18>
 800aaf6:	9b08      	ldr	r3, [sp, #32]
 800aaf8:	6143      	str	r3, [r0, #20]
 800aafa:	2d09      	cmp	r5, #9
 800aafc:	f04f 0301 	mov.w	r3, #1
 800ab00:	6103      	str	r3, [r0, #16]
 800ab02:	dd16      	ble.n	800ab32 <__s2b+0x72>
 800ab04:	f104 0909 	add.w	r9, r4, #9
 800ab08:	46c8      	mov	r8, r9
 800ab0a:	442c      	add	r4, r5
 800ab0c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ab10:	4601      	mov	r1, r0
 800ab12:	3b30      	subs	r3, #48	@ 0x30
 800ab14:	220a      	movs	r2, #10
 800ab16:	4630      	mov	r0, r6
 800ab18:	f7ff ff8c 	bl	800aa34 <__multadd>
 800ab1c:	45a0      	cmp	r8, r4
 800ab1e:	d1f5      	bne.n	800ab0c <__s2b+0x4c>
 800ab20:	f1a5 0408 	sub.w	r4, r5, #8
 800ab24:	444c      	add	r4, r9
 800ab26:	1b2d      	subs	r5, r5, r4
 800ab28:	1963      	adds	r3, r4, r5
 800ab2a:	42bb      	cmp	r3, r7
 800ab2c:	db04      	blt.n	800ab38 <__s2b+0x78>
 800ab2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab32:	340a      	adds	r4, #10
 800ab34:	2509      	movs	r5, #9
 800ab36:	e7f6      	b.n	800ab26 <__s2b+0x66>
 800ab38:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ab3c:	4601      	mov	r1, r0
 800ab3e:	3b30      	subs	r3, #48	@ 0x30
 800ab40:	220a      	movs	r2, #10
 800ab42:	4630      	mov	r0, r6
 800ab44:	f7ff ff76 	bl	800aa34 <__multadd>
 800ab48:	e7ee      	b.n	800ab28 <__s2b+0x68>
 800ab4a:	bf00      	nop
 800ab4c:	0800d2d9 	.word	0x0800d2d9
 800ab50:	0800d2ea 	.word	0x0800d2ea

0800ab54 <__hi0bits>:
 800ab54:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ab58:	4603      	mov	r3, r0
 800ab5a:	bf36      	itet	cc
 800ab5c:	0403      	lslcc	r3, r0, #16
 800ab5e:	2000      	movcs	r0, #0
 800ab60:	2010      	movcc	r0, #16
 800ab62:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ab66:	bf3c      	itt	cc
 800ab68:	021b      	lslcc	r3, r3, #8
 800ab6a:	3008      	addcc	r0, #8
 800ab6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab70:	bf3c      	itt	cc
 800ab72:	011b      	lslcc	r3, r3, #4
 800ab74:	3004      	addcc	r0, #4
 800ab76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab7a:	bf3c      	itt	cc
 800ab7c:	009b      	lslcc	r3, r3, #2
 800ab7e:	3002      	addcc	r0, #2
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	db05      	blt.n	800ab90 <__hi0bits+0x3c>
 800ab84:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ab88:	f100 0001 	add.w	r0, r0, #1
 800ab8c:	bf08      	it	eq
 800ab8e:	2020      	moveq	r0, #32
 800ab90:	4770      	bx	lr

0800ab92 <__lo0bits>:
 800ab92:	6803      	ldr	r3, [r0, #0]
 800ab94:	4602      	mov	r2, r0
 800ab96:	f013 0007 	ands.w	r0, r3, #7
 800ab9a:	d00b      	beq.n	800abb4 <__lo0bits+0x22>
 800ab9c:	07d9      	lsls	r1, r3, #31
 800ab9e:	d421      	bmi.n	800abe4 <__lo0bits+0x52>
 800aba0:	0798      	lsls	r0, r3, #30
 800aba2:	bf49      	itett	mi
 800aba4:	085b      	lsrmi	r3, r3, #1
 800aba6:	089b      	lsrpl	r3, r3, #2
 800aba8:	2001      	movmi	r0, #1
 800abaa:	6013      	strmi	r3, [r2, #0]
 800abac:	bf5c      	itt	pl
 800abae:	6013      	strpl	r3, [r2, #0]
 800abb0:	2002      	movpl	r0, #2
 800abb2:	4770      	bx	lr
 800abb4:	b299      	uxth	r1, r3
 800abb6:	b909      	cbnz	r1, 800abbc <__lo0bits+0x2a>
 800abb8:	0c1b      	lsrs	r3, r3, #16
 800abba:	2010      	movs	r0, #16
 800abbc:	b2d9      	uxtb	r1, r3
 800abbe:	b909      	cbnz	r1, 800abc4 <__lo0bits+0x32>
 800abc0:	3008      	adds	r0, #8
 800abc2:	0a1b      	lsrs	r3, r3, #8
 800abc4:	0719      	lsls	r1, r3, #28
 800abc6:	bf04      	itt	eq
 800abc8:	091b      	lsreq	r3, r3, #4
 800abca:	3004      	addeq	r0, #4
 800abcc:	0799      	lsls	r1, r3, #30
 800abce:	bf04      	itt	eq
 800abd0:	089b      	lsreq	r3, r3, #2
 800abd2:	3002      	addeq	r0, #2
 800abd4:	07d9      	lsls	r1, r3, #31
 800abd6:	d403      	bmi.n	800abe0 <__lo0bits+0x4e>
 800abd8:	085b      	lsrs	r3, r3, #1
 800abda:	f100 0001 	add.w	r0, r0, #1
 800abde:	d003      	beq.n	800abe8 <__lo0bits+0x56>
 800abe0:	6013      	str	r3, [r2, #0]
 800abe2:	4770      	bx	lr
 800abe4:	2000      	movs	r0, #0
 800abe6:	4770      	bx	lr
 800abe8:	2020      	movs	r0, #32
 800abea:	4770      	bx	lr

0800abec <__i2b>:
 800abec:	b510      	push	{r4, lr}
 800abee:	460c      	mov	r4, r1
 800abf0:	2101      	movs	r1, #1
 800abf2:	f7ff febd 	bl	800a970 <_Balloc>
 800abf6:	4602      	mov	r2, r0
 800abf8:	b928      	cbnz	r0, 800ac06 <__i2b+0x1a>
 800abfa:	4b05      	ldr	r3, [pc, #20]	@ (800ac10 <__i2b+0x24>)
 800abfc:	4805      	ldr	r0, [pc, #20]	@ (800ac14 <__i2b+0x28>)
 800abfe:	f240 1145 	movw	r1, #325	@ 0x145
 800ac02:	f001 fc35 	bl	800c470 <__assert_func>
 800ac06:	2301      	movs	r3, #1
 800ac08:	6144      	str	r4, [r0, #20]
 800ac0a:	6103      	str	r3, [r0, #16]
 800ac0c:	bd10      	pop	{r4, pc}
 800ac0e:	bf00      	nop
 800ac10:	0800d2d9 	.word	0x0800d2d9
 800ac14:	0800d2ea 	.word	0x0800d2ea

0800ac18 <__multiply>:
 800ac18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac1c:	4614      	mov	r4, r2
 800ac1e:	690a      	ldr	r2, [r1, #16]
 800ac20:	6923      	ldr	r3, [r4, #16]
 800ac22:	429a      	cmp	r2, r3
 800ac24:	bfa8      	it	ge
 800ac26:	4623      	movge	r3, r4
 800ac28:	460f      	mov	r7, r1
 800ac2a:	bfa4      	itt	ge
 800ac2c:	460c      	movge	r4, r1
 800ac2e:	461f      	movge	r7, r3
 800ac30:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ac34:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ac38:	68a3      	ldr	r3, [r4, #8]
 800ac3a:	6861      	ldr	r1, [r4, #4]
 800ac3c:	eb0a 0609 	add.w	r6, sl, r9
 800ac40:	42b3      	cmp	r3, r6
 800ac42:	b085      	sub	sp, #20
 800ac44:	bfb8      	it	lt
 800ac46:	3101      	addlt	r1, #1
 800ac48:	f7ff fe92 	bl	800a970 <_Balloc>
 800ac4c:	b930      	cbnz	r0, 800ac5c <__multiply+0x44>
 800ac4e:	4602      	mov	r2, r0
 800ac50:	4b44      	ldr	r3, [pc, #272]	@ (800ad64 <__multiply+0x14c>)
 800ac52:	4845      	ldr	r0, [pc, #276]	@ (800ad68 <__multiply+0x150>)
 800ac54:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ac58:	f001 fc0a 	bl	800c470 <__assert_func>
 800ac5c:	f100 0514 	add.w	r5, r0, #20
 800ac60:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ac64:	462b      	mov	r3, r5
 800ac66:	2200      	movs	r2, #0
 800ac68:	4543      	cmp	r3, r8
 800ac6a:	d321      	bcc.n	800acb0 <__multiply+0x98>
 800ac6c:	f107 0114 	add.w	r1, r7, #20
 800ac70:	f104 0214 	add.w	r2, r4, #20
 800ac74:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ac78:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ac7c:	9302      	str	r3, [sp, #8]
 800ac7e:	1b13      	subs	r3, r2, r4
 800ac80:	3b15      	subs	r3, #21
 800ac82:	f023 0303 	bic.w	r3, r3, #3
 800ac86:	3304      	adds	r3, #4
 800ac88:	f104 0715 	add.w	r7, r4, #21
 800ac8c:	42ba      	cmp	r2, r7
 800ac8e:	bf38      	it	cc
 800ac90:	2304      	movcc	r3, #4
 800ac92:	9301      	str	r3, [sp, #4]
 800ac94:	9b02      	ldr	r3, [sp, #8]
 800ac96:	9103      	str	r1, [sp, #12]
 800ac98:	428b      	cmp	r3, r1
 800ac9a:	d80c      	bhi.n	800acb6 <__multiply+0x9e>
 800ac9c:	2e00      	cmp	r6, #0
 800ac9e:	dd03      	ble.n	800aca8 <__multiply+0x90>
 800aca0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d05b      	beq.n	800ad60 <__multiply+0x148>
 800aca8:	6106      	str	r6, [r0, #16]
 800acaa:	b005      	add	sp, #20
 800acac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acb0:	f843 2b04 	str.w	r2, [r3], #4
 800acb4:	e7d8      	b.n	800ac68 <__multiply+0x50>
 800acb6:	f8b1 a000 	ldrh.w	sl, [r1]
 800acba:	f1ba 0f00 	cmp.w	sl, #0
 800acbe:	d024      	beq.n	800ad0a <__multiply+0xf2>
 800acc0:	f104 0e14 	add.w	lr, r4, #20
 800acc4:	46a9      	mov	r9, r5
 800acc6:	f04f 0c00 	mov.w	ip, #0
 800acca:	f85e 7b04 	ldr.w	r7, [lr], #4
 800acce:	f8d9 3000 	ldr.w	r3, [r9]
 800acd2:	fa1f fb87 	uxth.w	fp, r7
 800acd6:	b29b      	uxth	r3, r3
 800acd8:	fb0a 330b 	mla	r3, sl, fp, r3
 800acdc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ace0:	f8d9 7000 	ldr.w	r7, [r9]
 800ace4:	4463      	add	r3, ip
 800ace6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800acea:	fb0a c70b 	mla	r7, sl, fp, ip
 800acee:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800acf2:	b29b      	uxth	r3, r3
 800acf4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800acf8:	4572      	cmp	r2, lr
 800acfa:	f849 3b04 	str.w	r3, [r9], #4
 800acfe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ad02:	d8e2      	bhi.n	800acca <__multiply+0xb2>
 800ad04:	9b01      	ldr	r3, [sp, #4]
 800ad06:	f845 c003 	str.w	ip, [r5, r3]
 800ad0a:	9b03      	ldr	r3, [sp, #12]
 800ad0c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ad10:	3104      	adds	r1, #4
 800ad12:	f1b9 0f00 	cmp.w	r9, #0
 800ad16:	d021      	beq.n	800ad5c <__multiply+0x144>
 800ad18:	682b      	ldr	r3, [r5, #0]
 800ad1a:	f104 0c14 	add.w	ip, r4, #20
 800ad1e:	46ae      	mov	lr, r5
 800ad20:	f04f 0a00 	mov.w	sl, #0
 800ad24:	f8bc b000 	ldrh.w	fp, [ip]
 800ad28:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ad2c:	fb09 770b 	mla	r7, r9, fp, r7
 800ad30:	4457      	add	r7, sl
 800ad32:	b29b      	uxth	r3, r3
 800ad34:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ad38:	f84e 3b04 	str.w	r3, [lr], #4
 800ad3c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ad40:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad44:	f8be 3000 	ldrh.w	r3, [lr]
 800ad48:	fb09 330a 	mla	r3, r9, sl, r3
 800ad4c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ad50:	4562      	cmp	r2, ip
 800ad52:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad56:	d8e5      	bhi.n	800ad24 <__multiply+0x10c>
 800ad58:	9f01      	ldr	r7, [sp, #4]
 800ad5a:	51eb      	str	r3, [r5, r7]
 800ad5c:	3504      	adds	r5, #4
 800ad5e:	e799      	b.n	800ac94 <__multiply+0x7c>
 800ad60:	3e01      	subs	r6, #1
 800ad62:	e79b      	b.n	800ac9c <__multiply+0x84>
 800ad64:	0800d2d9 	.word	0x0800d2d9
 800ad68:	0800d2ea 	.word	0x0800d2ea

0800ad6c <__pow5mult>:
 800ad6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad70:	4615      	mov	r5, r2
 800ad72:	f012 0203 	ands.w	r2, r2, #3
 800ad76:	4607      	mov	r7, r0
 800ad78:	460e      	mov	r6, r1
 800ad7a:	d007      	beq.n	800ad8c <__pow5mult+0x20>
 800ad7c:	4c25      	ldr	r4, [pc, #148]	@ (800ae14 <__pow5mult+0xa8>)
 800ad7e:	3a01      	subs	r2, #1
 800ad80:	2300      	movs	r3, #0
 800ad82:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ad86:	f7ff fe55 	bl	800aa34 <__multadd>
 800ad8a:	4606      	mov	r6, r0
 800ad8c:	10ad      	asrs	r5, r5, #2
 800ad8e:	d03d      	beq.n	800ae0c <__pow5mult+0xa0>
 800ad90:	69fc      	ldr	r4, [r7, #28]
 800ad92:	b97c      	cbnz	r4, 800adb4 <__pow5mult+0x48>
 800ad94:	2010      	movs	r0, #16
 800ad96:	f7ff fd35 	bl	800a804 <malloc>
 800ad9a:	4602      	mov	r2, r0
 800ad9c:	61f8      	str	r0, [r7, #28]
 800ad9e:	b928      	cbnz	r0, 800adac <__pow5mult+0x40>
 800ada0:	4b1d      	ldr	r3, [pc, #116]	@ (800ae18 <__pow5mult+0xac>)
 800ada2:	481e      	ldr	r0, [pc, #120]	@ (800ae1c <__pow5mult+0xb0>)
 800ada4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ada8:	f001 fb62 	bl	800c470 <__assert_func>
 800adac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800adb0:	6004      	str	r4, [r0, #0]
 800adb2:	60c4      	str	r4, [r0, #12]
 800adb4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800adb8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800adbc:	b94c      	cbnz	r4, 800add2 <__pow5mult+0x66>
 800adbe:	f240 2171 	movw	r1, #625	@ 0x271
 800adc2:	4638      	mov	r0, r7
 800adc4:	f7ff ff12 	bl	800abec <__i2b>
 800adc8:	2300      	movs	r3, #0
 800adca:	f8c8 0008 	str.w	r0, [r8, #8]
 800adce:	4604      	mov	r4, r0
 800add0:	6003      	str	r3, [r0, #0]
 800add2:	f04f 0900 	mov.w	r9, #0
 800add6:	07eb      	lsls	r3, r5, #31
 800add8:	d50a      	bpl.n	800adf0 <__pow5mult+0x84>
 800adda:	4631      	mov	r1, r6
 800addc:	4622      	mov	r2, r4
 800adde:	4638      	mov	r0, r7
 800ade0:	f7ff ff1a 	bl	800ac18 <__multiply>
 800ade4:	4631      	mov	r1, r6
 800ade6:	4680      	mov	r8, r0
 800ade8:	4638      	mov	r0, r7
 800adea:	f7ff fe01 	bl	800a9f0 <_Bfree>
 800adee:	4646      	mov	r6, r8
 800adf0:	106d      	asrs	r5, r5, #1
 800adf2:	d00b      	beq.n	800ae0c <__pow5mult+0xa0>
 800adf4:	6820      	ldr	r0, [r4, #0]
 800adf6:	b938      	cbnz	r0, 800ae08 <__pow5mult+0x9c>
 800adf8:	4622      	mov	r2, r4
 800adfa:	4621      	mov	r1, r4
 800adfc:	4638      	mov	r0, r7
 800adfe:	f7ff ff0b 	bl	800ac18 <__multiply>
 800ae02:	6020      	str	r0, [r4, #0]
 800ae04:	f8c0 9000 	str.w	r9, [r0]
 800ae08:	4604      	mov	r4, r0
 800ae0a:	e7e4      	b.n	800add6 <__pow5mult+0x6a>
 800ae0c:	4630      	mov	r0, r6
 800ae0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae12:	bf00      	nop
 800ae14:	0800d344 	.word	0x0800d344
 800ae18:	0800d26a 	.word	0x0800d26a
 800ae1c:	0800d2ea 	.word	0x0800d2ea

0800ae20 <__lshift>:
 800ae20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae24:	460c      	mov	r4, r1
 800ae26:	6849      	ldr	r1, [r1, #4]
 800ae28:	6923      	ldr	r3, [r4, #16]
 800ae2a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ae2e:	68a3      	ldr	r3, [r4, #8]
 800ae30:	4607      	mov	r7, r0
 800ae32:	4691      	mov	r9, r2
 800ae34:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ae38:	f108 0601 	add.w	r6, r8, #1
 800ae3c:	42b3      	cmp	r3, r6
 800ae3e:	db0b      	blt.n	800ae58 <__lshift+0x38>
 800ae40:	4638      	mov	r0, r7
 800ae42:	f7ff fd95 	bl	800a970 <_Balloc>
 800ae46:	4605      	mov	r5, r0
 800ae48:	b948      	cbnz	r0, 800ae5e <__lshift+0x3e>
 800ae4a:	4602      	mov	r2, r0
 800ae4c:	4b28      	ldr	r3, [pc, #160]	@ (800aef0 <__lshift+0xd0>)
 800ae4e:	4829      	ldr	r0, [pc, #164]	@ (800aef4 <__lshift+0xd4>)
 800ae50:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ae54:	f001 fb0c 	bl	800c470 <__assert_func>
 800ae58:	3101      	adds	r1, #1
 800ae5a:	005b      	lsls	r3, r3, #1
 800ae5c:	e7ee      	b.n	800ae3c <__lshift+0x1c>
 800ae5e:	2300      	movs	r3, #0
 800ae60:	f100 0114 	add.w	r1, r0, #20
 800ae64:	f100 0210 	add.w	r2, r0, #16
 800ae68:	4618      	mov	r0, r3
 800ae6a:	4553      	cmp	r3, sl
 800ae6c:	db33      	blt.n	800aed6 <__lshift+0xb6>
 800ae6e:	6920      	ldr	r0, [r4, #16]
 800ae70:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ae74:	f104 0314 	add.w	r3, r4, #20
 800ae78:	f019 091f 	ands.w	r9, r9, #31
 800ae7c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ae80:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ae84:	d02b      	beq.n	800aede <__lshift+0xbe>
 800ae86:	f1c9 0e20 	rsb	lr, r9, #32
 800ae8a:	468a      	mov	sl, r1
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	6818      	ldr	r0, [r3, #0]
 800ae90:	fa00 f009 	lsl.w	r0, r0, r9
 800ae94:	4310      	orrs	r0, r2
 800ae96:	f84a 0b04 	str.w	r0, [sl], #4
 800ae9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae9e:	459c      	cmp	ip, r3
 800aea0:	fa22 f20e 	lsr.w	r2, r2, lr
 800aea4:	d8f3      	bhi.n	800ae8e <__lshift+0x6e>
 800aea6:	ebac 0304 	sub.w	r3, ip, r4
 800aeaa:	3b15      	subs	r3, #21
 800aeac:	f023 0303 	bic.w	r3, r3, #3
 800aeb0:	3304      	adds	r3, #4
 800aeb2:	f104 0015 	add.w	r0, r4, #21
 800aeb6:	4584      	cmp	ip, r0
 800aeb8:	bf38      	it	cc
 800aeba:	2304      	movcc	r3, #4
 800aebc:	50ca      	str	r2, [r1, r3]
 800aebe:	b10a      	cbz	r2, 800aec4 <__lshift+0xa4>
 800aec0:	f108 0602 	add.w	r6, r8, #2
 800aec4:	3e01      	subs	r6, #1
 800aec6:	4638      	mov	r0, r7
 800aec8:	612e      	str	r6, [r5, #16]
 800aeca:	4621      	mov	r1, r4
 800aecc:	f7ff fd90 	bl	800a9f0 <_Bfree>
 800aed0:	4628      	mov	r0, r5
 800aed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aed6:	f842 0f04 	str.w	r0, [r2, #4]!
 800aeda:	3301      	adds	r3, #1
 800aedc:	e7c5      	b.n	800ae6a <__lshift+0x4a>
 800aede:	3904      	subs	r1, #4
 800aee0:	f853 2b04 	ldr.w	r2, [r3], #4
 800aee4:	f841 2f04 	str.w	r2, [r1, #4]!
 800aee8:	459c      	cmp	ip, r3
 800aeea:	d8f9      	bhi.n	800aee0 <__lshift+0xc0>
 800aeec:	e7ea      	b.n	800aec4 <__lshift+0xa4>
 800aeee:	bf00      	nop
 800aef0:	0800d2d9 	.word	0x0800d2d9
 800aef4:	0800d2ea 	.word	0x0800d2ea

0800aef8 <__mcmp>:
 800aef8:	690a      	ldr	r2, [r1, #16]
 800aefa:	4603      	mov	r3, r0
 800aefc:	6900      	ldr	r0, [r0, #16]
 800aefe:	1a80      	subs	r0, r0, r2
 800af00:	b530      	push	{r4, r5, lr}
 800af02:	d10e      	bne.n	800af22 <__mcmp+0x2a>
 800af04:	3314      	adds	r3, #20
 800af06:	3114      	adds	r1, #20
 800af08:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800af0c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800af10:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800af14:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800af18:	4295      	cmp	r5, r2
 800af1a:	d003      	beq.n	800af24 <__mcmp+0x2c>
 800af1c:	d205      	bcs.n	800af2a <__mcmp+0x32>
 800af1e:	f04f 30ff 	mov.w	r0, #4294967295
 800af22:	bd30      	pop	{r4, r5, pc}
 800af24:	42a3      	cmp	r3, r4
 800af26:	d3f3      	bcc.n	800af10 <__mcmp+0x18>
 800af28:	e7fb      	b.n	800af22 <__mcmp+0x2a>
 800af2a:	2001      	movs	r0, #1
 800af2c:	e7f9      	b.n	800af22 <__mcmp+0x2a>
	...

0800af30 <__mdiff>:
 800af30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af34:	4689      	mov	r9, r1
 800af36:	4606      	mov	r6, r0
 800af38:	4611      	mov	r1, r2
 800af3a:	4648      	mov	r0, r9
 800af3c:	4614      	mov	r4, r2
 800af3e:	f7ff ffdb 	bl	800aef8 <__mcmp>
 800af42:	1e05      	subs	r5, r0, #0
 800af44:	d112      	bne.n	800af6c <__mdiff+0x3c>
 800af46:	4629      	mov	r1, r5
 800af48:	4630      	mov	r0, r6
 800af4a:	f7ff fd11 	bl	800a970 <_Balloc>
 800af4e:	4602      	mov	r2, r0
 800af50:	b928      	cbnz	r0, 800af5e <__mdiff+0x2e>
 800af52:	4b3f      	ldr	r3, [pc, #252]	@ (800b050 <__mdiff+0x120>)
 800af54:	f240 2137 	movw	r1, #567	@ 0x237
 800af58:	483e      	ldr	r0, [pc, #248]	@ (800b054 <__mdiff+0x124>)
 800af5a:	f001 fa89 	bl	800c470 <__assert_func>
 800af5e:	2301      	movs	r3, #1
 800af60:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800af64:	4610      	mov	r0, r2
 800af66:	b003      	add	sp, #12
 800af68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af6c:	bfbc      	itt	lt
 800af6e:	464b      	movlt	r3, r9
 800af70:	46a1      	movlt	r9, r4
 800af72:	4630      	mov	r0, r6
 800af74:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800af78:	bfba      	itte	lt
 800af7a:	461c      	movlt	r4, r3
 800af7c:	2501      	movlt	r5, #1
 800af7e:	2500      	movge	r5, #0
 800af80:	f7ff fcf6 	bl	800a970 <_Balloc>
 800af84:	4602      	mov	r2, r0
 800af86:	b918      	cbnz	r0, 800af90 <__mdiff+0x60>
 800af88:	4b31      	ldr	r3, [pc, #196]	@ (800b050 <__mdiff+0x120>)
 800af8a:	f240 2145 	movw	r1, #581	@ 0x245
 800af8e:	e7e3      	b.n	800af58 <__mdiff+0x28>
 800af90:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800af94:	6926      	ldr	r6, [r4, #16]
 800af96:	60c5      	str	r5, [r0, #12]
 800af98:	f109 0310 	add.w	r3, r9, #16
 800af9c:	f109 0514 	add.w	r5, r9, #20
 800afa0:	f104 0e14 	add.w	lr, r4, #20
 800afa4:	f100 0b14 	add.w	fp, r0, #20
 800afa8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800afac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800afb0:	9301      	str	r3, [sp, #4]
 800afb2:	46d9      	mov	r9, fp
 800afb4:	f04f 0c00 	mov.w	ip, #0
 800afb8:	9b01      	ldr	r3, [sp, #4]
 800afba:	f85e 0b04 	ldr.w	r0, [lr], #4
 800afbe:	f853 af04 	ldr.w	sl, [r3, #4]!
 800afc2:	9301      	str	r3, [sp, #4]
 800afc4:	fa1f f38a 	uxth.w	r3, sl
 800afc8:	4619      	mov	r1, r3
 800afca:	b283      	uxth	r3, r0
 800afcc:	1acb      	subs	r3, r1, r3
 800afce:	0c00      	lsrs	r0, r0, #16
 800afd0:	4463      	add	r3, ip
 800afd2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800afd6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800afda:	b29b      	uxth	r3, r3
 800afdc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800afe0:	4576      	cmp	r6, lr
 800afe2:	f849 3b04 	str.w	r3, [r9], #4
 800afe6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800afea:	d8e5      	bhi.n	800afb8 <__mdiff+0x88>
 800afec:	1b33      	subs	r3, r6, r4
 800afee:	3b15      	subs	r3, #21
 800aff0:	f023 0303 	bic.w	r3, r3, #3
 800aff4:	3415      	adds	r4, #21
 800aff6:	3304      	adds	r3, #4
 800aff8:	42a6      	cmp	r6, r4
 800affa:	bf38      	it	cc
 800affc:	2304      	movcc	r3, #4
 800affe:	441d      	add	r5, r3
 800b000:	445b      	add	r3, fp
 800b002:	461e      	mov	r6, r3
 800b004:	462c      	mov	r4, r5
 800b006:	4544      	cmp	r4, r8
 800b008:	d30e      	bcc.n	800b028 <__mdiff+0xf8>
 800b00a:	f108 0103 	add.w	r1, r8, #3
 800b00e:	1b49      	subs	r1, r1, r5
 800b010:	f021 0103 	bic.w	r1, r1, #3
 800b014:	3d03      	subs	r5, #3
 800b016:	45a8      	cmp	r8, r5
 800b018:	bf38      	it	cc
 800b01a:	2100      	movcc	r1, #0
 800b01c:	440b      	add	r3, r1
 800b01e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b022:	b191      	cbz	r1, 800b04a <__mdiff+0x11a>
 800b024:	6117      	str	r7, [r2, #16]
 800b026:	e79d      	b.n	800af64 <__mdiff+0x34>
 800b028:	f854 1b04 	ldr.w	r1, [r4], #4
 800b02c:	46e6      	mov	lr, ip
 800b02e:	0c08      	lsrs	r0, r1, #16
 800b030:	fa1c fc81 	uxtah	ip, ip, r1
 800b034:	4471      	add	r1, lr
 800b036:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b03a:	b289      	uxth	r1, r1
 800b03c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b040:	f846 1b04 	str.w	r1, [r6], #4
 800b044:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b048:	e7dd      	b.n	800b006 <__mdiff+0xd6>
 800b04a:	3f01      	subs	r7, #1
 800b04c:	e7e7      	b.n	800b01e <__mdiff+0xee>
 800b04e:	bf00      	nop
 800b050:	0800d2d9 	.word	0x0800d2d9
 800b054:	0800d2ea 	.word	0x0800d2ea

0800b058 <__ulp>:
 800b058:	b082      	sub	sp, #8
 800b05a:	ed8d 0b00 	vstr	d0, [sp]
 800b05e:	9a01      	ldr	r2, [sp, #4]
 800b060:	4b0f      	ldr	r3, [pc, #60]	@ (800b0a0 <__ulp+0x48>)
 800b062:	4013      	ands	r3, r2
 800b064:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b068:	2b00      	cmp	r3, #0
 800b06a:	dc08      	bgt.n	800b07e <__ulp+0x26>
 800b06c:	425b      	negs	r3, r3
 800b06e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b072:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b076:	da04      	bge.n	800b082 <__ulp+0x2a>
 800b078:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b07c:	4113      	asrs	r3, r2
 800b07e:	2200      	movs	r2, #0
 800b080:	e008      	b.n	800b094 <__ulp+0x3c>
 800b082:	f1a2 0314 	sub.w	r3, r2, #20
 800b086:	2b1e      	cmp	r3, #30
 800b088:	bfda      	itte	le
 800b08a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b08e:	40da      	lsrle	r2, r3
 800b090:	2201      	movgt	r2, #1
 800b092:	2300      	movs	r3, #0
 800b094:	4619      	mov	r1, r3
 800b096:	4610      	mov	r0, r2
 800b098:	ec41 0b10 	vmov	d0, r0, r1
 800b09c:	b002      	add	sp, #8
 800b09e:	4770      	bx	lr
 800b0a0:	7ff00000 	.word	0x7ff00000

0800b0a4 <__b2d>:
 800b0a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0a8:	6906      	ldr	r6, [r0, #16]
 800b0aa:	f100 0814 	add.w	r8, r0, #20
 800b0ae:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b0b2:	1f37      	subs	r7, r6, #4
 800b0b4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b0b8:	4610      	mov	r0, r2
 800b0ba:	f7ff fd4b 	bl	800ab54 <__hi0bits>
 800b0be:	f1c0 0320 	rsb	r3, r0, #32
 800b0c2:	280a      	cmp	r0, #10
 800b0c4:	600b      	str	r3, [r1, #0]
 800b0c6:	491b      	ldr	r1, [pc, #108]	@ (800b134 <__b2d+0x90>)
 800b0c8:	dc15      	bgt.n	800b0f6 <__b2d+0x52>
 800b0ca:	f1c0 0c0b 	rsb	ip, r0, #11
 800b0ce:	fa22 f30c 	lsr.w	r3, r2, ip
 800b0d2:	45b8      	cmp	r8, r7
 800b0d4:	ea43 0501 	orr.w	r5, r3, r1
 800b0d8:	bf34      	ite	cc
 800b0da:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b0de:	2300      	movcs	r3, #0
 800b0e0:	3015      	adds	r0, #21
 800b0e2:	fa02 f000 	lsl.w	r0, r2, r0
 800b0e6:	fa23 f30c 	lsr.w	r3, r3, ip
 800b0ea:	4303      	orrs	r3, r0
 800b0ec:	461c      	mov	r4, r3
 800b0ee:	ec45 4b10 	vmov	d0, r4, r5
 800b0f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0f6:	45b8      	cmp	r8, r7
 800b0f8:	bf3a      	itte	cc
 800b0fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b0fe:	f1a6 0708 	subcc.w	r7, r6, #8
 800b102:	2300      	movcs	r3, #0
 800b104:	380b      	subs	r0, #11
 800b106:	d012      	beq.n	800b12e <__b2d+0x8a>
 800b108:	f1c0 0120 	rsb	r1, r0, #32
 800b10c:	fa23 f401 	lsr.w	r4, r3, r1
 800b110:	4082      	lsls	r2, r0
 800b112:	4322      	orrs	r2, r4
 800b114:	4547      	cmp	r7, r8
 800b116:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b11a:	bf8c      	ite	hi
 800b11c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b120:	2200      	movls	r2, #0
 800b122:	4083      	lsls	r3, r0
 800b124:	40ca      	lsrs	r2, r1
 800b126:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b12a:	4313      	orrs	r3, r2
 800b12c:	e7de      	b.n	800b0ec <__b2d+0x48>
 800b12e:	ea42 0501 	orr.w	r5, r2, r1
 800b132:	e7db      	b.n	800b0ec <__b2d+0x48>
 800b134:	3ff00000 	.word	0x3ff00000

0800b138 <__d2b>:
 800b138:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b13c:	460f      	mov	r7, r1
 800b13e:	2101      	movs	r1, #1
 800b140:	ec59 8b10 	vmov	r8, r9, d0
 800b144:	4616      	mov	r6, r2
 800b146:	f7ff fc13 	bl	800a970 <_Balloc>
 800b14a:	4604      	mov	r4, r0
 800b14c:	b930      	cbnz	r0, 800b15c <__d2b+0x24>
 800b14e:	4602      	mov	r2, r0
 800b150:	4b23      	ldr	r3, [pc, #140]	@ (800b1e0 <__d2b+0xa8>)
 800b152:	4824      	ldr	r0, [pc, #144]	@ (800b1e4 <__d2b+0xac>)
 800b154:	f240 310f 	movw	r1, #783	@ 0x30f
 800b158:	f001 f98a 	bl	800c470 <__assert_func>
 800b15c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b160:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b164:	b10d      	cbz	r5, 800b16a <__d2b+0x32>
 800b166:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b16a:	9301      	str	r3, [sp, #4]
 800b16c:	f1b8 0300 	subs.w	r3, r8, #0
 800b170:	d023      	beq.n	800b1ba <__d2b+0x82>
 800b172:	4668      	mov	r0, sp
 800b174:	9300      	str	r3, [sp, #0]
 800b176:	f7ff fd0c 	bl	800ab92 <__lo0bits>
 800b17a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b17e:	b1d0      	cbz	r0, 800b1b6 <__d2b+0x7e>
 800b180:	f1c0 0320 	rsb	r3, r0, #32
 800b184:	fa02 f303 	lsl.w	r3, r2, r3
 800b188:	430b      	orrs	r3, r1
 800b18a:	40c2      	lsrs	r2, r0
 800b18c:	6163      	str	r3, [r4, #20]
 800b18e:	9201      	str	r2, [sp, #4]
 800b190:	9b01      	ldr	r3, [sp, #4]
 800b192:	61a3      	str	r3, [r4, #24]
 800b194:	2b00      	cmp	r3, #0
 800b196:	bf0c      	ite	eq
 800b198:	2201      	moveq	r2, #1
 800b19a:	2202      	movne	r2, #2
 800b19c:	6122      	str	r2, [r4, #16]
 800b19e:	b1a5      	cbz	r5, 800b1ca <__d2b+0x92>
 800b1a0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b1a4:	4405      	add	r5, r0
 800b1a6:	603d      	str	r5, [r7, #0]
 800b1a8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b1ac:	6030      	str	r0, [r6, #0]
 800b1ae:	4620      	mov	r0, r4
 800b1b0:	b003      	add	sp, #12
 800b1b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b1b6:	6161      	str	r1, [r4, #20]
 800b1b8:	e7ea      	b.n	800b190 <__d2b+0x58>
 800b1ba:	a801      	add	r0, sp, #4
 800b1bc:	f7ff fce9 	bl	800ab92 <__lo0bits>
 800b1c0:	9b01      	ldr	r3, [sp, #4]
 800b1c2:	6163      	str	r3, [r4, #20]
 800b1c4:	3020      	adds	r0, #32
 800b1c6:	2201      	movs	r2, #1
 800b1c8:	e7e8      	b.n	800b19c <__d2b+0x64>
 800b1ca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b1ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b1d2:	6038      	str	r0, [r7, #0]
 800b1d4:	6918      	ldr	r0, [r3, #16]
 800b1d6:	f7ff fcbd 	bl	800ab54 <__hi0bits>
 800b1da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b1de:	e7e5      	b.n	800b1ac <__d2b+0x74>
 800b1e0:	0800d2d9 	.word	0x0800d2d9
 800b1e4:	0800d2ea 	.word	0x0800d2ea

0800b1e8 <__ratio>:
 800b1e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1ec:	b085      	sub	sp, #20
 800b1ee:	e9cd 1000 	strd	r1, r0, [sp]
 800b1f2:	a902      	add	r1, sp, #8
 800b1f4:	f7ff ff56 	bl	800b0a4 <__b2d>
 800b1f8:	9800      	ldr	r0, [sp, #0]
 800b1fa:	a903      	add	r1, sp, #12
 800b1fc:	ec55 4b10 	vmov	r4, r5, d0
 800b200:	f7ff ff50 	bl	800b0a4 <__b2d>
 800b204:	9b01      	ldr	r3, [sp, #4]
 800b206:	6919      	ldr	r1, [r3, #16]
 800b208:	9b00      	ldr	r3, [sp, #0]
 800b20a:	691b      	ldr	r3, [r3, #16]
 800b20c:	1ac9      	subs	r1, r1, r3
 800b20e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b212:	1a9b      	subs	r3, r3, r2
 800b214:	ec5b ab10 	vmov	sl, fp, d0
 800b218:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	bfce      	itee	gt
 800b220:	462a      	movgt	r2, r5
 800b222:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b226:	465a      	movle	r2, fp
 800b228:	462f      	mov	r7, r5
 800b22a:	46d9      	mov	r9, fp
 800b22c:	bfcc      	ite	gt
 800b22e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b232:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b236:	464b      	mov	r3, r9
 800b238:	4652      	mov	r2, sl
 800b23a:	4620      	mov	r0, r4
 800b23c:	4639      	mov	r1, r7
 800b23e:	f7f5 fb2d 	bl	800089c <__aeabi_ddiv>
 800b242:	ec41 0b10 	vmov	d0, r0, r1
 800b246:	b005      	add	sp, #20
 800b248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b24c <__copybits>:
 800b24c:	3901      	subs	r1, #1
 800b24e:	b570      	push	{r4, r5, r6, lr}
 800b250:	1149      	asrs	r1, r1, #5
 800b252:	6914      	ldr	r4, [r2, #16]
 800b254:	3101      	adds	r1, #1
 800b256:	f102 0314 	add.w	r3, r2, #20
 800b25a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b25e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b262:	1f05      	subs	r5, r0, #4
 800b264:	42a3      	cmp	r3, r4
 800b266:	d30c      	bcc.n	800b282 <__copybits+0x36>
 800b268:	1aa3      	subs	r3, r4, r2
 800b26a:	3b11      	subs	r3, #17
 800b26c:	f023 0303 	bic.w	r3, r3, #3
 800b270:	3211      	adds	r2, #17
 800b272:	42a2      	cmp	r2, r4
 800b274:	bf88      	it	hi
 800b276:	2300      	movhi	r3, #0
 800b278:	4418      	add	r0, r3
 800b27a:	2300      	movs	r3, #0
 800b27c:	4288      	cmp	r0, r1
 800b27e:	d305      	bcc.n	800b28c <__copybits+0x40>
 800b280:	bd70      	pop	{r4, r5, r6, pc}
 800b282:	f853 6b04 	ldr.w	r6, [r3], #4
 800b286:	f845 6f04 	str.w	r6, [r5, #4]!
 800b28a:	e7eb      	b.n	800b264 <__copybits+0x18>
 800b28c:	f840 3b04 	str.w	r3, [r0], #4
 800b290:	e7f4      	b.n	800b27c <__copybits+0x30>

0800b292 <__any_on>:
 800b292:	f100 0214 	add.w	r2, r0, #20
 800b296:	6900      	ldr	r0, [r0, #16]
 800b298:	114b      	asrs	r3, r1, #5
 800b29a:	4298      	cmp	r0, r3
 800b29c:	b510      	push	{r4, lr}
 800b29e:	db11      	blt.n	800b2c4 <__any_on+0x32>
 800b2a0:	dd0a      	ble.n	800b2b8 <__any_on+0x26>
 800b2a2:	f011 011f 	ands.w	r1, r1, #31
 800b2a6:	d007      	beq.n	800b2b8 <__any_on+0x26>
 800b2a8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b2ac:	fa24 f001 	lsr.w	r0, r4, r1
 800b2b0:	fa00 f101 	lsl.w	r1, r0, r1
 800b2b4:	428c      	cmp	r4, r1
 800b2b6:	d10b      	bne.n	800b2d0 <__any_on+0x3e>
 800b2b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b2bc:	4293      	cmp	r3, r2
 800b2be:	d803      	bhi.n	800b2c8 <__any_on+0x36>
 800b2c0:	2000      	movs	r0, #0
 800b2c2:	bd10      	pop	{r4, pc}
 800b2c4:	4603      	mov	r3, r0
 800b2c6:	e7f7      	b.n	800b2b8 <__any_on+0x26>
 800b2c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b2cc:	2900      	cmp	r1, #0
 800b2ce:	d0f5      	beq.n	800b2bc <__any_on+0x2a>
 800b2d0:	2001      	movs	r0, #1
 800b2d2:	e7f6      	b.n	800b2c2 <__any_on+0x30>

0800b2d4 <sulp>:
 800b2d4:	b570      	push	{r4, r5, r6, lr}
 800b2d6:	4604      	mov	r4, r0
 800b2d8:	460d      	mov	r5, r1
 800b2da:	ec45 4b10 	vmov	d0, r4, r5
 800b2de:	4616      	mov	r6, r2
 800b2e0:	f7ff feba 	bl	800b058 <__ulp>
 800b2e4:	ec51 0b10 	vmov	r0, r1, d0
 800b2e8:	b17e      	cbz	r6, 800b30a <sulp+0x36>
 800b2ea:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b2ee:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	dd09      	ble.n	800b30a <sulp+0x36>
 800b2f6:	051b      	lsls	r3, r3, #20
 800b2f8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b2fc:	2400      	movs	r4, #0
 800b2fe:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b302:	4622      	mov	r2, r4
 800b304:	462b      	mov	r3, r5
 800b306:	f7f5 f99f 	bl	8000648 <__aeabi_dmul>
 800b30a:	ec41 0b10 	vmov	d0, r0, r1
 800b30e:	bd70      	pop	{r4, r5, r6, pc}

0800b310 <_strtod_l>:
 800b310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b314:	b09f      	sub	sp, #124	@ 0x7c
 800b316:	460c      	mov	r4, r1
 800b318:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b31a:	2200      	movs	r2, #0
 800b31c:	921a      	str	r2, [sp, #104]	@ 0x68
 800b31e:	9005      	str	r0, [sp, #20]
 800b320:	f04f 0a00 	mov.w	sl, #0
 800b324:	f04f 0b00 	mov.w	fp, #0
 800b328:	460a      	mov	r2, r1
 800b32a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b32c:	7811      	ldrb	r1, [r2, #0]
 800b32e:	292b      	cmp	r1, #43	@ 0x2b
 800b330:	d04a      	beq.n	800b3c8 <_strtod_l+0xb8>
 800b332:	d838      	bhi.n	800b3a6 <_strtod_l+0x96>
 800b334:	290d      	cmp	r1, #13
 800b336:	d832      	bhi.n	800b39e <_strtod_l+0x8e>
 800b338:	2908      	cmp	r1, #8
 800b33a:	d832      	bhi.n	800b3a2 <_strtod_l+0x92>
 800b33c:	2900      	cmp	r1, #0
 800b33e:	d03b      	beq.n	800b3b8 <_strtod_l+0xa8>
 800b340:	2200      	movs	r2, #0
 800b342:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b344:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b346:	782a      	ldrb	r2, [r5, #0]
 800b348:	2a30      	cmp	r2, #48	@ 0x30
 800b34a:	f040 80b3 	bne.w	800b4b4 <_strtod_l+0x1a4>
 800b34e:	786a      	ldrb	r2, [r5, #1]
 800b350:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b354:	2a58      	cmp	r2, #88	@ 0x58
 800b356:	d16e      	bne.n	800b436 <_strtod_l+0x126>
 800b358:	9302      	str	r3, [sp, #8]
 800b35a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b35c:	9301      	str	r3, [sp, #4]
 800b35e:	ab1a      	add	r3, sp, #104	@ 0x68
 800b360:	9300      	str	r3, [sp, #0]
 800b362:	4a8e      	ldr	r2, [pc, #568]	@ (800b59c <_strtod_l+0x28c>)
 800b364:	9805      	ldr	r0, [sp, #20]
 800b366:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b368:	a919      	add	r1, sp, #100	@ 0x64
 800b36a:	f001 f91b 	bl	800c5a4 <__gethex>
 800b36e:	f010 060f 	ands.w	r6, r0, #15
 800b372:	4604      	mov	r4, r0
 800b374:	d005      	beq.n	800b382 <_strtod_l+0x72>
 800b376:	2e06      	cmp	r6, #6
 800b378:	d128      	bne.n	800b3cc <_strtod_l+0xbc>
 800b37a:	3501      	adds	r5, #1
 800b37c:	2300      	movs	r3, #0
 800b37e:	9519      	str	r5, [sp, #100]	@ 0x64
 800b380:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b382:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b384:	2b00      	cmp	r3, #0
 800b386:	f040 858e 	bne.w	800bea6 <_strtod_l+0xb96>
 800b38a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b38c:	b1cb      	cbz	r3, 800b3c2 <_strtod_l+0xb2>
 800b38e:	4652      	mov	r2, sl
 800b390:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b394:	ec43 2b10 	vmov	d0, r2, r3
 800b398:	b01f      	add	sp, #124	@ 0x7c
 800b39a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b39e:	2920      	cmp	r1, #32
 800b3a0:	d1ce      	bne.n	800b340 <_strtod_l+0x30>
 800b3a2:	3201      	adds	r2, #1
 800b3a4:	e7c1      	b.n	800b32a <_strtod_l+0x1a>
 800b3a6:	292d      	cmp	r1, #45	@ 0x2d
 800b3a8:	d1ca      	bne.n	800b340 <_strtod_l+0x30>
 800b3aa:	2101      	movs	r1, #1
 800b3ac:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b3ae:	1c51      	adds	r1, r2, #1
 800b3b0:	9119      	str	r1, [sp, #100]	@ 0x64
 800b3b2:	7852      	ldrb	r2, [r2, #1]
 800b3b4:	2a00      	cmp	r2, #0
 800b3b6:	d1c5      	bne.n	800b344 <_strtod_l+0x34>
 800b3b8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b3ba:	9419      	str	r4, [sp, #100]	@ 0x64
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	f040 8570 	bne.w	800bea2 <_strtod_l+0xb92>
 800b3c2:	4652      	mov	r2, sl
 800b3c4:	465b      	mov	r3, fp
 800b3c6:	e7e5      	b.n	800b394 <_strtod_l+0x84>
 800b3c8:	2100      	movs	r1, #0
 800b3ca:	e7ef      	b.n	800b3ac <_strtod_l+0x9c>
 800b3cc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b3ce:	b13a      	cbz	r2, 800b3e0 <_strtod_l+0xd0>
 800b3d0:	2135      	movs	r1, #53	@ 0x35
 800b3d2:	a81c      	add	r0, sp, #112	@ 0x70
 800b3d4:	f7ff ff3a 	bl	800b24c <__copybits>
 800b3d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b3da:	9805      	ldr	r0, [sp, #20]
 800b3dc:	f7ff fb08 	bl	800a9f0 <_Bfree>
 800b3e0:	3e01      	subs	r6, #1
 800b3e2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b3e4:	2e04      	cmp	r6, #4
 800b3e6:	d806      	bhi.n	800b3f6 <_strtod_l+0xe6>
 800b3e8:	e8df f006 	tbb	[pc, r6]
 800b3ec:	201d0314 	.word	0x201d0314
 800b3f0:	14          	.byte	0x14
 800b3f1:	00          	.byte	0x00
 800b3f2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b3f6:	05e1      	lsls	r1, r4, #23
 800b3f8:	bf48      	it	mi
 800b3fa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b3fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b402:	0d1b      	lsrs	r3, r3, #20
 800b404:	051b      	lsls	r3, r3, #20
 800b406:	2b00      	cmp	r3, #0
 800b408:	d1bb      	bne.n	800b382 <_strtod_l+0x72>
 800b40a:	f7fe fb21 	bl	8009a50 <__errno>
 800b40e:	2322      	movs	r3, #34	@ 0x22
 800b410:	6003      	str	r3, [r0, #0]
 800b412:	e7b6      	b.n	800b382 <_strtod_l+0x72>
 800b414:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b418:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b41c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b420:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b424:	e7e7      	b.n	800b3f6 <_strtod_l+0xe6>
 800b426:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800b5a4 <_strtod_l+0x294>
 800b42a:	e7e4      	b.n	800b3f6 <_strtod_l+0xe6>
 800b42c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b430:	f04f 3aff 	mov.w	sl, #4294967295
 800b434:	e7df      	b.n	800b3f6 <_strtod_l+0xe6>
 800b436:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b438:	1c5a      	adds	r2, r3, #1
 800b43a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b43c:	785b      	ldrb	r3, [r3, #1]
 800b43e:	2b30      	cmp	r3, #48	@ 0x30
 800b440:	d0f9      	beq.n	800b436 <_strtod_l+0x126>
 800b442:	2b00      	cmp	r3, #0
 800b444:	d09d      	beq.n	800b382 <_strtod_l+0x72>
 800b446:	2301      	movs	r3, #1
 800b448:	9309      	str	r3, [sp, #36]	@ 0x24
 800b44a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b44c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b44e:	2300      	movs	r3, #0
 800b450:	9308      	str	r3, [sp, #32]
 800b452:	930a      	str	r3, [sp, #40]	@ 0x28
 800b454:	461f      	mov	r7, r3
 800b456:	220a      	movs	r2, #10
 800b458:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b45a:	7805      	ldrb	r5, [r0, #0]
 800b45c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b460:	b2d9      	uxtb	r1, r3
 800b462:	2909      	cmp	r1, #9
 800b464:	d928      	bls.n	800b4b8 <_strtod_l+0x1a8>
 800b466:	494e      	ldr	r1, [pc, #312]	@ (800b5a0 <_strtod_l+0x290>)
 800b468:	2201      	movs	r2, #1
 800b46a:	f000 ffd5 	bl	800c418 <strncmp>
 800b46e:	2800      	cmp	r0, #0
 800b470:	d032      	beq.n	800b4d8 <_strtod_l+0x1c8>
 800b472:	2000      	movs	r0, #0
 800b474:	462a      	mov	r2, r5
 800b476:	4681      	mov	r9, r0
 800b478:	463d      	mov	r5, r7
 800b47a:	4603      	mov	r3, r0
 800b47c:	2a65      	cmp	r2, #101	@ 0x65
 800b47e:	d001      	beq.n	800b484 <_strtod_l+0x174>
 800b480:	2a45      	cmp	r2, #69	@ 0x45
 800b482:	d114      	bne.n	800b4ae <_strtod_l+0x19e>
 800b484:	b91d      	cbnz	r5, 800b48e <_strtod_l+0x17e>
 800b486:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b488:	4302      	orrs	r2, r0
 800b48a:	d095      	beq.n	800b3b8 <_strtod_l+0xa8>
 800b48c:	2500      	movs	r5, #0
 800b48e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b490:	1c62      	adds	r2, r4, #1
 800b492:	9219      	str	r2, [sp, #100]	@ 0x64
 800b494:	7862      	ldrb	r2, [r4, #1]
 800b496:	2a2b      	cmp	r2, #43	@ 0x2b
 800b498:	d077      	beq.n	800b58a <_strtod_l+0x27a>
 800b49a:	2a2d      	cmp	r2, #45	@ 0x2d
 800b49c:	d07b      	beq.n	800b596 <_strtod_l+0x286>
 800b49e:	f04f 0c00 	mov.w	ip, #0
 800b4a2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b4a6:	2909      	cmp	r1, #9
 800b4a8:	f240 8082 	bls.w	800b5b0 <_strtod_l+0x2a0>
 800b4ac:	9419      	str	r4, [sp, #100]	@ 0x64
 800b4ae:	f04f 0800 	mov.w	r8, #0
 800b4b2:	e0a2      	b.n	800b5fa <_strtod_l+0x2ea>
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	e7c7      	b.n	800b448 <_strtod_l+0x138>
 800b4b8:	2f08      	cmp	r7, #8
 800b4ba:	bfd5      	itete	le
 800b4bc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800b4be:	9908      	ldrgt	r1, [sp, #32]
 800b4c0:	fb02 3301 	mlale	r3, r2, r1, r3
 800b4c4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b4c8:	f100 0001 	add.w	r0, r0, #1
 800b4cc:	bfd4      	ite	le
 800b4ce:	930a      	strle	r3, [sp, #40]	@ 0x28
 800b4d0:	9308      	strgt	r3, [sp, #32]
 800b4d2:	3701      	adds	r7, #1
 800b4d4:	9019      	str	r0, [sp, #100]	@ 0x64
 800b4d6:	e7bf      	b.n	800b458 <_strtod_l+0x148>
 800b4d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b4da:	1c5a      	adds	r2, r3, #1
 800b4dc:	9219      	str	r2, [sp, #100]	@ 0x64
 800b4de:	785a      	ldrb	r2, [r3, #1]
 800b4e0:	b37f      	cbz	r7, 800b542 <_strtod_l+0x232>
 800b4e2:	4681      	mov	r9, r0
 800b4e4:	463d      	mov	r5, r7
 800b4e6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b4ea:	2b09      	cmp	r3, #9
 800b4ec:	d912      	bls.n	800b514 <_strtod_l+0x204>
 800b4ee:	2301      	movs	r3, #1
 800b4f0:	e7c4      	b.n	800b47c <_strtod_l+0x16c>
 800b4f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b4f4:	1c5a      	adds	r2, r3, #1
 800b4f6:	9219      	str	r2, [sp, #100]	@ 0x64
 800b4f8:	785a      	ldrb	r2, [r3, #1]
 800b4fa:	3001      	adds	r0, #1
 800b4fc:	2a30      	cmp	r2, #48	@ 0x30
 800b4fe:	d0f8      	beq.n	800b4f2 <_strtod_l+0x1e2>
 800b500:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b504:	2b08      	cmp	r3, #8
 800b506:	f200 84d3 	bhi.w	800beb0 <_strtod_l+0xba0>
 800b50a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b50c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b50e:	4681      	mov	r9, r0
 800b510:	2000      	movs	r0, #0
 800b512:	4605      	mov	r5, r0
 800b514:	3a30      	subs	r2, #48	@ 0x30
 800b516:	f100 0301 	add.w	r3, r0, #1
 800b51a:	d02a      	beq.n	800b572 <_strtod_l+0x262>
 800b51c:	4499      	add	r9, r3
 800b51e:	eb00 0c05 	add.w	ip, r0, r5
 800b522:	462b      	mov	r3, r5
 800b524:	210a      	movs	r1, #10
 800b526:	4563      	cmp	r3, ip
 800b528:	d10d      	bne.n	800b546 <_strtod_l+0x236>
 800b52a:	1c69      	adds	r1, r5, #1
 800b52c:	4401      	add	r1, r0
 800b52e:	4428      	add	r0, r5
 800b530:	2808      	cmp	r0, #8
 800b532:	dc16      	bgt.n	800b562 <_strtod_l+0x252>
 800b534:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b536:	230a      	movs	r3, #10
 800b538:	fb03 2300 	mla	r3, r3, r0, r2
 800b53c:	930a      	str	r3, [sp, #40]	@ 0x28
 800b53e:	2300      	movs	r3, #0
 800b540:	e018      	b.n	800b574 <_strtod_l+0x264>
 800b542:	4638      	mov	r0, r7
 800b544:	e7da      	b.n	800b4fc <_strtod_l+0x1ec>
 800b546:	2b08      	cmp	r3, #8
 800b548:	f103 0301 	add.w	r3, r3, #1
 800b54c:	dc03      	bgt.n	800b556 <_strtod_l+0x246>
 800b54e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b550:	434e      	muls	r6, r1
 800b552:	960a      	str	r6, [sp, #40]	@ 0x28
 800b554:	e7e7      	b.n	800b526 <_strtod_l+0x216>
 800b556:	2b10      	cmp	r3, #16
 800b558:	bfde      	ittt	le
 800b55a:	9e08      	ldrle	r6, [sp, #32]
 800b55c:	434e      	mulle	r6, r1
 800b55e:	9608      	strle	r6, [sp, #32]
 800b560:	e7e1      	b.n	800b526 <_strtod_l+0x216>
 800b562:	280f      	cmp	r0, #15
 800b564:	dceb      	bgt.n	800b53e <_strtod_l+0x22e>
 800b566:	9808      	ldr	r0, [sp, #32]
 800b568:	230a      	movs	r3, #10
 800b56a:	fb03 2300 	mla	r3, r3, r0, r2
 800b56e:	9308      	str	r3, [sp, #32]
 800b570:	e7e5      	b.n	800b53e <_strtod_l+0x22e>
 800b572:	4629      	mov	r1, r5
 800b574:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b576:	1c50      	adds	r0, r2, #1
 800b578:	9019      	str	r0, [sp, #100]	@ 0x64
 800b57a:	7852      	ldrb	r2, [r2, #1]
 800b57c:	4618      	mov	r0, r3
 800b57e:	460d      	mov	r5, r1
 800b580:	e7b1      	b.n	800b4e6 <_strtod_l+0x1d6>
 800b582:	f04f 0900 	mov.w	r9, #0
 800b586:	2301      	movs	r3, #1
 800b588:	e77d      	b.n	800b486 <_strtod_l+0x176>
 800b58a:	f04f 0c00 	mov.w	ip, #0
 800b58e:	1ca2      	adds	r2, r4, #2
 800b590:	9219      	str	r2, [sp, #100]	@ 0x64
 800b592:	78a2      	ldrb	r2, [r4, #2]
 800b594:	e785      	b.n	800b4a2 <_strtod_l+0x192>
 800b596:	f04f 0c01 	mov.w	ip, #1
 800b59a:	e7f8      	b.n	800b58e <_strtod_l+0x27e>
 800b59c:	0800d458 	.word	0x0800d458
 800b5a0:	0800d440 	.word	0x0800d440
 800b5a4:	7ff00000 	.word	0x7ff00000
 800b5a8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b5aa:	1c51      	adds	r1, r2, #1
 800b5ac:	9119      	str	r1, [sp, #100]	@ 0x64
 800b5ae:	7852      	ldrb	r2, [r2, #1]
 800b5b0:	2a30      	cmp	r2, #48	@ 0x30
 800b5b2:	d0f9      	beq.n	800b5a8 <_strtod_l+0x298>
 800b5b4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b5b8:	2908      	cmp	r1, #8
 800b5ba:	f63f af78 	bhi.w	800b4ae <_strtod_l+0x19e>
 800b5be:	3a30      	subs	r2, #48	@ 0x30
 800b5c0:	920e      	str	r2, [sp, #56]	@ 0x38
 800b5c2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b5c4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b5c6:	f04f 080a 	mov.w	r8, #10
 800b5ca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b5cc:	1c56      	adds	r6, r2, #1
 800b5ce:	9619      	str	r6, [sp, #100]	@ 0x64
 800b5d0:	7852      	ldrb	r2, [r2, #1]
 800b5d2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b5d6:	f1be 0f09 	cmp.w	lr, #9
 800b5da:	d939      	bls.n	800b650 <_strtod_l+0x340>
 800b5dc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b5de:	1a76      	subs	r6, r6, r1
 800b5e0:	2e08      	cmp	r6, #8
 800b5e2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b5e6:	dc03      	bgt.n	800b5f0 <_strtod_l+0x2e0>
 800b5e8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b5ea:	4588      	cmp	r8, r1
 800b5ec:	bfa8      	it	ge
 800b5ee:	4688      	movge	r8, r1
 800b5f0:	f1bc 0f00 	cmp.w	ip, #0
 800b5f4:	d001      	beq.n	800b5fa <_strtod_l+0x2ea>
 800b5f6:	f1c8 0800 	rsb	r8, r8, #0
 800b5fa:	2d00      	cmp	r5, #0
 800b5fc:	d14e      	bne.n	800b69c <_strtod_l+0x38c>
 800b5fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b600:	4308      	orrs	r0, r1
 800b602:	f47f aebe 	bne.w	800b382 <_strtod_l+0x72>
 800b606:	2b00      	cmp	r3, #0
 800b608:	f47f aed6 	bne.w	800b3b8 <_strtod_l+0xa8>
 800b60c:	2a69      	cmp	r2, #105	@ 0x69
 800b60e:	d028      	beq.n	800b662 <_strtod_l+0x352>
 800b610:	dc25      	bgt.n	800b65e <_strtod_l+0x34e>
 800b612:	2a49      	cmp	r2, #73	@ 0x49
 800b614:	d025      	beq.n	800b662 <_strtod_l+0x352>
 800b616:	2a4e      	cmp	r2, #78	@ 0x4e
 800b618:	f47f aece 	bne.w	800b3b8 <_strtod_l+0xa8>
 800b61c:	499b      	ldr	r1, [pc, #620]	@ (800b88c <_strtod_l+0x57c>)
 800b61e:	a819      	add	r0, sp, #100	@ 0x64
 800b620:	f001 f9e2 	bl	800c9e8 <__match>
 800b624:	2800      	cmp	r0, #0
 800b626:	f43f aec7 	beq.w	800b3b8 <_strtod_l+0xa8>
 800b62a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b62c:	781b      	ldrb	r3, [r3, #0]
 800b62e:	2b28      	cmp	r3, #40	@ 0x28
 800b630:	d12e      	bne.n	800b690 <_strtod_l+0x380>
 800b632:	4997      	ldr	r1, [pc, #604]	@ (800b890 <_strtod_l+0x580>)
 800b634:	aa1c      	add	r2, sp, #112	@ 0x70
 800b636:	a819      	add	r0, sp, #100	@ 0x64
 800b638:	f001 f9ea 	bl	800ca10 <__hexnan>
 800b63c:	2805      	cmp	r0, #5
 800b63e:	d127      	bne.n	800b690 <_strtod_l+0x380>
 800b640:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b642:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b646:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b64a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b64e:	e698      	b.n	800b382 <_strtod_l+0x72>
 800b650:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b652:	fb08 2101 	mla	r1, r8, r1, r2
 800b656:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b65a:	920e      	str	r2, [sp, #56]	@ 0x38
 800b65c:	e7b5      	b.n	800b5ca <_strtod_l+0x2ba>
 800b65e:	2a6e      	cmp	r2, #110	@ 0x6e
 800b660:	e7da      	b.n	800b618 <_strtod_l+0x308>
 800b662:	498c      	ldr	r1, [pc, #560]	@ (800b894 <_strtod_l+0x584>)
 800b664:	a819      	add	r0, sp, #100	@ 0x64
 800b666:	f001 f9bf 	bl	800c9e8 <__match>
 800b66a:	2800      	cmp	r0, #0
 800b66c:	f43f aea4 	beq.w	800b3b8 <_strtod_l+0xa8>
 800b670:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b672:	4989      	ldr	r1, [pc, #548]	@ (800b898 <_strtod_l+0x588>)
 800b674:	3b01      	subs	r3, #1
 800b676:	a819      	add	r0, sp, #100	@ 0x64
 800b678:	9319      	str	r3, [sp, #100]	@ 0x64
 800b67a:	f001 f9b5 	bl	800c9e8 <__match>
 800b67e:	b910      	cbnz	r0, 800b686 <_strtod_l+0x376>
 800b680:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b682:	3301      	adds	r3, #1
 800b684:	9319      	str	r3, [sp, #100]	@ 0x64
 800b686:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800b8a8 <_strtod_l+0x598>
 800b68a:	f04f 0a00 	mov.w	sl, #0
 800b68e:	e678      	b.n	800b382 <_strtod_l+0x72>
 800b690:	4882      	ldr	r0, [pc, #520]	@ (800b89c <_strtod_l+0x58c>)
 800b692:	f000 fee5 	bl	800c460 <nan>
 800b696:	ec5b ab10 	vmov	sl, fp, d0
 800b69a:	e672      	b.n	800b382 <_strtod_l+0x72>
 800b69c:	eba8 0309 	sub.w	r3, r8, r9
 800b6a0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b6a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6a4:	2f00      	cmp	r7, #0
 800b6a6:	bf08      	it	eq
 800b6a8:	462f      	moveq	r7, r5
 800b6aa:	2d10      	cmp	r5, #16
 800b6ac:	462c      	mov	r4, r5
 800b6ae:	bfa8      	it	ge
 800b6b0:	2410      	movge	r4, #16
 800b6b2:	f7f4 ff4f 	bl	8000554 <__aeabi_ui2d>
 800b6b6:	2d09      	cmp	r5, #9
 800b6b8:	4682      	mov	sl, r0
 800b6ba:	468b      	mov	fp, r1
 800b6bc:	dc13      	bgt.n	800b6e6 <_strtod_l+0x3d6>
 800b6be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	f43f ae5e 	beq.w	800b382 <_strtod_l+0x72>
 800b6c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6c8:	dd78      	ble.n	800b7bc <_strtod_l+0x4ac>
 800b6ca:	2b16      	cmp	r3, #22
 800b6cc:	dc5f      	bgt.n	800b78e <_strtod_l+0x47e>
 800b6ce:	4974      	ldr	r1, [pc, #464]	@ (800b8a0 <_strtod_l+0x590>)
 800b6d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b6d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6d8:	4652      	mov	r2, sl
 800b6da:	465b      	mov	r3, fp
 800b6dc:	f7f4 ffb4 	bl	8000648 <__aeabi_dmul>
 800b6e0:	4682      	mov	sl, r0
 800b6e2:	468b      	mov	fp, r1
 800b6e4:	e64d      	b.n	800b382 <_strtod_l+0x72>
 800b6e6:	4b6e      	ldr	r3, [pc, #440]	@ (800b8a0 <_strtod_l+0x590>)
 800b6e8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b6ec:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b6f0:	f7f4 ffaa 	bl	8000648 <__aeabi_dmul>
 800b6f4:	4682      	mov	sl, r0
 800b6f6:	9808      	ldr	r0, [sp, #32]
 800b6f8:	468b      	mov	fp, r1
 800b6fa:	f7f4 ff2b 	bl	8000554 <__aeabi_ui2d>
 800b6fe:	4602      	mov	r2, r0
 800b700:	460b      	mov	r3, r1
 800b702:	4650      	mov	r0, sl
 800b704:	4659      	mov	r1, fp
 800b706:	f7f4 fde9 	bl	80002dc <__adddf3>
 800b70a:	2d0f      	cmp	r5, #15
 800b70c:	4682      	mov	sl, r0
 800b70e:	468b      	mov	fp, r1
 800b710:	ddd5      	ble.n	800b6be <_strtod_l+0x3ae>
 800b712:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b714:	1b2c      	subs	r4, r5, r4
 800b716:	441c      	add	r4, r3
 800b718:	2c00      	cmp	r4, #0
 800b71a:	f340 8096 	ble.w	800b84a <_strtod_l+0x53a>
 800b71e:	f014 030f 	ands.w	r3, r4, #15
 800b722:	d00a      	beq.n	800b73a <_strtod_l+0x42a>
 800b724:	495e      	ldr	r1, [pc, #376]	@ (800b8a0 <_strtod_l+0x590>)
 800b726:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b72a:	4652      	mov	r2, sl
 800b72c:	465b      	mov	r3, fp
 800b72e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b732:	f7f4 ff89 	bl	8000648 <__aeabi_dmul>
 800b736:	4682      	mov	sl, r0
 800b738:	468b      	mov	fp, r1
 800b73a:	f034 040f 	bics.w	r4, r4, #15
 800b73e:	d073      	beq.n	800b828 <_strtod_l+0x518>
 800b740:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b744:	dd48      	ble.n	800b7d8 <_strtod_l+0x4c8>
 800b746:	2400      	movs	r4, #0
 800b748:	46a0      	mov	r8, r4
 800b74a:	940a      	str	r4, [sp, #40]	@ 0x28
 800b74c:	46a1      	mov	r9, r4
 800b74e:	9a05      	ldr	r2, [sp, #20]
 800b750:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800b8a8 <_strtod_l+0x598>
 800b754:	2322      	movs	r3, #34	@ 0x22
 800b756:	6013      	str	r3, [r2, #0]
 800b758:	f04f 0a00 	mov.w	sl, #0
 800b75c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b75e:	2b00      	cmp	r3, #0
 800b760:	f43f ae0f 	beq.w	800b382 <_strtod_l+0x72>
 800b764:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b766:	9805      	ldr	r0, [sp, #20]
 800b768:	f7ff f942 	bl	800a9f0 <_Bfree>
 800b76c:	9805      	ldr	r0, [sp, #20]
 800b76e:	4649      	mov	r1, r9
 800b770:	f7ff f93e 	bl	800a9f0 <_Bfree>
 800b774:	9805      	ldr	r0, [sp, #20]
 800b776:	4641      	mov	r1, r8
 800b778:	f7ff f93a 	bl	800a9f0 <_Bfree>
 800b77c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b77e:	9805      	ldr	r0, [sp, #20]
 800b780:	f7ff f936 	bl	800a9f0 <_Bfree>
 800b784:	9805      	ldr	r0, [sp, #20]
 800b786:	4621      	mov	r1, r4
 800b788:	f7ff f932 	bl	800a9f0 <_Bfree>
 800b78c:	e5f9      	b.n	800b382 <_strtod_l+0x72>
 800b78e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b790:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b794:	4293      	cmp	r3, r2
 800b796:	dbbc      	blt.n	800b712 <_strtod_l+0x402>
 800b798:	4c41      	ldr	r4, [pc, #260]	@ (800b8a0 <_strtod_l+0x590>)
 800b79a:	f1c5 050f 	rsb	r5, r5, #15
 800b79e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b7a2:	4652      	mov	r2, sl
 800b7a4:	465b      	mov	r3, fp
 800b7a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b7aa:	f7f4 ff4d 	bl	8000648 <__aeabi_dmul>
 800b7ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7b0:	1b5d      	subs	r5, r3, r5
 800b7b2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b7b6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b7ba:	e78f      	b.n	800b6dc <_strtod_l+0x3cc>
 800b7bc:	3316      	adds	r3, #22
 800b7be:	dba8      	blt.n	800b712 <_strtod_l+0x402>
 800b7c0:	4b37      	ldr	r3, [pc, #220]	@ (800b8a0 <_strtod_l+0x590>)
 800b7c2:	eba9 0808 	sub.w	r8, r9, r8
 800b7c6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b7ca:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b7ce:	4650      	mov	r0, sl
 800b7d0:	4659      	mov	r1, fp
 800b7d2:	f7f5 f863 	bl	800089c <__aeabi_ddiv>
 800b7d6:	e783      	b.n	800b6e0 <_strtod_l+0x3d0>
 800b7d8:	4b32      	ldr	r3, [pc, #200]	@ (800b8a4 <_strtod_l+0x594>)
 800b7da:	9308      	str	r3, [sp, #32]
 800b7dc:	2300      	movs	r3, #0
 800b7de:	1124      	asrs	r4, r4, #4
 800b7e0:	4650      	mov	r0, sl
 800b7e2:	4659      	mov	r1, fp
 800b7e4:	461e      	mov	r6, r3
 800b7e6:	2c01      	cmp	r4, #1
 800b7e8:	dc21      	bgt.n	800b82e <_strtod_l+0x51e>
 800b7ea:	b10b      	cbz	r3, 800b7f0 <_strtod_l+0x4e0>
 800b7ec:	4682      	mov	sl, r0
 800b7ee:	468b      	mov	fp, r1
 800b7f0:	492c      	ldr	r1, [pc, #176]	@ (800b8a4 <_strtod_l+0x594>)
 800b7f2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b7f6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b7fa:	4652      	mov	r2, sl
 800b7fc:	465b      	mov	r3, fp
 800b7fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b802:	f7f4 ff21 	bl	8000648 <__aeabi_dmul>
 800b806:	4b28      	ldr	r3, [pc, #160]	@ (800b8a8 <_strtod_l+0x598>)
 800b808:	460a      	mov	r2, r1
 800b80a:	400b      	ands	r3, r1
 800b80c:	4927      	ldr	r1, [pc, #156]	@ (800b8ac <_strtod_l+0x59c>)
 800b80e:	428b      	cmp	r3, r1
 800b810:	4682      	mov	sl, r0
 800b812:	d898      	bhi.n	800b746 <_strtod_l+0x436>
 800b814:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b818:	428b      	cmp	r3, r1
 800b81a:	bf86      	itte	hi
 800b81c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800b8b0 <_strtod_l+0x5a0>
 800b820:	f04f 3aff 	movhi.w	sl, #4294967295
 800b824:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b828:	2300      	movs	r3, #0
 800b82a:	9308      	str	r3, [sp, #32]
 800b82c:	e07a      	b.n	800b924 <_strtod_l+0x614>
 800b82e:	07e2      	lsls	r2, r4, #31
 800b830:	d505      	bpl.n	800b83e <_strtod_l+0x52e>
 800b832:	9b08      	ldr	r3, [sp, #32]
 800b834:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b838:	f7f4 ff06 	bl	8000648 <__aeabi_dmul>
 800b83c:	2301      	movs	r3, #1
 800b83e:	9a08      	ldr	r2, [sp, #32]
 800b840:	3208      	adds	r2, #8
 800b842:	3601      	adds	r6, #1
 800b844:	1064      	asrs	r4, r4, #1
 800b846:	9208      	str	r2, [sp, #32]
 800b848:	e7cd      	b.n	800b7e6 <_strtod_l+0x4d6>
 800b84a:	d0ed      	beq.n	800b828 <_strtod_l+0x518>
 800b84c:	4264      	negs	r4, r4
 800b84e:	f014 020f 	ands.w	r2, r4, #15
 800b852:	d00a      	beq.n	800b86a <_strtod_l+0x55a>
 800b854:	4b12      	ldr	r3, [pc, #72]	@ (800b8a0 <_strtod_l+0x590>)
 800b856:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b85a:	4650      	mov	r0, sl
 800b85c:	4659      	mov	r1, fp
 800b85e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b862:	f7f5 f81b 	bl	800089c <__aeabi_ddiv>
 800b866:	4682      	mov	sl, r0
 800b868:	468b      	mov	fp, r1
 800b86a:	1124      	asrs	r4, r4, #4
 800b86c:	d0dc      	beq.n	800b828 <_strtod_l+0x518>
 800b86e:	2c1f      	cmp	r4, #31
 800b870:	dd20      	ble.n	800b8b4 <_strtod_l+0x5a4>
 800b872:	2400      	movs	r4, #0
 800b874:	46a0      	mov	r8, r4
 800b876:	940a      	str	r4, [sp, #40]	@ 0x28
 800b878:	46a1      	mov	r9, r4
 800b87a:	9a05      	ldr	r2, [sp, #20]
 800b87c:	2322      	movs	r3, #34	@ 0x22
 800b87e:	f04f 0a00 	mov.w	sl, #0
 800b882:	f04f 0b00 	mov.w	fp, #0
 800b886:	6013      	str	r3, [r2, #0]
 800b888:	e768      	b.n	800b75c <_strtod_l+0x44c>
 800b88a:	bf00      	nop
 800b88c:	0800d231 	.word	0x0800d231
 800b890:	0800d444 	.word	0x0800d444
 800b894:	0800d229 	.word	0x0800d229
 800b898:	0800d260 	.word	0x0800d260
 800b89c:	0800d5ed 	.word	0x0800d5ed
 800b8a0:	0800d378 	.word	0x0800d378
 800b8a4:	0800d350 	.word	0x0800d350
 800b8a8:	7ff00000 	.word	0x7ff00000
 800b8ac:	7ca00000 	.word	0x7ca00000
 800b8b0:	7fefffff 	.word	0x7fefffff
 800b8b4:	f014 0310 	ands.w	r3, r4, #16
 800b8b8:	bf18      	it	ne
 800b8ba:	236a      	movne	r3, #106	@ 0x6a
 800b8bc:	4ea9      	ldr	r6, [pc, #676]	@ (800bb64 <_strtod_l+0x854>)
 800b8be:	9308      	str	r3, [sp, #32]
 800b8c0:	4650      	mov	r0, sl
 800b8c2:	4659      	mov	r1, fp
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	07e2      	lsls	r2, r4, #31
 800b8c8:	d504      	bpl.n	800b8d4 <_strtod_l+0x5c4>
 800b8ca:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b8ce:	f7f4 febb 	bl	8000648 <__aeabi_dmul>
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	1064      	asrs	r4, r4, #1
 800b8d6:	f106 0608 	add.w	r6, r6, #8
 800b8da:	d1f4      	bne.n	800b8c6 <_strtod_l+0x5b6>
 800b8dc:	b10b      	cbz	r3, 800b8e2 <_strtod_l+0x5d2>
 800b8de:	4682      	mov	sl, r0
 800b8e0:	468b      	mov	fp, r1
 800b8e2:	9b08      	ldr	r3, [sp, #32]
 800b8e4:	b1b3      	cbz	r3, 800b914 <_strtod_l+0x604>
 800b8e6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b8ea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	4659      	mov	r1, fp
 800b8f2:	dd0f      	ble.n	800b914 <_strtod_l+0x604>
 800b8f4:	2b1f      	cmp	r3, #31
 800b8f6:	dd55      	ble.n	800b9a4 <_strtod_l+0x694>
 800b8f8:	2b34      	cmp	r3, #52	@ 0x34
 800b8fa:	bfde      	ittt	le
 800b8fc:	f04f 33ff 	movle.w	r3, #4294967295
 800b900:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b904:	4093      	lslle	r3, r2
 800b906:	f04f 0a00 	mov.w	sl, #0
 800b90a:	bfcc      	ite	gt
 800b90c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b910:	ea03 0b01 	andle.w	fp, r3, r1
 800b914:	2200      	movs	r2, #0
 800b916:	2300      	movs	r3, #0
 800b918:	4650      	mov	r0, sl
 800b91a:	4659      	mov	r1, fp
 800b91c:	f7f5 f8fc 	bl	8000b18 <__aeabi_dcmpeq>
 800b920:	2800      	cmp	r0, #0
 800b922:	d1a6      	bne.n	800b872 <_strtod_l+0x562>
 800b924:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b926:	9300      	str	r3, [sp, #0]
 800b928:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b92a:	9805      	ldr	r0, [sp, #20]
 800b92c:	462b      	mov	r3, r5
 800b92e:	463a      	mov	r2, r7
 800b930:	f7ff f8c6 	bl	800aac0 <__s2b>
 800b934:	900a      	str	r0, [sp, #40]	@ 0x28
 800b936:	2800      	cmp	r0, #0
 800b938:	f43f af05 	beq.w	800b746 <_strtod_l+0x436>
 800b93c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b93e:	2a00      	cmp	r2, #0
 800b940:	eba9 0308 	sub.w	r3, r9, r8
 800b944:	bfa8      	it	ge
 800b946:	2300      	movge	r3, #0
 800b948:	9312      	str	r3, [sp, #72]	@ 0x48
 800b94a:	2400      	movs	r4, #0
 800b94c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b950:	9316      	str	r3, [sp, #88]	@ 0x58
 800b952:	46a0      	mov	r8, r4
 800b954:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b956:	9805      	ldr	r0, [sp, #20]
 800b958:	6859      	ldr	r1, [r3, #4]
 800b95a:	f7ff f809 	bl	800a970 <_Balloc>
 800b95e:	4681      	mov	r9, r0
 800b960:	2800      	cmp	r0, #0
 800b962:	f43f aef4 	beq.w	800b74e <_strtod_l+0x43e>
 800b966:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b968:	691a      	ldr	r2, [r3, #16]
 800b96a:	3202      	adds	r2, #2
 800b96c:	f103 010c 	add.w	r1, r3, #12
 800b970:	0092      	lsls	r2, r2, #2
 800b972:	300c      	adds	r0, #12
 800b974:	f7fe f899 	bl	8009aaa <memcpy>
 800b978:	ec4b ab10 	vmov	d0, sl, fp
 800b97c:	9805      	ldr	r0, [sp, #20]
 800b97e:	aa1c      	add	r2, sp, #112	@ 0x70
 800b980:	a91b      	add	r1, sp, #108	@ 0x6c
 800b982:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b986:	f7ff fbd7 	bl	800b138 <__d2b>
 800b98a:	901a      	str	r0, [sp, #104]	@ 0x68
 800b98c:	2800      	cmp	r0, #0
 800b98e:	f43f aede 	beq.w	800b74e <_strtod_l+0x43e>
 800b992:	9805      	ldr	r0, [sp, #20]
 800b994:	2101      	movs	r1, #1
 800b996:	f7ff f929 	bl	800abec <__i2b>
 800b99a:	4680      	mov	r8, r0
 800b99c:	b948      	cbnz	r0, 800b9b2 <_strtod_l+0x6a2>
 800b99e:	f04f 0800 	mov.w	r8, #0
 800b9a2:	e6d4      	b.n	800b74e <_strtod_l+0x43e>
 800b9a4:	f04f 32ff 	mov.w	r2, #4294967295
 800b9a8:	fa02 f303 	lsl.w	r3, r2, r3
 800b9ac:	ea03 0a0a 	and.w	sl, r3, sl
 800b9b0:	e7b0      	b.n	800b914 <_strtod_l+0x604>
 800b9b2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b9b4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b9b6:	2d00      	cmp	r5, #0
 800b9b8:	bfab      	itete	ge
 800b9ba:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b9bc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b9be:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b9c0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b9c2:	bfac      	ite	ge
 800b9c4:	18ef      	addge	r7, r5, r3
 800b9c6:	1b5e      	sublt	r6, r3, r5
 800b9c8:	9b08      	ldr	r3, [sp, #32]
 800b9ca:	1aed      	subs	r5, r5, r3
 800b9cc:	4415      	add	r5, r2
 800b9ce:	4b66      	ldr	r3, [pc, #408]	@ (800bb68 <_strtod_l+0x858>)
 800b9d0:	3d01      	subs	r5, #1
 800b9d2:	429d      	cmp	r5, r3
 800b9d4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b9d8:	da50      	bge.n	800ba7c <_strtod_l+0x76c>
 800b9da:	1b5b      	subs	r3, r3, r5
 800b9dc:	2b1f      	cmp	r3, #31
 800b9de:	eba2 0203 	sub.w	r2, r2, r3
 800b9e2:	f04f 0101 	mov.w	r1, #1
 800b9e6:	dc3d      	bgt.n	800ba64 <_strtod_l+0x754>
 800b9e8:	fa01 f303 	lsl.w	r3, r1, r3
 800b9ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800b9f2:	18bd      	adds	r5, r7, r2
 800b9f4:	9b08      	ldr	r3, [sp, #32]
 800b9f6:	42af      	cmp	r7, r5
 800b9f8:	4416      	add	r6, r2
 800b9fa:	441e      	add	r6, r3
 800b9fc:	463b      	mov	r3, r7
 800b9fe:	bfa8      	it	ge
 800ba00:	462b      	movge	r3, r5
 800ba02:	42b3      	cmp	r3, r6
 800ba04:	bfa8      	it	ge
 800ba06:	4633      	movge	r3, r6
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	bfc2      	ittt	gt
 800ba0c:	1aed      	subgt	r5, r5, r3
 800ba0e:	1af6      	subgt	r6, r6, r3
 800ba10:	1aff      	subgt	r7, r7, r3
 800ba12:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	dd16      	ble.n	800ba46 <_strtod_l+0x736>
 800ba18:	4641      	mov	r1, r8
 800ba1a:	9805      	ldr	r0, [sp, #20]
 800ba1c:	461a      	mov	r2, r3
 800ba1e:	f7ff f9a5 	bl	800ad6c <__pow5mult>
 800ba22:	4680      	mov	r8, r0
 800ba24:	2800      	cmp	r0, #0
 800ba26:	d0ba      	beq.n	800b99e <_strtod_l+0x68e>
 800ba28:	4601      	mov	r1, r0
 800ba2a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ba2c:	9805      	ldr	r0, [sp, #20]
 800ba2e:	f7ff f8f3 	bl	800ac18 <__multiply>
 800ba32:	900e      	str	r0, [sp, #56]	@ 0x38
 800ba34:	2800      	cmp	r0, #0
 800ba36:	f43f ae8a 	beq.w	800b74e <_strtod_l+0x43e>
 800ba3a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ba3c:	9805      	ldr	r0, [sp, #20]
 800ba3e:	f7fe ffd7 	bl	800a9f0 <_Bfree>
 800ba42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ba44:	931a      	str	r3, [sp, #104]	@ 0x68
 800ba46:	2d00      	cmp	r5, #0
 800ba48:	dc1d      	bgt.n	800ba86 <_strtod_l+0x776>
 800ba4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	dd23      	ble.n	800ba98 <_strtod_l+0x788>
 800ba50:	4649      	mov	r1, r9
 800ba52:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ba54:	9805      	ldr	r0, [sp, #20]
 800ba56:	f7ff f989 	bl	800ad6c <__pow5mult>
 800ba5a:	4681      	mov	r9, r0
 800ba5c:	b9e0      	cbnz	r0, 800ba98 <_strtod_l+0x788>
 800ba5e:	f04f 0900 	mov.w	r9, #0
 800ba62:	e674      	b.n	800b74e <_strtod_l+0x43e>
 800ba64:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ba68:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ba6c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ba70:	35e2      	adds	r5, #226	@ 0xe2
 800ba72:	fa01 f305 	lsl.w	r3, r1, r5
 800ba76:	9310      	str	r3, [sp, #64]	@ 0x40
 800ba78:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ba7a:	e7ba      	b.n	800b9f2 <_strtod_l+0x6e2>
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	9310      	str	r3, [sp, #64]	@ 0x40
 800ba80:	2301      	movs	r3, #1
 800ba82:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ba84:	e7b5      	b.n	800b9f2 <_strtod_l+0x6e2>
 800ba86:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ba88:	9805      	ldr	r0, [sp, #20]
 800ba8a:	462a      	mov	r2, r5
 800ba8c:	f7ff f9c8 	bl	800ae20 <__lshift>
 800ba90:	901a      	str	r0, [sp, #104]	@ 0x68
 800ba92:	2800      	cmp	r0, #0
 800ba94:	d1d9      	bne.n	800ba4a <_strtod_l+0x73a>
 800ba96:	e65a      	b.n	800b74e <_strtod_l+0x43e>
 800ba98:	2e00      	cmp	r6, #0
 800ba9a:	dd07      	ble.n	800baac <_strtod_l+0x79c>
 800ba9c:	4649      	mov	r1, r9
 800ba9e:	9805      	ldr	r0, [sp, #20]
 800baa0:	4632      	mov	r2, r6
 800baa2:	f7ff f9bd 	bl	800ae20 <__lshift>
 800baa6:	4681      	mov	r9, r0
 800baa8:	2800      	cmp	r0, #0
 800baaa:	d0d8      	beq.n	800ba5e <_strtod_l+0x74e>
 800baac:	2f00      	cmp	r7, #0
 800baae:	dd08      	ble.n	800bac2 <_strtod_l+0x7b2>
 800bab0:	4641      	mov	r1, r8
 800bab2:	9805      	ldr	r0, [sp, #20]
 800bab4:	463a      	mov	r2, r7
 800bab6:	f7ff f9b3 	bl	800ae20 <__lshift>
 800baba:	4680      	mov	r8, r0
 800babc:	2800      	cmp	r0, #0
 800babe:	f43f ae46 	beq.w	800b74e <_strtod_l+0x43e>
 800bac2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bac4:	9805      	ldr	r0, [sp, #20]
 800bac6:	464a      	mov	r2, r9
 800bac8:	f7ff fa32 	bl	800af30 <__mdiff>
 800bacc:	4604      	mov	r4, r0
 800bace:	2800      	cmp	r0, #0
 800bad0:	f43f ae3d 	beq.w	800b74e <_strtod_l+0x43e>
 800bad4:	68c3      	ldr	r3, [r0, #12]
 800bad6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bad8:	2300      	movs	r3, #0
 800bada:	60c3      	str	r3, [r0, #12]
 800badc:	4641      	mov	r1, r8
 800bade:	f7ff fa0b 	bl	800aef8 <__mcmp>
 800bae2:	2800      	cmp	r0, #0
 800bae4:	da46      	bge.n	800bb74 <_strtod_l+0x864>
 800bae6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bae8:	ea53 030a 	orrs.w	r3, r3, sl
 800baec:	d16c      	bne.n	800bbc8 <_strtod_l+0x8b8>
 800baee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d168      	bne.n	800bbc8 <_strtod_l+0x8b8>
 800baf6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bafa:	0d1b      	lsrs	r3, r3, #20
 800bafc:	051b      	lsls	r3, r3, #20
 800bafe:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bb02:	d961      	bls.n	800bbc8 <_strtod_l+0x8b8>
 800bb04:	6963      	ldr	r3, [r4, #20]
 800bb06:	b913      	cbnz	r3, 800bb0e <_strtod_l+0x7fe>
 800bb08:	6923      	ldr	r3, [r4, #16]
 800bb0a:	2b01      	cmp	r3, #1
 800bb0c:	dd5c      	ble.n	800bbc8 <_strtod_l+0x8b8>
 800bb0e:	4621      	mov	r1, r4
 800bb10:	2201      	movs	r2, #1
 800bb12:	9805      	ldr	r0, [sp, #20]
 800bb14:	f7ff f984 	bl	800ae20 <__lshift>
 800bb18:	4641      	mov	r1, r8
 800bb1a:	4604      	mov	r4, r0
 800bb1c:	f7ff f9ec 	bl	800aef8 <__mcmp>
 800bb20:	2800      	cmp	r0, #0
 800bb22:	dd51      	ble.n	800bbc8 <_strtod_l+0x8b8>
 800bb24:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bb28:	9a08      	ldr	r2, [sp, #32]
 800bb2a:	0d1b      	lsrs	r3, r3, #20
 800bb2c:	051b      	lsls	r3, r3, #20
 800bb2e:	2a00      	cmp	r2, #0
 800bb30:	d06b      	beq.n	800bc0a <_strtod_l+0x8fa>
 800bb32:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bb36:	d868      	bhi.n	800bc0a <_strtod_l+0x8fa>
 800bb38:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800bb3c:	f67f ae9d 	bls.w	800b87a <_strtod_l+0x56a>
 800bb40:	4b0a      	ldr	r3, [pc, #40]	@ (800bb6c <_strtod_l+0x85c>)
 800bb42:	4650      	mov	r0, sl
 800bb44:	4659      	mov	r1, fp
 800bb46:	2200      	movs	r2, #0
 800bb48:	f7f4 fd7e 	bl	8000648 <__aeabi_dmul>
 800bb4c:	4b08      	ldr	r3, [pc, #32]	@ (800bb70 <_strtod_l+0x860>)
 800bb4e:	400b      	ands	r3, r1
 800bb50:	4682      	mov	sl, r0
 800bb52:	468b      	mov	fp, r1
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	f47f ae05 	bne.w	800b764 <_strtod_l+0x454>
 800bb5a:	9a05      	ldr	r2, [sp, #20]
 800bb5c:	2322      	movs	r3, #34	@ 0x22
 800bb5e:	6013      	str	r3, [r2, #0]
 800bb60:	e600      	b.n	800b764 <_strtod_l+0x454>
 800bb62:	bf00      	nop
 800bb64:	0800d470 	.word	0x0800d470
 800bb68:	fffffc02 	.word	0xfffffc02
 800bb6c:	39500000 	.word	0x39500000
 800bb70:	7ff00000 	.word	0x7ff00000
 800bb74:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800bb78:	d165      	bne.n	800bc46 <_strtod_l+0x936>
 800bb7a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800bb7c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bb80:	b35a      	cbz	r2, 800bbda <_strtod_l+0x8ca>
 800bb82:	4a9f      	ldr	r2, [pc, #636]	@ (800be00 <_strtod_l+0xaf0>)
 800bb84:	4293      	cmp	r3, r2
 800bb86:	d12b      	bne.n	800bbe0 <_strtod_l+0x8d0>
 800bb88:	9b08      	ldr	r3, [sp, #32]
 800bb8a:	4651      	mov	r1, sl
 800bb8c:	b303      	cbz	r3, 800bbd0 <_strtod_l+0x8c0>
 800bb8e:	4b9d      	ldr	r3, [pc, #628]	@ (800be04 <_strtod_l+0xaf4>)
 800bb90:	465a      	mov	r2, fp
 800bb92:	4013      	ands	r3, r2
 800bb94:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800bb98:	f04f 32ff 	mov.w	r2, #4294967295
 800bb9c:	d81b      	bhi.n	800bbd6 <_strtod_l+0x8c6>
 800bb9e:	0d1b      	lsrs	r3, r3, #20
 800bba0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800bba4:	fa02 f303 	lsl.w	r3, r2, r3
 800bba8:	4299      	cmp	r1, r3
 800bbaa:	d119      	bne.n	800bbe0 <_strtod_l+0x8d0>
 800bbac:	4b96      	ldr	r3, [pc, #600]	@ (800be08 <_strtod_l+0xaf8>)
 800bbae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bbb0:	429a      	cmp	r2, r3
 800bbb2:	d102      	bne.n	800bbba <_strtod_l+0x8aa>
 800bbb4:	3101      	adds	r1, #1
 800bbb6:	f43f adca 	beq.w	800b74e <_strtod_l+0x43e>
 800bbba:	4b92      	ldr	r3, [pc, #584]	@ (800be04 <_strtod_l+0xaf4>)
 800bbbc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bbbe:	401a      	ands	r2, r3
 800bbc0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800bbc4:	f04f 0a00 	mov.w	sl, #0
 800bbc8:	9b08      	ldr	r3, [sp, #32]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d1b8      	bne.n	800bb40 <_strtod_l+0x830>
 800bbce:	e5c9      	b.n	800b764 <_strtod_l+0x454>
 800bbd0:	f04f 33ff 	mov.w	r3, #4294967295
 800bbd4:	e7e8      	b.n	800bba8 <_strtod_l+0x898>
 800bbd6:	4613      	mov	r3, r2
 800bbd8:	e7e6      	b.n	800bba8 <_strtod_l+0x898>
 800bbda:	ea53 030a 	orrs.w	r3, r3, sl
 800bbde:	d0a1      	beq.n	800bb24 <_strtod_l+0x814>
 800bbe0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bbe2:	b1db      	cbz	r3, 800bc1c <_strtod_l+0x90c>
 800bbe4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bbe6:	4213      	tst	r3, r2
 800bbe8:	d0ee      	beq.n	800bbc8 <_strtod_l+0x8b8>
 800bbea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bbec:	9a08      	ldr	r2, [sp, #32]
 800bbee:	4650      	mov	r0, sl
 800bbf0:	4659      	mov	r1, fp
 800bbf2:	b1bb      	cbz	r3, 800bc24 <_strtod_l+0x914>
 800bbf4:	f7ff fb6e 	bl	800b2d4 <sulp>
 800bbf8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bbfc:	ec53 2b10 	vmov	r2, r3, d0
 800bc00:	f7f4 fb6c 	bl	80002dc <__adddf3>
 800bc04:	4682      	mov	sl, r0
 800bc06:	468b      	mov	fp, r1
 800bc08:	e7de      	b.n	800bbc8 <_strtod_l+0x8b8>
 800bc0a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800bc0e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800bc12:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800bc16:	f04f 3aff 	mov.w	sl, #4294967295
 800bc1a:	e7d5      	b.n	800bbc8 <_strtod_l+0x8b8>
 800bc1c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bc1e:	ea13 0f0a 	tst.w	r3, sl
 800bc22:	e7e1      	b.n	800bbe8 <_strtod_l+0x8d8>
 800bc24:	f7ff fb56 	bl	800b2d4 <sulp>
 800bc28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bc2c:	ec53 2b10 	vmov	r2, r3, d0
 800bc30:	f7f4 fb52 	bl	80002d8 <__aeabi_dsub>
 800bc34:	2200      	movs	r2, #0
 800bc36:	2300      	movs	r3, #0
 800bc38:	4682      	mov	sl, r0
 800bc3a:	468b      	mov	fp, r1
 800bc3c:	f7f4 ff6c 	bl	8000b18 <__aeabi_dcmpeq>
 800bc40:	2800      	cmp	r0, #0
 800bc42:	d0c1      	beq.n	800bbc8 <_strtod_l+0x8b8>
 800bc44:	e619      	b.n	800b87a <_strtod_l+0x56a>
 800bc46:	4641      	mov	r1, r8
 800bc48:	4620      	mov	r0, r4
 800bc4a:	f7ff facd 	bl	800b1e8 <__ratio>
 800bc4e:	ec57 6b10 	vmov	r6, r7, d0
 800bc52:	2200      	movs	r2, #0
 800bc54:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bc58:	4630      	mov	r0, r6
 800bc5a:	4639      	mov	r1, r7
 800bc5c:	f7f4 ff70 	bl	8000b40 <__aeabi_dcmple>
 800bc60:	2800      	cmp	r0, #0
 800bc62:	d06f      	beq.n	800bd44 <_strtod_l+0xa34>
 800bc64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d17a      	bne.n	800bd60 <_strtod_l+0xa50>
 800bc6a:	f1ba 0f00 	cmp.w	sl, #0
 800bc6e:	d158      	bne.n	800bd22 <_strtod_l+0xa12>
 800bc70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d15a      	bne.n	800bd30 <_strtod_l+0xa20>
 800bc7a:	4b64      	ldr	r3, [pc, #400]	@ (800be0c <_strtod_l+0xafc>)
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	4630      	mov	r0, r6
 800bc80:	4639      	mov	r1, r7
 800bc82:	f7f4 ff53 	bl	8000b2c <__aeabi_dcmplt>
 800bc86:	2800      	cmp	r0, #0
 800bc88:	d159      	bne.n	800bd3e <_strtod_l+0xa2e>
 800bc8a:	4630      	mov	r0, r6
 800bc8c:	4639      	mov	r1, r7
 800bc8e:	4b60      	ldr	r3, [pc, #384]	@ (800be10 <_strtod_l+0xb00>)
 800bc90:	2200      	movs	r2, #0
 800bc92:	f7f4 fcd9 	bl	8000648 <__aeabi_dmul>
 800bc96:	4606      	mov	r6, r0
 800bc98:	460f      	mov	r7, r1
 800bc9a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800bc9e:	9606      	str	r6, [sp, #24]
 800bca0:	9307      	str	r3, [sp, #28]
 800bca2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bca6:	4d57      	ldr	r5, [pc, #348]	@ (800be04 <_strtod_l+0xaf4>)
 800bca8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bcac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bcae:	401d      	ands	r5, r3
 800bcb0:	4b58      	ldr	r3, [pc, #352]	@ (800be14 <_strtod_l+0xb04>)
 800bcb2:	429d      	cmp	r5, r3
 800bcb4:	f040 80b2 	bne.w	800be1c <_strtod_l+0xb0c>
 800bcb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bcba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800bcbe:	ec4b ab10 	vmov	d0, sl, fp
 800bcc2:	f7ff f9c9 	bl	800b058 <__ulp>
 800bcc6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bcca:	ec51 0b10 	vmov	r0, r1, d0
 800bcce:	f7f4 fcbb 	bl	8000648 <__aeabi_dmul>
 800bcd2:	4652      	mov	r2, sl
 800bcd4:	465b      	mov	r3, fp
 800bcd6:	f7f4 fb01 	bl	80002dc <__adddf3>
 800bcda:	460b      	mov	r3, r1
 800bcdc:	4949      	ldr	r1, [pc, #292]	@ (800be04 <_strtod_l+0xaf4>)
 800bcde:	4a4e      	ldr	r2, [pc, #312]	@ (800be18 <_strtod_l+0xb08>)
 800bce0:	4019      	ands	r1, r3
 800bce2:	4291      	cmp	r1, r2
 800bce4:	4682      	mov	sl, r0
 800bce6:	d942      	bls.n	800bd6e <_strtod_l+0xa5e>
 800bce8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bcea:	4b47      	ldr	r3, [pc, #284]	@ (800be08 <_strtod_l+0xaf8>)
 800bcec:	429a      	cmp	r2, r3
 800bcee:	d103      	bne.n	800bcf8 <_strtod_l+0x9e8>
 800bcf0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bcf2:	3301      	adds	r3, #1
 800bcf4:	f43f ad2b 	beq.w	800b74e <_strtod_l+0x43e>
 800bcf8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800be08 <_strtod_l+0xaf8>
 800bcfc:	f04f 3aff 	mov.w	sl, #4294967295
 800bd00:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bd02:	9805      	ldr	r0, [sp, #20]
 800bd04:	f7fe fe74 	bl	800a9f0 <_Bfree>
 800bd08:	9805      	ldr	r0, [sp, #20]
 800bd0a:	4649      	mov	r1, r9
 800bd0c:	f7fe fe70 	bl	800a9f0 <_Bfree>
 800bd10:	9805      	ldr	r0, [sp, #20]
 800bd12:	4641      	mov	r1, r8
 800bd14:	f7fe fe6c 	bl	800a9f0 <_Bfree>
 800bd18:	9805      	ldr	r0, [sp, #20]
 800bd1a:	4621      	mov	r1, r4
 800bd1c:	f7fe fe68 	bl	800a9f0 <_Bfree>
 800bd20:	e618      	b.n	800b954 <_strtod_l+0x644>
 800bd22:	f1ba 0f01 	cmp.w	sl, #1
 800bd26:	d103      	bne.n	800bd30 <_strtod_l+0xa20>
 800bd28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	f43f ada5 	beq.w	800b87a <_strtod_l+0x56a>
 800bd30:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800bde0 <_strtod_l+0xad0>
 800bd34:	4f35      	ldr	r7, [pc, #212]	@ (800be0c <_strtod_l+0xafc>)
 800bd36:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bd3a:	2600      	movs	r6, #0
 800bd3c:	e7b1      	b.n	800bca2 <_strtod_l+0x992>
 800bd3e:	4f34      	ldr	r7, [pc, #208]	@ (800be10 <_strtod_l+0xb00>)
 800bd40:	2600      	movs	r6, #0
 800bd42:	e7aa      	b.n	800bc9a <_strtod_l+0x98a>
 800bd44:	4b32      	ldr	r3, [pc, #200]	@ (800be10 <_strtod_l+0xb00>)
 800bd46:	4630      	mov	r0, r6
 800bd48:	4639      	mov	r1, r7
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	f7f4 fc7c 	bl	8000648 <__aeabi_dmul>
 800bd50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd52:	4606      	mov	r6, r0
 800bd54:	460f      	mov	r7, r1
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d09f      	beq.n	800bc9a <_strtod_l+0x98a>
 800bd5a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800bd5e:	e7a0      	b.n	800bca2 <_strtod_l+0x992>
 800bd60:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800bde8 <_strtod_l+0xad8>
 800bd64:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bd68:	ec57 6b17 	vmov	r6, r7, d7
 800bd6c:	e799      	b.n	800bca2 <_strtod_l+0x992>
 800bd6e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800bd72:	9b08      	ldr	r3, [sp, #32]
 800bd74:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d1c1      	bne.n	800bd00 <_strtod_l+0x9f0>
 800bd7c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bd80:	0d1b      	lsrs	r3, r3, #20
 800bd82:	051b      	lsls	r3, r3, #20
 800bd84:	429d      	cmp	r5, r3
 800bd86:	d1bb      	bne.n	800bd00 <_strtod_l+0x9f0>
 800bd88:	4630      	mov	r0, r6
 800bd8a:	4639      	mov	r1, r7
 800bd8c:	f7f4 ffbc 	bl	8000d08 <__aeabi_d2lz>
 800bd90:	f7f4 fc2c 	bl	80005ec <__aeabi_l2d>
 800bd94:	4602      	mov	r2, r0
 800bd96:	460b      	mov	r3, r1
 800bd98:	4630      	mov	r0, r6
 800bd9a:	4639      	mov	r1, r7
 800bd9c:	f7f4 fa9c 	bl	80002d8 <__aeabi_dsub>
 800bda0:	460b      	mov	r3, r1
 800bda2:	4602      	mov	r2, r0
 800bda4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800bda8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800bdac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdae:	ea46 060a 	orr.w	r6, r6, sl
 800bdb2:	431e      	orrs	r6, r3
 800bdb4:	d06f      	beq.n	800be96 <_strtod_l+0xb86>
 800bdb6:	a30e      	add	r3, pc, #56	@ (adr r3, 800bdf0 <_strtod_l+0xae0>)
 800bdb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdbc:	f7f4 feb6 	bl	8000b2c <__aeabi_dcmplt>
 800bdc0:	2800      	cmp	r0, #0
 800bdc2:	f47f accf 	bne.w	800b764 <_strtod_l+0x454>
 800bdc6:	a30c      	add	r3, pc, #48	@ (adr r3, 800bdf8 <_strtod_l+0xae8>)
 800bdc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdcc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bdd0:	f7f4 feca 	bl	8000b68 <__aeabi_dcmpgt>
 800bdd4:	2800      	cmp	r0, #0
 800bdd6:	d093      	beq.n	800bd00 <_strtod_l+0x9f0>
 800bdd8:	e4c4      	b.n	800b764 <_strtod_l+0x454>
 800bdda:	bf00      	nop
 800bddc:	f3af 8000 	nop.w
 800bde0:	00000000 	.word	0x00000000
 800bde4:	bff00000 	.word	0xbff00000
 800bde8:	00000000 	.word	0x00000000
 800bdec:	3ff00000 	.word	0x3ff00000
 800bdf0:	94a03595 	.word	0x94a03595
 800bdf4:	3fdfffff 	.word	0x3fdfffff
 800bdf8:	35afe535 	.word	0x35afe535
 800bdfc:	3fe00000 	.word	0x3fe00000
 800be00:	000fffff 	.word	0x000fffff
 800be04:	7ff00000 	.word	0x7ff00000
 800be08:	7fefffff 	.word	0x7fefffff
 800be0c:	3ff00000 	.word	0x3ff00000
 800be10:	3fe00000 	.word	0x3fe00000
 800be14:	7fe00000 	.word	0x7fe00000
 800be18:	7c9fffff 	.word	0x7c9fffff
 800be1c:	9b08      	ldr	r3, [sp, #32]
 800be1e:	b323      	cbz	r3, 800be6a <_strtod_l+0xb5a>
 800be20:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800be24:	d821      	bhi.n	800be6a <_strtod_l+0xb5a>
 800be26:	a328      	add	r3, pc, #160	@ (adr r3, 800bec8 <_strtod_l+0xbb8>)
 800be28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be2c:	4630      	mov	r0, r6
 800be2e:	4639      	mov	r1, r7
 800be30:	f7f4 fe86 	bl	8000b40 <__aeabi_dcmple>
 800be34:	b1a0      	cbz	r0, 800be60 <_strtod_l+0xb50>
 800be36:	4639      	mov	r1, r7
 800be38:	4630      	mov	r0, r6
 800be3a:	f7f4 fedd 	bl	8000bf8 <__aeabi_d2uiz>
 800be3e:	2801      	cmp	r0, #1
 800be40:	bf38      	it	cc
 800be42:	2001      	movcc	r0, #1
 800be44:	f7f4 fb86 	bl	8000554 <__aeabi_ui2d>
 800be48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be4a:	4606      	mov	r6, r0
 800be4c:	460f      	mov	r7, r1
 800be4e:	b9fb      	cbnz	r3, 800be90 <_strtod_l+0xb80>
 800be50:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800be54:	9014      	str	r0, [sp, #80]	@ 0x50
 800be56:	9315      	str	r3, [sp, #84]	@ 0x54
 800be58:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800be5c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800be60:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800be62:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800be66:	1b5b      	subs	r3, r3, r5
 800be68:	9311      	str	r3, [sp, #68]	@ 0x44
 800be6a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800be6e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800be72:	f7ff f8f1 	bl	800b058 <__ulp>
 800be76:	4650      	mov	r0, sl
 800be78:	ec53 2b10 	vmov	r2, r3, d0
 800be7c:	4659      	mov	r1, fp
 800be7e:	f7f4 fbe3 	bl	8000648 <__aeabi_dmul>
 800be82:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800be86:	f7f4 fa29 	bl	80002dc <__adddf3>
 800be8a:	4682      	mov	sl, r0
 800be8c:	468b      	mov	fp, r1
 800be8e:	e770      	b.n	800bd72 <_strtod_l+0xa62>
 800be90:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800be94:	e7e0      	b.n	800be58 <_strtod_l+0xb48>
 800be96:	a30e      	add	r3, pc, #56	@ (adr r3, 800bed0 <_strtod_l+0xbc0>)
 800be98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be9c:	f7f4 fe46 	bl	8000b2c <__aeabi_dcmplt>
 800bea0:	e798      	b.n	800bdd4 <_strtod_l+0xac4>
 800bea2:	2300      	movs	r3, #0
 800bea4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bea6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800bea8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800beaa:	6013      	str	r3, [r2, #0]
 800beac:	f7ff ba6d 	b.w	800b38a <_strtod_l+0x7a>
 800beb0:	2a65      	cmp	r2, #101	@ 0x65
 800beb2:	f43f ab66 	beq.w	800b582 <_strtod_l+0x272>
 800beb6:	2a45      	cmp	r2, #69	@ 0x45
 800beb8:	f43f ab63 	beq.w	800b582 <_strtod_l+0x272>
 800bebc:	2301      	movs	r3, #1
 800bebe:	f7ff bb9e 	b.w	800b5fe <_strtod_l+0x2ee>
 800bec2:	bf00      	nop
 800bec4:	f3af 8000 	nop.w
 800bec8:	ffc00000 	.word	0xffc00000
 800becc:	41dfffff 	.word	0x41dfffff
 800bed0:	94a03595 	.word	0x94a03595
 800bed4:	3fcfffff 	.word	0x3fcfffff

0800bed8 <_strtod_r>:
 800bed8:	4b01      	ldr	r3, [pc, #4]	@ (800bee0 <_strtod_r+0x8>)
 800beda:	f7ff ba19 	b.w	800b310 <_strtod_l>
 800bede:	bf00      	nop
 800bee0:	20000064 	.word	0x20000064

0800bee4 <_strtol_l.constprop.0>:
 800bee4:	2b24      	cmp	r3, #36	@ 0x24
 800bee6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800beea:	4686      	mov	lr, r0
 800beec:	4690      	mov	r8, r2
 800beee:	d801      	bhi.n	800bef4 <_strtol_l.constprop.0+0x10>
 800bef0:	2b01      	cmp	r3, #1
 800bef2:	d106      	bne.n	800bf02 <_strtol_l.constprop.0+0x1e>
 800bef4:	f7fd fdac 	bl	8009a50 <__errno>
 800bef8:	2316      	movs	r3, #22
 800befa:	6003      	str	r3, [r0, #0]
 800befc:	2000      	movs	r0, #0
 800befe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf02:	4834      	ldr	r0, [pc, #208]	@ (800bfd4 <_strtol_l.constprop.0+0xf0>)
 800bf04:	460d      	mov	r5, r1
 800bf06:	462a      	mov	r2, r5
 800bf08:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bf0c:	5d06      	ldrb	r6, [r0, r4]
 800bf0e:	f016 0608 	ands.w	r6, r6, #8
 800bf12:	d1f8      	bne.n	800bf06 <_strtol_l.constprop.0+0x22>
 800bf14:	2c2d      	cmp	r4, #45	@ 0x2d
 800bf16:	d12d      	bne.n	800bf74 <_strtol_l.constprop.0+0x90>
 800bf18:	782c      	ldrb	r4, [r5, #0]
 800bf1a:	2601      	movs	r6, #1
 800bf1c:	1c95      	adds	r5, r2, #2
 800bf1e:	f033 0210 	bics.w	r2, r3, #16
 800bf22:	d109      	bne.n	800bf38 <_strtol_l.constprop.0+0x54>
 800bf24:	2c30      	cmp	r4, #48	@ 0x30
 800bf26:	d12a      	bne.n	800bf7e <_strtol_l.constprop.0+0x9a>
 800bf28:	782a      	ldrb	r2, [r5, #0]
 800bf2a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bf2e:	2a58      	cmp	r2, #88	@ 0x58
 800bf30:	d125      	bne.n	800bf7e <_strtol_l.constprop.0+0x9a>
 800bf32:	786c      	ldrb	r4, [r5, #1]
 800bf34:	2310      	movs	r3, #16
 800bf36:	3502      	adds	r5, #2
 800bf38:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800bf3c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bf40:	2200      	movs	r2, #0
 800bf42:	fbbc f9f3 	udiv	r9, ip, r3
 800bf46:	4610      	mov	r0, r2
 800bf48:	fb03 ca19 	mls	sl, r3, r9, ip
 800bf4c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800bf50:	2f09      	cmp	r7, #9
 800bf52:	d81b      	bhi.n	800bf8c <_strtol_l.constprop.0+0xa8>
 800bf54:	463c      	mov	r4, r7
 800bf56:	42a3      	cmp	r3, r4
 800bf58:	dd27      	ble.n	800bfaa <_strtol_l.constprop.0+0xc6>
 800bf5a:	1c57      	adds	r7, r2, #1
 800bf5c:	d007      	beq.n	800bf6e <_strtol_l.constprop.0+0x8a>
 800bf5e:	4581      	cmp	r9, r0
 800bf60:	d320      	bcc.n	800bfa4 <_strtol_l.constprop.0+0xc0>
 800bf62:	d101      	bne.n	800bf68 <_strtol_l.constprop.0+0x84>
 800bf64:	45a2      	cmp	sl, r4
 800bf66:	db1d      	blt.n	800bfa4 <_strtol_l.constprop.0+0xc0>
 800bf68:	fb00 4003 	mla	r0, r0, r3, r4
 800bf6c:	2201      	movs	r2, #1
 800bf6e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bf72:	e7eb      	b.n	800bf4c <_strtol_l.constprop.0+0x68>
 800bf74:	2c2b      	cmp	r4, #43	@ 0x2b
 800bf76:	bf04      	itt	eq
 800bf78:	782c      	ldrbeq	r4, [r5, #0]
 800bf7a:	1c95      	addeq	r5, r2, #2
 800bf7c:	e7cf      	b.n	800bf1e <_strtol_l.constprop.0+0x3a>
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d1da      	bne.n	800bf38 <_strtol_l.constprop.0+0x54>
 800bf82:	2c30      	cmp	r4, #48	@ 0x30
 800bf84:	bf0c      	ite	eq
 800bf86:	2308      	moveq	r3, #8
 800bf88:	230a      	movne	r3, #10
 800bf8a:	e7d5      	b.n	800bf38 <_strtol_l.constprop.0+0x54>
 800bf8c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bf90:	2f19      	cmp	r7, #25
 800bf92:	d801      	bhi.n	800bf98 <_strtol_l.constprop.0+0xb4>
 800bf94:	3c37      	subs	r4, #55	@ 0x37
 800bf96:	e7de      	b.n	800bf56 <_strtol_l.constprop.0+0x72>
 800bf98:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bf9c:	2f19      	cmp	r7, #25
 800bf9e:	d804      	bhi.n	800bfaa <_strtol_l.constprop.0+0xc6>
 800bfa0:	3c57      	subs	r4, #87	@ 0x57
 800bfa2:	e7d8      	b.n	800bf56 <_strtol_l.constprop.0+0x72>
 800bfa4:	f04f 32ff 	mov.w	r2, #4294967295
 800bfa8:	e7e1      	b.n	800bf6e <_strtol_l.constprop.0+0x8a>
 800bfaa:	1c53      	adds	r3, r2, #1
 800bfac:	d108      	bne.n	800bfc0 <_strtol_l.constprop.0+0xdc>
 800bfae:	2322      	movs	r3, #34	@ 0x22
 800bfb0:	f8ce 3000 	str.w	r3, [lr]
 800bfb4:	4660      	mov	r0, ip
 800bfb6:	f1b8 0f00 	cmp.w	r8, #0
 800bfba:	d0a0      	beq.n	800befe <_strtol_l.constprop.0+0x1a>
 800bfbc:	1e69      	subs	r1, r5, #1
 800bfbe:	e006      	b.n	800bfce <_strtol_l.constprop.0+0xea>
 800bfc0:	b106      	cbz	r6, 800bfc4 <_strtol_l.constprop.0+0xe0>
 800bfc2:	4240      	negs	r0, r0
 800bfc4:	f1b8 0f00 	cmp.w	r8, #0
 800bfc8:	d099      	beq.n	800befe <_strtol_l.constprop.0+0x1a>
 800bfca:	2a00      	cmp	r2, #0
 800bfcc:	d1f6      	bne.n	800bfbc <_strtol_l.constprop.0+0xd8>
 800bfce:	f8c8 1000 	str.w	r1, [r8]
 800bfd2:	e794      	b.n	800befe <_strtol_l.constprop.0+0x1a>
 800bfd4:	0800d499 	.word	0x0800d499

0800bfd8 <_strtol_r>:
 800bfd8:	f7ff bf84 	b.w	800bee4 <_strtol_l.constprop.0>

0800bfdc <__ssputs_r>:
 800bfdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bfe0:	688e      	ldr	r6, [r1, #8]
 800bfe2:	461f      	mov	r7, r3
 800bfe4:	42be      	cmp	r6, r7
 800bfe6:	680b      	ldr	r3, [r1, #0]
 800bfe8:	4682      	mov	sl, r0
 800bfea:	460c      	mov	r4, r1
 800bfec:	4690      	mov	r8, r2
 800bfee:	d82d      	bhi.n	800c04c <__ssputs_r+0x70>
 800bff0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bff4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bff8:	d026      	beq.n	800c048 <__ssputs_r+0x6c>
 800bffa:	6965      	ldr	r5, [r4, #20]
 800bffc:	6909      	ldr	r1, [r1, #16]
 800bffe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c002:	eba3 0901 	sub.w	r9, r3, r1
 800c006:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c00a:	1c7b      	adds	r3, r7, #1
 800c00c:	444b      	add	r3, r9
 800c00e:	106d      	asrs	r5, r5, #1
 800c010:	429d      	cmp	r5, r3
 800c012:	bf38      	it	cc
 800c014:	461d      	movcc	r5, r3
 800c016:	0553      	lsls	r3, r2, #21
 800c018:	d527      	bpl.n	800c06a <__ssputs_r+0x8e>
 800c01a:	4629      	mov	r1, r5
 800c01c:	f7fe fc1c 	bl	800a858 <_malloc_r>
 800c020:	4606      	mov	r6, r0
 800c022:	b360      	cbz	r0, 800c07e <__ssputs_r+0xa2>
 800c024:	6921      	ldr	r1, [r4, #16]
 800c026:	464a      	mov	r2, r9
 800c028:	f7fd fd3f 	bl	8009aaa <memcpy>
 800c02c:	89a3      	ldrh	r3, [r4, #12]
 800c02e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c032:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c036:	81a3      	strh	r3, [r4, #12]
 800c038:	6126      	str	r6, [r4, #16]
 800c03a:	6165      	str	r5, [r4, #20]
 800c03c:	444e      	add	r6, r9
 800c03e:	eba5 0509 	sub.w	r5, r5, r9
 800c042:	6026      	str	r6, [r4, #0]
 800c044:	60a5      	str	r5, [r4, #8]
 800c046:	463e      	mov	r6, r7
 800c048:	42be      	cmp	r6, r7
 800c04a:	d900      	bls.n	800c04e <__ssputs_r+0x72>
 800c04c:	463e      	mov	r6, r7
 800c04e:	6820      	ldr	r0, [r4, #0]
 800c050:	4632      	mov	r2, r6
 800c052:	4641      	mov	r1, r8
 800c054:	f000 f9c6 	bl	800c3e4 <memmove>
 800c058:	68a3      	ldr	r3, [r4, #8]
 800c05a:	1b9b      	subs	r3, r3, r6
 800c05c:	60a3      	str	r3, [r4, #8]
 800c05e:	6823      	ldr	r3, [r4, #0]
 800c060:	4433      	add	r3, r6
 800c062:	6023      	str	r3, [r4, #0]
 800c064:	2000      	movs	r0, #0
 800c066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c06a:	462a      	mov	r2, r5
 800c06c:	f000 fd7d 	bl	800cb6a <_realloc_r>
 800c070:	4606      	mov	r6, r0
 800c072:	2800      	cmp	r0, #0
 800c074:	d1e0      	bne.n	800c038 <__ssputs_r+0x5c>
 800c076:	6921      	ldr	r1, [r4, #16]
 800c078:	4650      	mov	r0, sl
 800c07a:	f7fe fb79 	bl	800a770 <_free_r>
 800c07e:	230c      	movs	r3, #12
 800c080:	f8ca 3000 	str.w	r3, [sl]
 800c084:	89a3      	ldrh	r3, [r4, #12]
 800c086:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c08a:	81a3      	strh	r3, [r4, #12]
 800c08c:	f04f 30ff 	mov.w	r0, #4294967295
 800c090:	e7e9      	b.n	800c066 <__ssputs_r+0x8a>
	...

0800c094 <_svfiprintf_r>:
 800c094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c098:	4698      	mov	r8, r3
 800c09a:	898b      	ldrh	r3, [r1, #12]
 800c09c:	061b      	lsls	r3, r3, #24
 800c09e:	b09d      	sub	sp, #116	@ 0x74
 800c0a0:	4607      	mov	r7, r0
 800c0a2:	460d      	mov	r5, r1
 800c0a4:	4614      	mov	r4, r2
 800c0a6:	d510      	bpl.n	800c0ca <_svfiprintf_r+0x36>
 800c0a8:	690b      	ldr	r3, [r1, #16]
 800c0aa:	b973      	cbnz	r3, 800c0ca <_svfiprintf_r+0x36>
 800c0ac:	2140      	movs	r1, #64	@ 0x40
 800c0ae:	f7fe fbd3 	bl	800a858 <_malloc_r>
 800c0b2:	6028      	str	r0, [r5, #0]
 800c0b4:	6128      	str	r0, [r5, #16]
 800c0b6:	b930      	cbnz	r0, 800c0c6 <_svfiprintf_r+0x32>
 800c0b8:	230c      	movs	r3, #12
 800c0ba:	603b      	str	r3, [r7, #0]
 800c0bc:	f04f 30ff 	mov.w	r0, #4294967295
 800c0c0:	b01d      	add	sp, #116	@ 0x74
 800c0c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0c6:	2340      	movs	r3, #64	@ 0x40
 800c0c8:	616b      	str	r3, [r5, #20]
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0ce:	2320      	movs	r3, #32
 800c0d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c0d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800c0d8:	2330      	movs	r3, #48	@ 0x30
 800c0da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c278 <_svfiprintf_r+0x1e4>
 800c0de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c0e2:	f04f 0901 	mov.w	r9, #1
 800c0e6:	4623      	mov	r3, r4
 800c0e8:	469a      	mov	sl, r3
 800c0ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c0ee:	b10a      	cbz	r2, 800c0f4 <_svfiprintf_r+0x60>
 800c0f0:	2a25      	cmp	r2, #37	@ 0x25
 800c0f2:	d1f9      	bne.n	800c0e8 <_svfiprintf_r+0x54>
 800c0f4:	ebba 0b04 	subs.w	fp, sl, r4
 800c0f8:	d00b      	beq.n	800c112 <_svfiprintf_r+0x7e>
 800c0fa:	465b      	mov	r3, fp
 800c0fc:	4622      	mov	r2, r4
 800c0fe:	4629      	mov	r1, r5
 800c100:	4638      	mov	r0, r7
 800c102:	f7ff ff6b 	bl	800bfdc <__ssputs_r>
 800c106:	3001      	adds	r0, #1
 800c108:	f000 80a7 	beq.w	800c25a <_svfiprintf_r+0x1c6>
 800c10c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c10e:	445a      	add	r2, fp
 800c110:	9209      	str	r2, [sp, #36]	@ 0x24
 800c112:	f89a 3000 	ldrb.w	r3, [sl]
 800c116:	2b00      	cmp	r3, #0
 800c118:	f000 809f 	beq.w	800c25a <_svfiprintf_r+0x1c6>
 800c11c:	2300      	movs	r3, #0
 800c11e:	f04f 32ff 	mov.w	r2, #4294967295
 800c122:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c126:	f10a 0a01 	add.w	sl, sl, #1
 800c12a:	9304      	str	r3, [sp, #16]
 800c12c:	9307      	str	r3, [sp, #28]
 800c12e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c132:	931a      	str	r3, [sp, #104]	@ 0x68
 800c134:	4654      	mov	r4, sl
 800c136:	2205      	movs	r2, #5
 800c138:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c13c:	484e      	ldr	r0, [pc, #312]	@ (800c278 <_svfiprintf_r+0x1e4>)
 800c13e:	f7f4 f86f 	bl	8000220 <memchr>
 800c142:	9a04      	ldr	r2, [sp, #16]
 800c144:	b9d8      	cbnz	r0, 800c17e <_svfiprintf_r+0xea>
 800c146:	06d0      	lsls	r0, r2, #27
 800c148:	bf44      	itt	mi
 800c14a:	2320      	movmi	r3, #32
 800c14c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c150:	0711      	lsls	r1, r2, #28
 800c152:	bf44      	itt	mi
 800c154:	232b      	movmi	r3, #43	@ 0x2b
 800c156:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c15a:	f89a 3000 	ldrb.w	r3, [sl]
 800c15e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c160:	d015      	beq.n	800c18e <_svfiprintf_r+0xfa>
 800c162:	9a07      	ldr	r2, [sp, #28]
 800c164:	4654      	mov	r4, sl
 800c166:	2000      	movs	r0, #0
 800c168:	f04f 0c0a 	mov.w	ip, #10
 800c16c:	4621      	mov	r1, r4
 800c16e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c172:	3b30      	subs	r3, #48	@ 0x30
 800c174:	2b09      	cmp	r3, #9
 800c176:	d94b      	bls.n	800c210 <_svfiprintf_r+0x17c>
 800c178:	b1b0      	cbz	r0, 800c1a8 <_svfiprintf_r+0x114>
 800c17a:	9207      	str	r2, [sp, #28]
 800c17c:	e014      	b.n	800c1a8 <_svfiprintf_r+0x114>
 800c17e:	eba0 0308 	sub.w	r3, r0, r8
 800c182:	fa09 f303 	lsl.w	r3, r9, r3
 800c186:	4313      	orrs	r3, r2
 800c188:	9304      	str	r3, [sp, #16]
 800c18a:	46a2      	mov	sl, r4
 800c18c:	e7d2      	b.n	800c134 <_svfiprintf_r+0xa0>
 800c18e:	9b03      	ldr	r3, [sp, #12]
 800c190:	1d19      	adds	r1, r3, #4
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	9103      	str	r1, [sp, #12]
 800c196:	2b00      	cmp	r3, #0
 800c198:	bfbb      	ittet	lt
 800c19a:	425b      	neglt	r3, r3
 800c19c:	f042 0202 	orrlt.w	r2, r2, #2
 800c1a0:	9307      	strge	r3, [sp, #28]
 800c1a2:	9307      	strlt	r3, [sp, #28]
 800c1a4:	bfb8      	it	lt
 800c1a6:	9204      	strlt	r2, [sp, #16]
 800c1a8:	7823      	ldrb	r3, [r4, #0]
 800c1aa:	2b2e      	cmp	r3, #46	@ 0x2e
 800c1ac:	d10a      	bne.n	800c1c4 <_svfiprintf_r+0x130>
 800c1ae:	7863      	ldrb	r3, [r4, #1]
 800c1b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c1b2:	d132      	bne.n	800c21a <_svfiprintf_r+0x186>
 800c1b4:	9b03      	ldr	r3, [sp, #12]
 800c1b6:	1d1a      	adds	r2, r3, #4
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	9203      	str	r2, [sp, #12]
 800c1bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c1c0:	3402      	adds	r4, #2
 800c1c2:	9305      	str	r3, [sp, #20]
 800c1c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c288 <_svfiprintf_r+0x1f4>
 800c1c8:	7821      	ldrb	r1, [r4, #0]
 800c1ca:	2203      	movs	r2, #3
 800c1cc:	4650      	mov	r0, sl
 800c1ce:	f7f4 f827 	bl	8000220 <memchr>
 800c1d2:	b138      	cbz	r0, 800c1e4 <_svfiprintf_r+0x150>
 800c1d4:	9b04      	ldr	r3, [sp, #16]
 800c1d6:	eba0 000a 	sub.w	r0, r0, sl
 800c1da:	2240      	movs	r2, #64	@ 0x40
 800c1dc:	4082      	lsls	r2, r0
 800c1de:	4313      	orrs	r3, r2
 800c1e0:	3401      	adds	r4, #1
 800c1e2:	9304      	str	r3, [sp, #16]
 800c1e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1e8:	4824      	ldr	r0, [pc, #144]	@ (800c27c <_svfiprintf_r+0x1e8>)
 800c1ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c1ee:	2206      	movs	r2, #6
 800c1f0:	f7f4 f816 	bl	8000220 <memchr>
 800c1f4:	2800      	cmp	r0, #0
 800c1f6:	d036      	beq.n	800c266 <_svfiprintf_r+0x1d2>
 800c1f8:	4b21      	ldr	r3, [pc, #132]	@ (800c280 <_svfiprintf_r+0x1ec>)
 800c1fa:	bb1b      	cbnz	r3, 800c244 <_svfiprintf_r+0x1b0>
 800c1fc:	9b03      	ldr	r3, [sp, #12]
 800c1fe:	3307      	adds	r3, #7
 800c200:	f023 0307 	bic.w	r3, r3, #7
 800c204:	3308      	adds	r3, #8
 800c206:	9303      	str	r3, [sp, #12]
 800c208:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c20a:	4433      	add	r3, r6
 800c20c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c20e:	e76a      	b.n	800c0e6 <_svfiprintf_r+0x52>
 800c210:	fb0c 3202 	mla	r2, ip, r2, r3
 800c214:	460c      	mov	r4, r1
 800c216:	2001      	movs	r0, #1
 800c218:	e7a8      	b.n	800c16c <_svfiprintf_r+0xd8>
 800c21a:	2300      	movs	r3, #0
 800c21c:	3401      	adds	r4, #1
 800c21e:	9305      	str	r3, [sp, #20]
 800c220:	4619      	mov	r1, r3
 800c222:	f04f 0c0a 	mov.w	ip, #10
 800c226:	4620      	mov	r0, r4
 800c228:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c22c:	3a30      	subs	r2, #48	@ 0x30
 800c22e:	2a09      	cmp	r2, #9
 800c230:	d903      	bls.n	800c23a <_svfiprintf_r+0x1a6>
 800c232:	2b00      	cmp	r3, #0
 800c234:	d0c6      	beq.n	800c1c4 <_svfiprintf_r+0x130>
 800c236:	9105      	str	r1, [sp, #20]
 800c238:	e7c4      	b.n	800c1c4 <_svfiprintf_r+0x130>
 800c23a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c23e:	4604      	mov	r4, r0
 800c240:	2301      	movs	r3, #1
 800c242:	e7f0      	b.n	800c226 <_svfiprintf_r+0x192>
 800c244:	ab03      	add	r3, sp, #12
 800c246:	9300      	str	r3, [sp, #0]
 800c248:	462a      	mov	r2, r5
 800c24a:	4b0e      	ldr	r3, [pc, #56]	@ (800c284 <_svfiprintf_r+0x1f0>)
 800c24c:	a904      	add	r1, sp, #16
 800c24e:	4638      	mov	r0, r7
 800c250:	f7fc fcac 	bl	8008bac <_printf_float>
 800c254:	1c42      	adds	r2, r0, #1
 800c256:	4606      	mov	r6, r0
 800c258:	d1d6      	bne.n	800c208 <_svfiprintf_r+0x174>
 800c25a:	89ab      	ldrh	r3, [r5, #12]
 800c25c:	065b      	lsls	r3, r3, #25
 800c25e:	f53f af2d 	bmi.w	800c0bc <_svfiprintf_r+0x28>
 800c262:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c264:	e72c      	b.n	800c0c0 <_svfiprintf_r+0x2c>
 800c266:	ab03      	add	r3, sp, #12
 800c268:	9300      	str	r3, [sp, #0]
 800c26a:	462a      	mov	r2, r5
 800c26c:	4b05      	ldr	r3, [pc, #20]	@ (800c284 <_svfiprintf_r+0x1f0>)
 800c26e:	a904      	add	r1, sp, #16
 800c270:	4638      	mov	r0, r7
 800c272:	f7fc ff33 	bl	80090dc <_printf_i>
 800c276:	e7ed      	b.n	800c254 <_svfiprintf_r+0x1c0>
 800c278:	0800d599 	.word	0x0800d599
 800c27c:	0800d5a3 	.word	0x0800d5a3
 800c280:	08008bad 	.word	0x08008bad
 800c284:	0800bfdd 	.word	0x0800bfdd
 800c288:	0800d59f 	.word	0x0800d59f

0800c28c <__sflush_r>:
 800c28c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c294:	0716      	lsls	r6, r2, #28
 800c296:	4605      	mov	r5, r0
 800c298:	460c      	mov	r4, r1
 800c29a:	d454      	bmi.n	800c346 <__sflush_r+0xba>
 800c29c:	684b      	ldr	r3, [r1, #4]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	dc02      	bgt.n	800c2a8 <__sflush_r+0x1c>
 800c2a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	dd48      	ble.n	800c33a <__sflush_r+0xae>
 800c2a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c2aa:	2e00      	cmp	r6, #0
 800c2ac:	d045      	beq.n	800c33a <__sflush_r+0xae>
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c2b4:	682f      	ldr	r7, [r5, #0]
 800c2b6:	6a21      	ldr	r1, [r4, #32]
 800c2b8:	602b      	str	r3, [r5, #0]
 800c2ba:	d030      	beq.n	800c31e <__sflush_r+0x92>
 800c2bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c2be:	89a3      	ldrh	r3, [r4, #12]
 800c2c0:	0759      	lsls	r1, r3, #29
 800c2c2:	d505      	bpl.n	800c2d0 <__sflush_r+0x44>
 800c2c4:	6863      	ldr	r3, [r4, #4]
 800c2c6:	1ad2      	subs	r2, r2, r3
 800c2c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c2ca:	b10b      	cbz	r3, 800c2d0 <__sflush_r+0x44>
 800c2cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c2ce:	1ad2      	subs	r2, r2, r3
 800c2d0:	2300      	movs	r3, #0
 800c2d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c2d4:	6a21      	ldr	r1, [r4, #32]
 800c2d6:	4628      	mov	r0, r5
 800c2d8:	47b0      	blx	r6
 800c2da:	1c43      	adds	r3, r0, #1
 800c2dc:	89a3      	ldrh	r3, [r4, #12]
 800c2de:	d106      	bne.n	800c2ee <__sflush_r+0x62>
 800c2e0:	6829      	ldr	r1, [r5, #0]
 800c2e2:	291d      	cmp	r1, #29
 800c2e4:	d82b      	bhi.n	800c33e <__sflush_r+0xb2>
 800c2e6:	4a2a      	ldr	r2, [pc, #168]	@ (800c390 <__sflush_r+0x104>)
 800c2e8:	410a      	asrs	r2, r1
 800c2ea:	07d6      	lsls	r6, r2, #31
 800c2ec:	d427      	bmi.n	800c33e <__sflush_r+0xb2>
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	6062      	str	r2, [r4, #4]
 800c2f2:	04d9      	lsls	r1, r3, #19
 800c2f4:	6922      	ldr	r2, [r4, #16]
 800c2f6:	6022      	str	r2, [r4, #0]
 800c2f8:	d504      	bpl.n	800c304 <__sflush_r+0x78>
 800c2fa:	1c42      	adds	r2, r0, #1
 800c2fc:	d101      	bne.n	800c302 <__sflush_r+0x76>
 800c2fe:	682b      	ldr	r3, [r5, #0]
 800c300:	b903      	cbnz	r3, 800c304 <__sflush_r+0x78>
 800c302:	6560      	str	r0, [r4, #84]	@ 0x54
 800c304:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c306:	602f      	str	r7, [r5, #0]
 800c308:	b1b9      	cbz	r1, 800c33a <__sflush_r+0xae>
 800c30a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c30e:	4299      	cmp	r1, r3
 800c310:	d002      	beq.n	800c318 <__sflush_r+0x8c>
 800c312:	4628      	mov	r0, r5
 800c314:	f7fe fa2c 	bl	800a770 <_free_r>
 800c318:	2300      	movs	r3, #0
 800c31a:	6363      	str	r3, [r4, #52]	@ 0x34
 800c31c:	e00d      	b.n	800c33a <__sflush_r+0xae>
 800c31e:	2301      	movs	r3, #1
 800c320:	4628      	mov	r0, r5
 800c322:	47b0      	blx	r6
 800c324:	4602      	mov	r2, r0
 800c326:	1c50      	adds	r0, r2, #1
 800c328:	d1c9      	bne.n	800c2be <__sflush_r+0x32>
 800c32a:	682b      	ldr	r3, [r5, #0]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d0c6      	beq.n	800c2be <__sflush_r+0x32>
 800c330:	2b1d      	cmp	r3, #29
 800c332:	d001      	beq.n	800c338 <__sflush_r+0xac>
 800c334:	2b16      	cmp	r3, #22
 800c336:	d11e      	bne.n	800c376 <__sflush_r+0xea>
 800c338:	602f      	str	r7, [r5, #0]
 800c33a:	2000      	movs	r0, #0
 800c33c:	e022      	b.n	800c384 <__sflush_r+0xf8>
 800c33e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c342:	b21b      	sxth	r3, r3
 800c344:	e01b      	b.n	800c37e <__sflush_r+0xf2>
 800c346:	690f      	ldr	r7, [r1, #16]
 800c348:	2f00      	cmp	r7, #0
 800c34a:	d0f6      	beq.n	800c33a <__sflush_r+0xae>
 800c34c:	0793      	lsls	r3, r2, #30
 800c34e:	680e      	ldr	r6, [r1, #0]
 800c350:	bf08      	it	eq
 800c352:	694b      	ldreq	r3, [r1, #20]
 800c354:	600f      	str	r7, [r1, #0]
 800c356:	bf18      	it	ne
 800c358:	2300      	movne	r3, #0
 800c35a:	eba6 0807 	sub.w	r8, r6, r7
 800c35e:	608b      	str	r3, [r1, #8]
 800c360:	f1b8 0f00 	cmp.w	r8, #0
 800c364:	dde9      	ble.n	800c33a <__sflush_r+0xae>
 800c366:	6a21      	ldr	r1, [r4, #32]
 800c368:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c36a:	4643      	mov	r3, r8
 800c36c:	463a      	mov	r2, r7
 800c36e:	4628      	mov	r0, r5
 800c370:	47b0      	blx	r6
 800c372:	2800      	cmp	r0, #0
 800c374:	dc08      	bgt.n	800c388 <__sflush_r+0xfc>
 800c376:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c37a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c37e:	81a3      	strh	r3, [r4, #12]
 800c380:	f04f 30ff 	mov.w	r0, #4294967295
 800c384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c388:	4407      	add	r7, r0
 800c38a:	eba8 0800 	sub.w	r8, r8, r0
 800c38e:	e7e7      	b.n	800c360 <__sflush_r+0xd4>
 800c390:	dfbffffe 	.word	0xdfbffffe

0800c394 <_fflush_r>:
 800c394:	b538      	push	{r3, r4, r5, lr}
 800c396:	690b      	ldr	r3, [r1, #16]
 800c398:	4605      	mov	r5, r0
 800c39a:	460c      	mov	r4, r1
 800c39c:	b913      	cbnz	r3, 800c3a4 <_fflush_r+0x10>
 800c39e:	2500      	movs	r5, #0
 800c3a0:	4628      	mov	r0, r5
 800c3a2:	bd38      	pop	{r3, r4, r5, pc}
 800c3a4:	b118      	cbz	r0, 800c3ae <_fflush_r+0x1a>
 800c3a6:	6a03      	ldr	r3, [r0, #32]
 800c3a8:	b90b      	cbnz	r3, 800c3ae <_fflush_r+0x1a>
 800c3aa:	f7fd fa57 	bl	800985c <__sinit>
 800c3ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d0f3      	beq.n	800c39e <_fflush_r+0xa>
 800c3b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c3b8:	07d0      	lsls	r0, r2, #31
 800c3ba:	d404      	bmi.n	800c3c6 <_fflush_r+0x32>
 800c3bc:	0599      	lsls	r1, r3, #22
 800c3be:	d402      	bmi.n	800c3c6 <_fflush_r+0x32>
 800c3c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c3c2:	f7fd fb70 	bl	8009aa6 <__retarget_lock_acquire_recursive>
 800c3c6:	4628      	mov	r0, r5
 800c3c8:	4621      	mov	r1, r4
 800c3ca:	f7ff ff5f 	bl	800c28c <__sflush_r>
 800c3ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c3d0:	07da      	lsls	r2, r3, #31
 800c3d2:	4605      	mov	r5, r0
 800c3d4:	d4e4      	bmi.n	800c3a0 <_fflush_r+0xc>
 800c3d6:	89a3      	ldrh	r3, [r4, #12]
 800c3d8:	059b      	lsls	r3, r3, #22
 800c3da:	d4e1      	bmi.n	800c3a0 <_fflush_r+0xc>
 800c3dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c3de:	f7fd fb63 	bl	8009aa8 <__retarget_lock_release_recursive>
 800c3e2:	e7dd      	b.n	800c3a0 <_fflush_r+0xc>

0800c3e4 <memmove>:
 800c3e4:	4288      	cmp	r0, r1
 800c3e6:	b510      	push	{r4, lr}
 800c3e8:	eb01 0402 	add.w	r4, r1, r2
 800c3ec:	d902      	bls.n	800c3f4 <memmove+0x10>
 800c3ee:	4284      	cmp	r4, r0
 800c3f0:	4623      	mov	r3, r4
 800c3f2:	d807      	bhi.n	800c404 <memmove+0x20>
 800c3f4:	1e43      	subs	r3, r0, #1
 800c3f6:	42a1      	cmp	r1, r4
 800c3f8:	d008      	beq.n	800c40c <memmove+0x28>
 800c3fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c3fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c402:	e7f8      	b.n	800c3f6 <memmove+0x12>
 800c404:	4402      	add	r2, r0
 800c406:	4601      	mov	r1, r0
 800c408:	428a      	cmp	r2, r1
 800c40a:	d100      	bne.n	800c40e <memmove+0x2a>
 800c40c:	bd10      	pop	{r4, pc}
 800c40e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c412:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c416:	e7f7      	b.n	800c408 <memmove+0x24>

0800c418 <strncmp>:
 800c418:	b510      	push	{r4, lr}
 800c41a:	b16a      	cbz	r2, 800c438 <strncmp+0x20>
 800c41c:	3901      	subs	r1, #1
 800c41e:	1884      	adds	r4, r0, r2
 800c420:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c424:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c428:	429a      	cmp	r2, r3
 800c42a:	d103      	bne.n	800c434 <strncmp+0x1c>
 800c42c:	42a0      	cmp	r0, r4
 800c42e:	d001      	beq.n	800c434 <strncmp+0x1c>
 800c430:	2a00      	cmp	r2, #0
 800c432:	d1f5      	bne.n	800c420 <strncmp+0x8>
 800c434:	1ad0      	subs	r0, r2, r3
 800c436:	bd10      	pop	{r4, pc}
 800c438:	4610      	mov	r0, r2
 800c43a:	e7fc      	b.n	800c436 <strncmp+0x1e>

0800c43c <_sbrk_r>:
 800c43c:	b538      	push	{r3, r4, r5, lr}
 800c43e:	4d06      	ldr	r5, [pc, #24]	@ (800c458 <_sbrk_r+0x1c>)
 800c440:	2300      	movs	r3, #0
 800c442:	4604      	mov	r4, r0
 800c444:	4608      	mov	r0, r1
 800c446:	602b      	str	r3, [r5, #0]
 800c448:	f7f6 fe8a 	bl	8003160 <_sbrk>
 800c44c:	1c43      	adds	r3, r0, #1
 800c44e:	d102      	bne.n	800c456 <_sbrk_r+0x1a>
 800c450:	682b      	ldr	r3, [r5, #0]
 800c452:	b103      	cbz	r3, 800c456 <_sbrk_r+0x1a>
 800c454:	6023      	str	r3, [r4, #0]
 800c456:	bd38      	pop	{r3, r4, r5, pc}
 800c458:	200008e4 	.word	0x200008e4
 800c45c:	00000000 	.word	0x00000000

0800c460 <nan>:
 800c460:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c468 <nan+0x8>
 800c464:	4770      	bx	lr
 800c466:	bf00      	nop
 800c468:	00000000 	.word	0x00000000
 800c46c:	7ff80000 	.word	0x7ff80000

0800c470 <__assert_func>:
 800c470:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c472:	4614      	mov	r4, r2
 800c474:	461a      	mov	r2, r3
 800c476:	4b09      	ldr	r3, [pc, #36]	@ (800c49c <__assert_func+0x2c>)
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	4605      	mov	r5, r0
 800c47c:	68d8      	ldr	r0, [r3, #12]
 800c47e:	b954      	cbnz	r4, 800c496 <__assert_func+0x26>
 800c480:	4b07      	ldr	r3, [pc, #28]	@ (800c4a0 <__assert_func+0x30>)
 800c482:	461c      	mov	r4, r3
 800c484:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c488:	9100      	str	r1, [sp, #0]
 800c48a:	462b      	mov	r3, r5
 800c48c:	4905      	ldr	r1, [pc, #20]	@ (800c4a4 <__assert_func+0x34>)
 800c48e:	f000 fba7 	bl	800cbe0 <fiprintf>
 800c492:	f000 fbb7 	bl	800cc04 <abort>
 800c496:	4b04      	ldr	r3, [pc, #16]	@ (800c4a8 <__assert_func+0x38>)
 800c498:	e7f4      	b.n	800c484 <__assert_func+0x14>
 800c49a:	bf00      	nop
 800c49c:	20000014 	.word	0x20000014
 800c4a0:	0800d5ed 	.word	0x0800d5ed
 800c4a4:	0800d5bf 	.word	0x0800d5bf
 800c4a8:	0800d5b2 	.word	0x0800d5b2

0800c4ac <_calloc_r>:
 800c4ac:	b570      	push	{r4, r5, r6, lr}
 800c4ae:	fba1 5402 	umull	r5, r4, r1, r2
 800c4b2:	b93c      	cbnz	r4, 800c4c4 <_calloc_r+0x18>
 800c4b4:	4629      	mov	r1, r5
 800c4b6:	f7fe f9cf 	bl	800a858 <_malloc_r>
 800c4ba:	4606      	mov	r6, r0
 800c4bc:	b928      	cbnz	r0, 800c4ca <_calloc_r+0x1e>
 800c4be:	2600      	movs	r6, #0
 800c4c0:	4630      	mov	r0, r6
 800c4c2:	bd70      	pop	{r4, r5, r6, pc}
 800c4c4:	220c      	movs	r2, #12
 800c4c6:	6002      	str	r2, [r0, #0]
 800c4c8:	e7f9      	b.n	800c4be <_calloc_r+0x12>
 800c4ca:	462a      	mov	r2, r5
 800c4cc:	4621      	mov	r1, r4
 800c4ce:	f7fd fa5e 	bl	800998e <memset>
 800c4d2:	e7f5      	b.n	800c4c0 <_calloc_r+0x14>

0800c4d4 <rshift>:
 800c4d4:	6903      	ldr	r3, [r0, #16]
 800c4d6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c4da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c4de:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c4e2:	f100 0414 	add.w	r4, r0, #20
 800c4e6:	dd45      	ble.n	800c574 <rshift+0xa0>
 800c4e8:	f011 011f 	ands.w	r1, r1, #31
 800c4ec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c4f0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c4f4:	d10c      	bne.n	800c510 <rshift+0x3c>
 800c4f6:	f100 0710 	add.w	r7, r0, #16
 800c4fa:	4629      	mov	r1, r5
 800c4fc:	42b1      	cmp	r1, r6
 800c4fe:	d334      	bcc.n	800c56a <rshift+0x96>
 800c500:	1a9b      	subs	r3, r3, r2
 800c502:	009b      	lsls	r3, r3, #2
 800c504:	1eea      	subs	r2, r5, #3
 800c506:	4296      	cmp	r6, r2
 800c508:	bf38      	it	cc
 800c50a:	2300      	movcc	r3, #0
 800c50c:	4423      	add	r3, r4
 800c50e:	e015      	b.n	800c53c <rshift+0x68>
 800c510:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c514:	f1c1 0820 	rsb	r8, r1, #32
 800c518:	40cf      	lsrs	r7, r1
 800c51a:	f105 0e04 	add.w	lr, r5, #4
 800c51e:	46a1      	mov	r9, r4
 800c520:	4576      	cmp	r6, lr
 800c522:	46f4      	mov	ip, lr
 800c524:	d815      	bhi.n	800c552 <rshift+0x7e>
 800c526:	1a9a      	subs	r2, r3, r2
 800c528:	0092      	lsls	r2, r2, #2
 800c52a:	3a04      	subs	r2, #4
 800c52c:	3501      	adds	r5, #1
 800c52e:	42ae      	cmp	r6, r5
 800c530:	bf38      	it	cc
 800c532:	2200      	movcc	r2, #0
 800c534:	18a3      	adds	r3, r4, r2
 800c536:	50a7      	str	r7, [r4, r2]
 800c538:	b107      	cbz	r7, 800c53c <rshift+0x68>
 800c53a:	3304      	adds	r3, #4
 800c53c:	1b1a      	subs	r2, r3, r4
 800c53e:	42a3      	cmp	r3, r4
 800c540:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c544:	bf08      	it	eq
 800c546:	2300      	moveq	r3, #0
 800c548:	6102      	str	r2, [r0, #16]
 800c54a:	bf08      	it	eq
 800c54c:	6143      	streq	r3, [r0, #20]
 800c54e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c552:	f8dc c000 	ldr.w	ip, [ip]
 800c556:	fa0c fc08 	lsl.w	ip, ip, r8
 800c55a:	ea4c 0707 	orr.w	r7, ip, r7
 800c55e:	f849 7b04 	str.w	r7, [r9], #4
 800c562:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c566:	40cf      	lsrs	r7, r1
 800c568:	e7da      	b.n	800c520 <rshift+0x4c>
 800c56a:	f851 cb04 	ldr.w	ip, [r1], #4
 800c56e:	f847 cf04 	str.w	ip, [r7, #4]!
 800c572:	e7c3      	b.n	800c4fc <rshift+0x28>
 800c574:	4623      	mov	r3, r4
 800c576:	e7e1      	b.n	800c53c <rshift+0x68>

0800c578 <__hexdig_fun>:
 800c578:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c57c:	2b09      	cmp	r3, #9
 800c57e:	d802      	bhi.n	800c586 <__hexdig_fun+0xe>
 800c580:	3820      	subs	r0, #32
 800c582:	b2c0      	uxtb	r0, r0
 800c584:	4770      	bx	lr
 800c586:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c58a:	2b05      	cmp	r3, #5
 800c58c:	d801      	bhi.n	800c592 <__hexdig_fun+0x1a>
 800c58e:	3847      	subs	r0, #71	@ 0x47
 800c590:	e7f7      	b.n	800c582 <__hexdig_fun+0xa>
 800c592:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c596:	2b05      	cmp	r3, #5
 800c598:	d801      	bhi.n	800c59e <__hexdig_fun+0x26>
 800c59a:	3827      	subs	r0, #39	@ 0x27
 800c59c:	e7f1      	b.n	800c582 <__hexdig_fun+0xa>
 800c59e:	2000      	movs	r0, #0
 800c5a0:	4770      	bx	lr
	...

0800c5a4 <__gethex>:
 800c5a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5a8:	b085      	sub	sp, #20
 800c5aa:	468a      	mov	sl, r1
 800c5ac:	9302      	str	r3, [sp, #8]
 800c5ae:	680b      	ldr	r3, [r1, #0]
 800c5b0:	9001      	str	r0, [sp, #4]
 800c5b2:	4690      	mov	r8, r2
 800c5b4:	1c9c      	adds	r4, r3, #2
 800c5b6:	46a1      	mov	r9, r4
 800c5b8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c5bc:	2830      	cmp	r0, #48	@ 0x30
 800c5be:	d0fa      	beq.n	800c5b6 <__gethex+0x12>
 800c5c0:	eba9 0303 	sub.w	r3, r9, r3
 800c5c4:	f1a3 0b02 	sub.w	fp, r3, #2
 800c5c8:	f7ff ffd6 	bl	800c578 <__hexdig_fun>
 800c5cc:	4605      	mov	r5, r0
 800c5ce:	2800      	cmp	r0, #0
 800c5d0:	d168      	bne.n	800c6a4 <__gethex+0x100>
 800c5d2:	49a0      	ldr	r1, [pc, #640]	@ (800c854 <__gethex+0x2b0>)
 800c5d4:	2201      	movs	r2, #1
 800c5d6:	4648      	mov	r0, r9
 800c5d8:	f7ff ff1e 	bl	800c418 <strncmp>
 800c5dc:	4607      	mov	r7, r0
 800c5de:	2800      	cmp	r0, #0
 800c5e0:	d167      	bne.n	800c6b2 <__gethex+0x10e>
 800c5e2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c5e6:	4626      	mov	r6, r4
 800c5e8:	f7ff ffc6 	bl	800c578 <__hexdig_fun>
 800c5ec:	2800      	cmp	r0, #0
 800c5ee:	d062      	beq.n	800c6b6 <__gethex+0x112>
 800c5f0:	4623      	mov	r3, r4
 800c5f2:	7818      	ldrb	r0, [r3, #0]
 800c5f4:	2830      	cmp	r0, #48	@ 0x30
 800c5f6:	4699      	mov	r9, r3
 800c5f8:	f103 0301 	add.w	r3, r3, #1
 800c5fc:	d0f9      	beq.n	800c5f2 <__gethex+0x4e>
 800c5fe:	f7ff ffbb 	bl	800c578 <__hexdig_fun>
 800c602:	fab0 f580 	clz	r5, r0
 800c606:	096d      	lsrs	r5, r5, #5
 800c608:	f04f 0b01 	mov.w	fp, #1
 800c60c:	464a      	mov	r2, r9
 800c60e:	4616      	mov	r6, r2
 800c610:	3201      	adds	r2, #1
 800c612:	7830      	ldrb	r0, [r6, #0]
 800c614:	f7ff ffb0 	bl	800c578 <__hexdig_fun>
 800c618:	2800      	cmp	r0, #0
 800c61a:	d1f8      	bne.n	800c60e <__gethex+0x6a>
 800c61c:	498d      	ldr	r1, [pc, #564]	@ (800c854 <__gethex+0x2b0>)
 800c61e:	2201      	movs	r2, #1
 800c620:	4630      	mov	r0, r6
 800c622:	f7ff fef9 	bl	800c418 <strncmp>
 800c626:	2800      	cmp	r0, #0
 800c628:	d13f      	bne.n	800c6aa <__gethex+0x106>
 800c62a:	b944      	cbnz	r4, 800c63e <__gethex+0x9a>
 800c62c:	1c74      	adds	r4, r6, #1
 800c62e:	4622      	mov	r2, r4
 800c630:	4616      	mov	r6, r2
 800c632:	3201      	adds	r2, #1
 800c634:	7830      	ldrb	r0, [r6, #0]
 800c636:	f7ff ff9f 	bl	800c578 <__hexdig_fun>
 800c63a:	2800      	cmp	r0, #0
 800c63c:	d1f8      	bne.n	800c630 <__gethex+0x8c>
 800c63e:	1ba4      	subs	r4, r4, r6
 800c640:	00a7      	lsls	r7, r4, #2
 800c642:	7833      	ldrb	r3, [r6, #0]
 800c644:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c648:	2b50      	cmp	r3, #80	@ 0x50
 800c64a:	d13e      	bne.n	800c6ca <__gethex+0x126>
 800c64c:	7873      	ldrb	r3, [r6, #1]
 800c64e:	2b2b      	cmp	r3, #43	@ 0x2b
 800c650:	d033      	beq.n	800c6ba <__gethex+0x116>
 800c652:	2b2d      	cmp	r3, #45	@ 0x2d
 800c654:	d034      	beq.n	800c6c0 <__gethex+0x11c>
 800c656:	1c71      	adds	r1, r6, #1
 800c658:	2400      	movs	r4, #0
 800c65a:	7808      	ldrb	r0, [r1, #0]
 800c65c:	f7ff ff8c 	bl	800c578 <__hexdig_fun>
 800c660:	1e43      	subs	r3, r0, #1
 800c662:	b2db      	uxtb	r3, r3
 800c664:	2b18      	cmp	r3, #24
 800c666:	d830      	bhi.n	800c6ca <__gethex+0x126>
 800c668:	f1a0 0210 	sub.w	r2, r0, #16
 800c66c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c670:	f7ff ff82 	bl	800c578 <__hexdig_fun>
 800c674:	f100 3cff 	add.w	ip, r0, #4294967295
 800c678:	fa5f fc8c 	uxtb.w	ip, ip
 800c67c:	f1bc 0f18 	cmp.w	ip, #24
 800c680:	f04f 030a 	mov.w	r3, #10
 800c684:	d91e      	bls.n	800c6c4 <__gethex+0x120>
 800c686:	b104      	cbz	r4, 800c68a <__gethex+0xe6>
 800c688:	4252      	negs	r2, r2
 800c68a:	4417      	add	r7, r2
 800c68c:	f8ca 1000 	str.w	r1, [sl]
 800c690:	b1ed      	cbz	r5, 800c6ce <__gethex+0x12a>
 800c692:	f1bb 0f00 	cmp.w	fp, #0
 800c696:	bf0c      	ite	eq
 800c698:	2506      	moveq	r5, #6
 800c69a:	2500      	movne	r5, #0
 800c69c:	4628      	mov	r0, r5
 800c69e:	b005      	add	sp, #20
 800c6a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6a4:	2500      	movs	r5, #0
 800c6a6:	462c      	mov	r4, r5
 800c6a8:	e7b0      	b.n	800c60c <__gethex+0x68>
 800c6aa:	2c00      	cmp	r4, #0
 800c6ac:	d1c7      	bne.n	800c63e <__gethex+0x9a>
 800c6ae:	4627      	mov	r7, r4
 800c6b0:	e7c7      	b.n	800c642 <__gethex+0x9e>
 800c6b2:	464e      	mov	r6, r9
 800c6b4:	462f      	mov	r7, r5
 800c6b6:	2501      	movs	r5, #1
 800c6b8:	e7c3      	b.n	800c642 <__gethex+0x9e>
 800c6ba:	2400      	movs	r4, #0
 800c6bc:	1cb1      	adds	r1, r6, #2
 800c6be:	e7cc      	b.n	800c65a <__gethex+0xb6>
 800c6c0:	2401      	movs	r4, #1
 800c6c2:	e7fb      	b.n	800c6bc <__gethex+0x118>
 800c6c4:	fb03 0002 	mla	r0, r3, r2, r0
 800c6c8:	e7ce      	b.n	800c668 <__gethex+0xc4>
 800c6ca:	4631      	mov	r1, r6
 800c6cc:	e7de      	b.n	800c68c <__gethex+0xe8>
 800c6ce:	eba6 0309 	sub.w	r3, r6, r9
 800c6d2:	3b01      	subs	r3, #1
 800c6d4:	4629      	mov	r1, r5
 800c6d6:	2b07      	cmp	r3, #7
 800c6d8:	dc0a      	bgt.n	800c6f0 <__gethex+0x14c>
 800c6da:	9801      	ldr	r0, [sp, #4]
 800c6dc:	f7fe f948 	bl	800a970 <_Balloc>
 800c6e0:	4604      	mov	r4, r0
 800c6e2:	b940      	cbnz	r0, 800c6f6 <__gethex+0x152>
 800c6e4:	4b5c      	ldr	r3, [pc, #368]	@ (800c858 <__gethex+0x2b4>)
 800c6e6:	4602      	mov	r2, r0
 800c6e8:	21e4      	movs	r1, #228	@ 0xe4
 800c6ea:	485c      	ldr	r0, [pc, #368]	@ (800c85c <__gethex+0x2b8>)
 800c6ec:	f7ff fec0 	bl	800c470 <__assert_func>
 800c6f0:	3101      	adds	r1, #1
 800c6f2:	105b      	asrs	r3, r3, #1
 800c6f4:	e7ef      	b.n	800c6d6 <__gethex+0x132>
 800c6f6:	f100 0a14 	add.w	sl, r0, #20
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	4655      	mov	r5, sl
 800c6fe:	469b      	mov	fp, r3
 800c700:	45b1      	cmp	r9, r6
 800c702:	d337      	bcc.n	800c774 <__gethex+0x1d0>
 800c704:	f845 bb04 	str.w	fp, [r5], #4
 800c708:	eba5 050a 	sub.w	r5, r5, sl
 800c70c:	10ad      	asrs	r5, r5, #2
 800c70e:	6125      	str	r5, [r4, #16]
 800c710:	4658      	mov	r0, fp
 800c712:	f7fe fa1f 	bl	800ab54 <__hi0bits>
 800c716:	016d      	lsls	r5, r5, #5
 800c718:	f8d8 6000 	ldr.w	r6, [r8]
 800c71c:	1a2d      	subs	r5, r5, r0
 800c71e:	42b5      	cmp	r5, r6
 800c720:	dd54      	ble.n	800c7cc <__gethex+0x228>
 800c722:	1bad      	subs	r5, r5, r6
 800c724:	4629      	mov	r1, r5
 800c726:	4620      	mov	r0, r4
 800c728:	f7fe fdb3 	bl	800b292 <__any_on>
 800c72c:	4681      	mov	r9, r0
 800c72e:	b178      	cbz	r0, 800c750 <__gethex+0x1ac>
 800c730:	1e6b      	subs	r3, r5, #1
 800c732:	1159      	asrs	r1, r3, #5
 800c734:	f003 021f 	and.w	r2, r3, #31
 800c738:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c73c:	f04f 0901 	mov.w	r9, #1
 800c740:	fa09 f202 	lsl.w	r2, r9, r2
 800c744:	420a      	tst	r2, r1
 800c746:	d003      	beq.n	800c750 <__gethex+0x1ac>
 800c748:	454b      	cmp	r3, r9
 800c74a:	dc36      	bgt.n	800c7ba <__gethex+0x216>
 800c74c:	f04f 0902 	mov.w	r9, #2
 800c750:	4629      	mov	r1, r5
 800c752:	4620      	mov	r0, r4
 800c754:	f7ff febe 	bl	800c4d4 <rshift>
 800c758:	442f      	add	r7, r5
 800c75a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c75e:	42bb      	cmp	r3, r7
 800c760:	da42      	bge.n	800c7e8 <__gethex+0x244>
 800c762:	9801      	ldr	r0, [sp, #4]
 800c764:	4621      	mov	r1, r4
 800c766:	f7fe f943 	bl	800a9f0 <_Bfree>
 800c76a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c76c:	2300      	movs	r3, #0
 800c76e:	6013      	str	r3, [r2, #0]
 800c770:	25a3      	movs	r5, #163	@ 0xa3
 800c772:	e793      	b.n	800c69c <__gethex+0xf8>
 800c774:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c778:	2a2e      	cmp	r2, #46	@ 0x2e
 800c77a:	d012      	beq.n	800c7a2 <__gethex+0x1fe>
 800c77c:	2b20      	cmp	r3, #32
 800c77e:	d104      	bne.n	800c78a <__gethex+0x1e6>
 800c780:	f845 bb04 	str.w	fp, [r5], #4
 800c784:	f04f 0b00 	mov.w	fp, #0
 800c788:	465b      	mov	r3, fp
 800c78a:	7830      	ldrb	r0, [r6, #0]
 800c78c:	9303      	str	r3, [sp, #12]
 800c78e:	f7ff fef3 	bl	800c578 <__hexdig_fun>
 800c792:	9b03      	ldr	r3, [sp, #12]
 800c794:	f000 000f 	and.w	r0, r0, #15
 800c798:	4098      	lsls	r0, r3
 800c79a:	ea4b 0b00 	orr.w	fp, fp, r0
 800c79e:	3304      	adds	r3, #4
 800c7a0:	e7ae      	b.n	800c700 <__gethex+0x15c>
 800c7a2:	45b1      	cmp	r9, r6
 800c7a4:	d8ea      	bhi.n	800c77c <__gethex+0x1d8>
 800c7a6:	492b      	ldr	r1, [pc, #172]	@ (800c854 <__gethex+0x2b0>)
 800c7a8:	9303      	str	r3, [sp, #12]
 800c7aa:	2201      	movs	r2, #1
 800c7ac:	4630      	mov	r0, r6
 800c7ae:	f7ff fe33 	bl	800c418 <strncmp>
 800c7b2:	9b03      	ldr	r3, [sp, #12]
 800c7b4:	2800      	cmp	r0, #0
 800c7b6:	d1e1      	bne.n	800c77c <__gethex+0x1d8>
 800c7b8:	e7a2      	b.n	800c700 <__gethex+0x15c>
 800c7ba:	1ea9      	subs	r1, r5, #2
 800c7bc:	4620      	mov	r0, r4
 800c7be:	f7fe fd68 	bl	800b292 <__any_on>
 800c7c2:	2800      	cmp	r0, #0
 800c7c4:	d0c2      	beq.n	800c74c <__gethex+0x1a8>
 800c7c6:	f04f 0903 	mov.w	r9, #3
 800c7ca:	e7c1      	b.n	800c750 <__gethex+0x1ac>
 800c7cc:	da09      	bge.n	800c7e2 <__gethex+0x23e>
 800c7ce:	1b75      	subs	r5, r6, r5
 800c7d0:	4621      	mov	r1, r4
 800c7d2:	9801      	ldr	r0, [sp, #4]
 800c7d4:	462a      	mov	r2, r5
 800c7d6:	f7fe fb23 	bl	800ae20 <__lshift>
 800c7da:	1b7f      	subs	r7, r7, r5
 800c7dc:	4604      	mov	r4, r0
 800c7de:	f100 0a14 	add.w	sl, r0, #20
 800c7e2:	f04f 0900 	mov.w	r9, #0
 800c7e6:	e7b8      	b.n	800c75a <__gethex+0x1b6>
 800c7e8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c7ec:	42bd      	cmp	r5, r7
 800c7ee:	dd6f      	ble.n	800c8d0 <__gethex+0x32c>
 800c7f0:	1bed      	subs	r5, r5, r7
 800c7f2:	42ae      	cmp	r6, r5
 800c7f4:	dc34      	bgt.n	800c860 <__gethex+0x2bc>
 800c7f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c7fa:	2b02      	cmp	r3, #2
 800c7fc:	d022      	beq.n	800c844 <__gethex+0x2a0>
 800c7fe:	2b03      	cmp	r3, #3
 800c800:	d024      	beq.n	800c84c <__gethex+0x2a8>
 800c802:	2b01      	cmp	r3, #1
 800c804:	d115      	bne.n	800c832 <__gethex+0x28e>
 800c806:	42ae      	cmp	r6, r5
 800c808:	d113      	bne.n	800c832 <__gethex+0x28e>
 800c80a:	2e01      	cmp	r6, #1
 800c80c:	d10b      	bne.n	800c826 <__gethex+0x282>
 800c80e:	9a02      	ldr	r2, [sp, #8]
 800c810:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c814:	6013      	str	r3, [r2, #0]
 800c816:	2301      	movs	r3, #1
 800c818:	6123      	str	r3, [r4, #16]
 800c81a:	f8ca 3000 	str.w	r3, [sl]
 800c81e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c820:	2562      	movs	r5, #98	@ 0x62
 800c822:	601c      	str	r4, [r3, #0]
 800c824:	e73a      	b.n	800c69c <__gethex+0xf8>
 800c826:	1e71      	subs	r1, r6, #1
 800c828:	4620      	mov	r0, r4
 800c82a:	f7fe fd32 	bl	800b292 <__any_on>
 800c82e:	2800      	cmp	r0, #0
 800c830:	d1ed      	bne.n	800c80e <__gethex+0x26a>
 800c832:	9801      	ldr	r0, [sp, #4]
 800c834:	4621      	mov	r1, r4
 800c836:	f7fe f8db 	bl	800a9f0 <_Bfree>
 800c83a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c83c:	2300      	movs	r3, #0
 800c83e:	6013      	str	r3, [r2, #0]
 800c840:	2550      	movs	r5, #80	@ 0x50
 800c842:	e72b      	b.n	800c69c <__gethex+0xf8>
 800c844:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c846:	2b00      	cmp	r3, #0
 800c848:	d1f3      	bne.n	800c832 <__gethex+0x28e>
 800c84a:	e7e0      	b.n	800c80e <__gethex+0x26a>
 800c84c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d1dd      	bne.n	800c80e <__gethex+0x26a>
 800c852:	e7ee      	b.n	800c832 <__gethex+0x28e>
 800c854:	0800d440 	.word	0x0800d440
 800c858:	0800d2d9 	.word	0x0800d2d9
 800c85c:	0800d5ee 	.word	0x0800d5ee
 800c860:	1e6f      	subs	r7, r5, #1
 800c862:	f1b9 0f00 	cmp.w	r9, #0
 800c866:	d130      	bne.n	800c8ca <__gethex+0x326>
 800c868:	b127      	cbz	r7, 800c874 <__gethex+0x2d0>
 800c86a:	4639      	mov	r1, r7
 800c86c:	4620      	mov	r0, r4
 800c86e:	f7fe fd10 	bl	800b292 <__any_on>
 800c872:	4681      	mov	r9, r0
 800c874:	117a      	asrs	r2, r7, #5
 800c876:	2301      	movs	r3, #1
 800c878:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c87c:	f007 071f 	and.w	r7, r7, #31
 800c880:	40bb      	lsls	r3, r7
 800c882:	4213      	tst	r3, r2
 800c884:	4629      	mov	r1, r5
 800c886:	4620      	mov	r0, r4
 800c888:	bf18      	it	ne
 800c88a:	f049 0902 	orrne.w	r9, r9, #2
 800c88e:	f7ff fe21 	bl	800c4d4 <rshift>
 800c892:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c896:	1b76      	subs	r6, r6, r5
 800c898:	2502      	movs	r5, #2
 800c89a:	f1b9 0f00 	cmp.w	r9, #0
 800c89e:	d047      	beq.n	800c930 <__gethex+0x38c>
 800c8a0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c8a4:	2b02      	cmp	r3, #2
 800c8a6:	d015      	beq.n	800c8d4 <__gethex+0x330>
 800c8a8:	2b03      	cmp	r3, #3
 800c8aa:	d017      	beq.n	800c8dc <__gethex+0x338>
 800c8ac:	2b01      	cmp	r3, #1
 800c8ae:	d109      	bne.n	800c8c4 <__gethex+0x320>
 800c8b0:	f019 0f02 	tst.w	r9, #2
 800c8b4:	d006      	beq.n	800c8c4 <__gethex+0x320>
 800c8b6:	f8da 3000 	ldr.w	r3, [sl]
 800c8ba:	ea49 0903 	orr.w	r9, r9, r3
 800c8be:	f019 0f01 	tst.w	r9, #1
 800c8c2:	d10e      	bne.n	800c8e2 <__gethex+0x33e>
 800c8c4:	f045 0510 	orr.w	r5, r5, #16
 800c8c8:	e032      	b.n	800c930 <__gethex+0x38c>
 800c8ca:	f04f 0901 	mov.w	r9, #1
 800c8ce:	e7d1      	b.n	800c874 <__gethex+0x2d0>
 800c8d0:	2501      	movs	r5, #1
 800c8d2:	e7e2      	b.n	800c89a <__gethex+0x2f6>
 800c8d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c8d6:	f1c3 0301 	rsb	r3, r3, #1
 800c8da:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c8dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d0f0      	beq.n	800c8c4 <__gethex+0x320>
 800c8e2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c8e6:	f104 0314 	add.w	r3, r4, #20
 800c8ea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c8ee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c8f2:	f04f 0c00 	mov.w	ip, #0
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c8fc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c900:	d01b      	beq.n	800c93a <__gethex+0x396>
 800c902:	3201      	adds	r2, #1
 800c904:	6002      	str	r2, [r0, #0]
 800c906:	2d02      	cmp	r5, #2
 800c908:	f104 0314 	add.w	r3, r4, #20
 800c90c:	d13c      	bne.n	800c988 <__gethex+0x3e4>
 800c90e:	f8d8 2000 	ldr.w	r2, [r8]
 800c912:	3a01      	subs	r2, #1
 800c914:	42b2      	cmp	r2, r6
 800c916:	d109      	bne.n	800c92c <__gethex+0x388>
 800c918:	1171      	asrs	r1, r6, #5
 800c91a:	2201      	movs	r2, #1
 800c91c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c920:	f006 061f 	and.w	r6, r6, #31
 800c924:	fa02 f606 	lsl.w	r6, r2, r6
 800c928:	421e      	tst	r6, r3
 800c92a:	d13a      	bne.n	800c9a2 <__gethex+0x3fe>
 800c92c:	f045 0520 	orr.w	r5, r5, #32
 800c930:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c932:	601c      	str	r4, [r3, #0]
 800c934:	9b02      	ldr	r3, [sp, #8]
 800c936:	601f      	str	r7, [r3, #0]
 800c938:	e6b0      	b.n	800c69c <__gethex+0xf8>
 800c93a:	4299      	cmp	r1, r3
 800c93c:	f843 cc04 	str.w	ip, [r3, #-4]
 800c940:	d8d9      	bhi.n	800c8f6 <__gethex+0x352>
 800c942:	68a3      	ldr	r3, [r4, #8]
 800c944:	459b      	cmp	fp, r3
 800c946:	db17      	blt.n	800c978 <__gethex+0x3d4>
 800c948:	6861      	ldr	r1, [r4, #4]
 800c94a:	9801      	ldr	r0, [sp, #4]
 800c94c:	3101      	adds	r1, #1
 800c94e:	f7fe f80f 	bl	800a970 <_Balloc>
 800c952:	4681      	mov	r9, r0
 800c954:	b918      	cbnz	r0, 800c95e <__gethex+0x3ba>
 800c956:	4b1a      	ldr	r3, [pc, #104]	@ (800c9c0 <__gethex+0x41c>)
 800c958:	4602      	mov	r2, r0
 800c95a:	2184      	movs	r1, #132	@ 0x84
 800c95c:	e6c5      	b.n	800c6ea <__gethex+0x146>
 800c95e:	6922      	ldr	r2, [r4, #16]
 800c960:	3202      	adds	r2, #2
 800c962:	f104 010c 	add.w	r1, r4, #12
 800c966:	0092      	lsls	r2, r2, #2
 800c968:	300c      	adds	r0, #12
 800c96a:	f7fd f89e 	bl	8009aaa <memcpy>
 800c96e:	4621      	mov	r1, r4
 800c970:	9801      	ldr	r0, [sp, #4]
 800c972:	f7fe f83d 	bl	800a9f0 <_Bfree>
 800c976:	464c      	mov	r4, r9
 800c978:	6923      	ldr	r3, [r4, #16]
 800c97a:	1c5a      	adds	r2, r3, #1
 800c97c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c980:	6122      	str	r2, [r4, #16]
 800c982:	2201      	movs	r2, #1
 800c984:	615a      	str	r2, [r3, #20]
 800c986:	e7be      	b.n	800c906 <__gethex+0x362>
 800c988:	6922      	ldr	r2, [r4, #16]
 800c98a:	455a      	cmp	r2, fp
 800c98c:	dd0b      	ble.n	800c9a6 <__gethex+0x402>
 800c98e:	2101      	movs	r1, #1
 800c990:	4620      	mov	r0, r4
 800c992:	f7ff fd9f 	bl	800c4d4 <rshift>
 800c996:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c99a:	3701      	adds	r7, #1
 800c99c:	42bb      	cmp	r3, r7
 800c99e:	f6ff aee0 	blt.w	800c762 <__gethex+0x1be>
 800c9a2:	2501      	movs	r5, #1
 800c9a4:	e7c2      	b.n	800c92c <__gethex+0x388>
 800c9a6:	f016 061f 	ands.w	r6, r6, #31
 800c9aa:	d0fa      	beq.n	800c9a2 <__gethex+0x3fe>
 800c9ac:	4453      	add	r3, sl
 800c9ae:	f1c6 0620 	rsb	r6, r6, #32
 800c9b2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c9b6:	f7fe f8cd 	bl	800ab54 <__hi0bits>
 800c9ba:	42b0      	cmp	r0, r6
 800c9bc:	dbe7      	blt.n	800c98e <__gethex+0x3ea>
 800c9be:	e7f0      	b.n	800c9a2 <__gethex+0x3fe>
 800c9c0:	0800d2d9 	.word	0x0800d2d9

0800c9c4 <L_shift>:
 800c9c4:	f1c2 0208 	rsb	r2, r2, #8
 800c9c8:	0092      	lsls	r2, r2, #2
 800c9ca:	b570      	push	{r4, r5, r6, lr}
 800c9cc:	f1c2 0620 	rsb	r6, r2, #32
 800c9d0:	6843      	ldr	r3, [r0, #4]
 800c9d2:	6804      	ldr	r4, [r0, #0]
 800c9d4:	fa03 f506 	lsl.w	r5, r3, r6
 800c9d8:	432c      	orrs	r4, r5
 800c9da:	40d3      	lsrs	r3, r2
 800c9dc:	6004      	str	r4, [r0, #0]
 800c9de:	f840 3f04 	str.w	r3, [r0, #4]!
 800c9e2:	4288      	cmp	r0, r1
 800c9e4:	d3f4      	bcc.n	800c9d0 <L_shift+0xc>
 800c9e6:	bd70      	pop	{r4, r5, r6, pc}

0800c9e8 <__match>:
 800c9e8:	b530      	push	{r4, r5, lr}
 800c9ea:	6803      	ldr	r3, [r0, #0]
 800c9ec:	3301      	adds	r3, #1
 800c9ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c9f2:	b914      	cbnz	r4, 800c9fa <__match+0x12>
 800c9f4:	6003      	str	r3, [r0, #0]
 800c9f6:	2001      	movs	r0, #1
 800c9f8:	bd30      	pop	{r4, r5, pc}
 800c9fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c9fe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ca02:	2d19      	cmp	r5, #25
 800ca04:	bf98      	it	ls
 800ca06:	3220      	addls	r2, #32
 800ca08:	42a2      	cmp	r2, r4
 800ca0a:	d0f0      	beq.n	800c9ee <__match+0x6>
 800ca0c:	2000      	movs	r0, #0
 800ca0e:	e7f3      	b.n	800c9f8 <__match+0x10>

0800ca10 <__hexnan>:
 800ca10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca14:	680b      	ldr	r3, [r1, #0]
 800ca16:	6801      	ldr	r1, [r0, #0]
 800ca18:	115e      	asrs	r6, r3, #5
 800ca1a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ca1e:	f013 031f 	ands.w	r3, r3, #31
 800ca22:	b087      	sub	sp, #28
 800ca24:	bf18      	it	ne
 800ca26:	3604      	addne	r6, #4
 800ca28:	2500      	movs	r5, #0
 800ca2a:	1f37      	subs	r7, r6, #4
 800ca2c:	4682      	mov	sl, r0
 800ca2e:	4690      	mov	r8, r2
 800ca30:	9301      	str	r3, [sp, #4]
 800ca32:	f846 5c04 	str.w	r5, [r6, #-4]
 800ca36:	46b9      	mov	r9, r7
 800ca38:	463c      	mov	r4, r7
 800ca3a:	9502      	str	r5, [sp, #8]
 800ca3c:	46ab      	mov	fp, r5
 800ca3e:	784a      	ldrb	r2, [r1, #1]
 800ca40:	1c4b      	adds	r3, r1, #1
 800ca42:	9303      	str	r3, [sp, #12]
 800ca44:	b342      	cbz	r2, 800ca98 <__hexnan+0x88>
 800ca46:	4610      	mov	r0, r2
 800ca48:	9105      	str	r1, [sp, #20]
 800ca4a:	9204      	str	r2, [sp, #16]
 800ca4c:	f7ff fd94 	bl	800c578 <__hexdig_fun>
 800ca50:	2800      	cmp	r0, #0
 800ca52:	d151      	bne.n	800caf8 <__hexnan+0xe8>
 800ca54:	9a04      	ldr	r2, [sp, #16]
 800ca56:	9905      	ldr	r1, [sp, #20]
 800ca58:	2a20      	cmp	r2, #32
 800ca5a:	d818      	bhi.n	800ca8e <__hexnan+0x7e>
 800ca5c:	9b02      	ldr	r3, [sp, #8]
 800ca5e:	459b      	cmp	fp, r3
 800ca60:	dd13      	ble.n	800ca8a <__hexnan+0x7a>
 800ca62:	454c      	cmp	r4, r9
 800ca64:	d206      	bcs.n	800ca74 <__hexnan+0x64>
 800ca66:	2d07      	cmp	r5, #7
 800ca68:	dc04      	bgt.n	800ca74 <__hexnan+0x64>
 800ca6a:	462a      	mov	r2, r5
 800ca6c:	4649      	mov	r1, r9
 800ca6e:	4620      	mov	r0, r4
 800ca70:	f7ff ffa8 	bl	800c9c4 <L_shift>
 800ca74:	4544      	cmp	r4, r8
 800ca76:	d952      	bls.n	800cb1e <__hexnan+0x10e>
 800ca78:	2300      	movs	r3, #0
 800ca7a:	f1a4 0904 	sub.w	r9, r4, #4
 800ca7e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ca82:	f8cd b008 	str.w	fp, [sp, #8]
 800ca86:	464c      	mov	r4, r9
 800ca88:	461d      	mov	r5, r3
 800ca8a:	9903      	ldr	r1, [sp, #12]
 800ca8c:	e7d7      	b.n	800ca3e <__hexnan+0x2e>
 800ca8e:	2a29      	cmp	r2, #41	@ 0x29
 800ca90:	d157      	bne.n	800cb42 <__hexnan+0x132>
 800ca92:	3102      	adds	r1, #2
 800ca94:	f8ca 1000 	str.w	r1, [sl]
 800ca98:	f1bb 0f00 	cmp.w	fp, #0
 800ca9c:	d051      	beq.n	800cb42 <__hexnan+0x132>
 800ca9e:	454c      	cmp	r4, r9
 800caa0:	d206      	bcs.n	800cab0 <__hexnan+0xa0>
 800caa2:	2d07      	cmp	r5, #7
 800caa4:	dc04      	bgt.n	800cab0 <__hexnan+0xa0>
 800caa6:	462a      	mov	r2, r5
 800caa8:	4649      	mov	r1, r9
 800caaa:	4620      	mov	r0, r4
 800caac:	f7ff ff8a 	bl	800c9c4 <L_shift>
 800cab0:	4544      	cmp	r4, r8
 800cab2:	d936      	bls.n	800cb22 <__hexnan+0x112>
 800cab4:	f1a8 0204 	sub.w	r2, r8, #4
 800cab8:	4623      	mov	r3, r4
 800caba:	f853 1b04 	ldr.w	r1, [r3], #4
 800cabe:	f842 1f04 	str.w	r1, [r2, #4]!
 800cac2:	429f      	cmp	r7, r3
 800cac4:	d2f9      	bcs.n	800caba <__hexnan+0xaa>
 800cac6:	1b3b      	subs	r3, r7, r4
 800cac8:	f023 0303 	bic.w	r3, r3, #3
 800cacc:	3304      	adds	r3, #4
 800cace:	3401      	adds	r4, #1
 800cad0:	3e03      	subs	r6, #3
 800cad2:	42b4      	cmp	r4, r6
 800cad4:	bf88      	it	hi
 800cad6:	2304      	movhi	r3, #4
 800cad8:	4443      	add	r3, r8
 800cada:	2200      	movs	r2, #0
 800cadc:	f843 2b04 	str.w	r2, [r3], #4
 800cae0:	429f      	cmp	r7, r3
 800cae2:	d2fb      	bcs.n	800cadc <__hexnan+0xcc>
 800cae4:	683b      	ldr	r3, [r7, #0]
 800cae6:	b91b      	cbnz	r3, 800caf0 <__hexnan+0xe0>
 800cae8:	4547      	cmp	r7, r8
 800caea:	d128      	bne.n	800cb3e <__hexnan+0x12e>
 800caec:	2301      	movs	r3, #1
 800caee:	603b      	str	r3, [r7, #0]
 800caf0:	2005      	movs	r0, #5
 800caf2:	b007      	add	sp, #28
 800caf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caf8:	3501      	adds	r5, #1
 800cafa:	2d08      	cmp	r5, #8
 800cafc:	f10b 0b01 	add.w	fp, fp, #1
 800cb00:	dd06      	ble.n	800cb10 <__hexnan+0x100>
 800cb02:	4544      	cmp	r4, r8
 800cb04:	d9c1      	bls.n	800ca8a <__hexnan+0x7a>
 800cb06:	2300      	movs	r3, #0
 800cb08:	f844 3c04 	str.w	r3, [r4, #-4]
 800cb0c:	2501      	movs	r5, #1
 800cb0e:	3c04      	subs	r4, #4
 800cb10:	6822      	ldr	r2, [r4, #0]
 800cb12:	f000 000f 	and.w	r0, r0, #15
 800cb16:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800cb1a:	6020      	str	r0, [r4, #0]
 800cb1c:	e7b5      	b.n	800ca8a <__hexnan+0x7a>
 800cb1e:	2508      	movs	r5, #8
 800cb20:	e7b3      	b.n	800ca8a <__hexnan+0x7a>
 800cb22:	9b01      	ldr	r3, [sp, #4]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d0dd      	beq.n	800cae4 <__hexnan+0xd4>
 800cb28:	f1c3 0320 	rsb	r3, r3, #32
 800cb2c:	f04f 32ff 	mov.w	r2, #4294967295
 800cb30:	40da      	lsrs	r2, r3
 800cb32:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800cb36:	4013      	ands	r3, r2
 800cb38:	f846 3c04 	str.w	r3, [r6, #-4]
 800cb3c:	e7d2      	b.n	800cae4 <__hexnan+0xd4>
 800cb3e:	3f04      	subs	r7, #4
 800cb40:	e7d0      	b.n	800cae4 <__hexnan+0xd4>
 800cb42:	2004      	movs	r0, #4
 800cb44:	e7d5      	b.n	800caf2 <__hexnan+0xe2>

0800cb46 <__ascii_mbtowc>:
 800cb46:	b082      	sub	sp, #8
 800cb48:	b901      	cbnz	r1, 800cb4c <__ascii_mbtowc+0x6>
 800cb4a:	a901      	add	r1, sp, #4
 800cb4c:	b142      	cbz	r2, 800cb60 <__ascii_mbtowc+0x1a>
 800cb4e:	b14b      	cbz	r3, 800cb64 <__ascii_mbtowc+0x1e>
 800cb50:	7813      	ldrb	r3, [r2, #0]
 800cb52:	600b      	str	r3, [r1, #0]
 800cb54:	7812      	ldrb	r2, [r2, #0]
 800cb56:	1e10      	subs	r0, r2, #0
 800cb58:	bf18      	it	ne
 800cb5a:	2001      	movne	r0, #1
 800cb5c:	b002      	add	sp, #8
 800cb5e:	4770      	bx	lr
 800cb60:	4610      	mov	r0, r2
 800cb62:	e7fb      	b.n	800cb5c <__ascii_mbtowc+0x16>
 800cb64:	f06f 0001 	mvn.w	r0, #1
 800cb68:	e7f8      	b.n	800cb5c <__ascii_mbtowc+0x16>

0800cb6a <_realloc_r>:
 800cb6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb6e:	4680      	mov	r8, r0
 800cb70:	4615      	mov	r5, r2
 800cb72:	460c      	mov	r4, r1
 800cb74:	b921      	cbnz	r1, 800cb80 <_realloc_r+0x16>
 800cb76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cb7a:	4611      	mov	r1, r2
 800cb7c:	f7fd be6c 	b.w	800a858 <_malloc_r>
 800cb80:	b92a      	cbnz	r2, 800cb8e <_realloc_r+0x24>
 800cb82:	f7fd fdf5 	bl	800a770 <_free_r>
 800cb86:	2400      	movs	r4, #0
 800cb88:	4620      	mov	r0, r4
 800cb8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb8e:	f000 f840 	bl	800cc12 <_malloc_usable_size_r>
 800cb92:	4285      	cmp	r5, r0
 800cb94:	4606      	mov	r6, r0
 800cb96:	d802      	bhi.n	800cb9e <_realloc_r+0x34>
 800cb98:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800cb9c:	d8f4      	bhi.n	800cb88 <_realloc_r+0x1e>
 800cb9e:	4629      	mov	r1, r5
 800cba0:	4640      	mov	r0, r8
 800cba2:	f7fd fe59 	bl	800a858 <_malloc_r>
 800cba6:	4607      	mov	r7, r0
 800cba8:	2800      	cmp	r0, #0
 800cbaa:	d0ec      	beq.n	800cb86 <_realloc_r+0x1c>
 800cbac:	42b5      	cmp	r5, r6
 800cbae:	462a      	mov	r2, r5
 800cbb0:	4621      	mov	r1, r4
 800cbb2:	bf28      	it	cs
 800cbb4:	4632      	movcs	r2, r6
 800cbb6:	f7fc ff78 	bl	8009aaa <memcpy>
 800cbba:	4621      	mov	r1, r4
 800cbbc:	4640      	mov	r0, r8
 800cbbe:	f7fd fdd7 	bl	800a770 <_free_r>
 800cbc2:	463c      	mov	r4, r7
 800cbc4:	e7e0      	b.n	800cb88 <_realloc_r+0x1e>

0800cbc6 <__ascii_wctomb>:
 800cbc6:	4603      	mov	r3, r0
 800cbc8:	4608      	mov	r0, r1
 800cbca:	b141      	cbz	r1, 800cbde <__ascii_wctomb+0x18>
 800cbcc:	2aff      	cmp	r2, #255	@ 0xff
 800cbce:	d904      	bls.n	800cbda <__ascii_wctomb+0x14>
 800cbd0:	228a      	movs	r2, #138	@ 0x8a
 800cbd2:	601a      	str	r2, [r3, #0]
 800cbd4:	f04f 30ff 	mov.w	r0, #4294967295
 800cbd8:	4770      	bx	lr
 800cbda:	700a      	strb	r2, [r1, #0]
 800cbdc:	2001      	movs	r0, #1
 800cbde:	4770      	bx	lr

0800cbe0 <fiprintf>:
 800cbe0:	b40e      	push	{r1, r2, r3}
 800cbe2:	b503      	push	{r0, r1, lr}
 800cbe4:	4601      	mov	r1, r0
 800cbe6:	ab03      	add	r3, sp, #12
 800cbe8:	4805      	ldr	r0, [pc, #20]	@ (800cc00 <fiprintf+0x20>)
 800cbea:	f853 2b04 	ldr.w	r2, [r3], #4
 800cbee:	6800      	ldr	r0, [r0, #0]
 800cbf0:	9301      	str	r3, [sp, #4]
 800cbf2:	f000 f83f 	bl	800cc74 <_vfiprintf_r>
 800cbf6:	b002      	add	sp, #8
 800cbf8:	f85d eb04 	ldr.w	lr, [sp], #4
 800cbfc:	b003      	add	sp, #12
 800cbfe:	4770      	bx	lr
 800cc00:	20000014 	.word	0x20000014

0800cc04 <abort>:
 800cc04:	b508      	push	{r3, lr}
 800cc06:	2006      	movs	r0, #6
 800cc08:	f000 fa08 	bl	800d01c <raise>
 800cc0c:	2001      	movs	r0, #1
 800cc0e:	f7f6 fa2f 	bl	8003070 <_exit>

0800cc12 <_malloc_usable_size_r>:
 800cc12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc16:	1f18      	subs	r0, r3, #4
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	bfbc      	itt	lt
 800cc1c:	580b      	ldrlt	r3, [r1, r0]
 800cc1e:	18c0      	addlt	r0, r0, r3
 800cc20:	4770      	bx	lr

0800cc22 <__sfputc_r>:
 800cc22:	6893      	ldr	r3, [r2, #8]
 800cc24:	3b01      	subs	r3, #1
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	b410      	push	{r4}
 800cc2a:	6093      	str	r3, [r2, #8]
 800cc2c:	da08      	bge.n	800cc40 <__sfputc_r+0x1e>
 800cc2e:	6994      	ldr	r4, [r2, #24]
 800cc30:	42a3      	cmp	r3, r4
 800cc32:	db01      	blt.n	800cc38 <__sfputc_r+0x16>
 800cc34:	290a      	cmp	r1, #10
 800cc36:	d103      	bne.n	800cc40 <__sfputc_r+0x1e>
 800cc38:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc3c:	f000 b932 	b.w	800cea4 <__swbuf_r>
 800cc40:	6813      	ldr	r3, [r2, #0]
 800cc42:	1c58      	adds	r0, r3, #1
 800cc44:	6010      	str	r0, [r2, #0]
 800cc46:	7019      	strb	r1, [r3, #0]
 800cc48:	4608      	mov	r0, r1
 800cc4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc4e:	4770      	bx	lr

0800cc50 <__sfputs_r>:
 800cc50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc52:	4606      	mov	r6, r0
 800cc54:	460f      	mov	r7, r1
 800cc56:	4614      	mov	r4, r2
 800cc58:	18d5      	adds	r5, r2, r3
 800cc5a:	42ac      	cmp	r4, r5
 800cc5c:	d101      	bne.n	800cc62 <__sfputs_r+0x12>
 800cc5e:	2000      	movs	r0, #0
 800cc60:	e007      	b.n	800cc72 <__sfputs_r+0x22>
 800cc62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc66:	463a      	mov	r2, r7
 800cc68:	4630      	mov	r0, r6
 800cc6a:	f7ff ffda 	bl	800cc22 <__sfputc_r>
 800cc6e:	1c43      	adds	r3, r0, #1
 800cc70:	d1f3      	bne.n	800cc5a <__sfputs_r+0xa>
 800cc72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cc74 <_vfiprintf_r>:
 800cc74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc78:	460d      	mov	r5, r1
 800cc7a:	b09d      	sub	sp, #116	@ 0x74
 800cc7c:	4614      	mov	r4, r2
 800cc7e:	4698      	mov	r8, r3
 800cc80:	4606      	mov	r6, r0
 800cc82:	b118      	cbz	r0, 800cc8c <_vfiprintf_r+0x18>
 800cc84:	6a03      	ldr	r3, [r0, #32]
 800cc86:	b90b      	cbnz	r3, 800cc8c <_vfiprintf_r+0x18>
 800cc88:	f7fc fde8 	bl	800985c <__sinit>
 800cc8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cc8e:	07d9      	lsls	r1, r3, #31
 800cc90:	d405      	bmi.n	800cc9e <_vfiprintf_r+0x2a>
 800cc92:	89ab      	ldrh	r3, [r5, #12]
 800cc94:	059a      	lsls	r2, r3, #22
 800cc96:	d402      	bmi.n	800cc9e <_vfiprintf_r+0x2a>
 800cc98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cc9a:	f7fc ff04 	bl	8009aa6 <__retarget_lock_acquire_recursive>
 800cc9e:	89ab      	ldrh	r3, [r5, #12]
 800cca0:	071b      	lsls	r3, r3, #28
 800cca2:	d501      	bpl.n	800cca8 <_vfiprintf_r+0x34>
 800cca4:	692b      	ldr	r3, [r5, #16]
 800cca6:	b99b      	cbnz	r3, 800ccd0 <_vfiprintf_r+0x5c>
 800cca8:	4629      	mov	r1, r5
 800ccaa:	4630      	mov	r0, r6
 800ccac:	f000 f938 	bl	800cf20 <__swsetup_r>
 800ccb0:	b170      	cbz	r0, 800ccd0 <_vfiprintf_r+0x5c>
 800ccb2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ccb4:	07dc      	lsls	r4, r3, #31
 800ccb6:	d504      	bpl.n	800ccc2 <_vfiprintf_r+0x4e>
 800ccb8:	f04f 30ff 	mov.w	r0, #4294967295
 800ccbc:	b01d      	add	sp, #116	@ 0x74
 800ccbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccc2:	89ab      	ldrh	r3, [r5, #12]
 800ccc4:	0598      	lsls	r0, r3, #22
 800ccc6:	d4f7      	bmi.n	800ccb8 <_vfiprintf_r+0x44>
 800ccc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ccca:	f7fc feed 	bl	8009aa8 <__retarget_lock_release_recursive>
 800ccce:	e7f3      	b.n	800ccb8 <_vfiprintf_r+0x44>
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	9309      	str	r3, [sp, #36]	@ 0x24
 800ccd4:	2320      	movs	r3, #32
 800ccd6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ccda:	f8cd 800c 	str.w	r8, [sp, #12]
 800ccde:	2330      	movs	r3, #48	@ 0x30
 800cce0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ce90 <_vfiprintf_r+0x21c>
 800cce4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cce8:	f04f 0901 	mov.w	r9, #1
 800ccec:	4623      	mov	r3, r4
 800ccee:	469a      	mov	sl, r3
 800ccf0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ccf4:	b10a      	cbz	r2, 800ccfa <_vfiprintf_r+0x86>
 800ccf6:	2a25      	cmp	r2, #37	@ 0x25
 800ccf8:	d1f9      	bne.n	800ccee <_vfiprintf_r+0x7a>
 800ccfa:	ebba 0b04 	subs.w	fp, sl, r4
 800ccfe:	d00b      	beq.n	800cd18 <_vfiprintf_r+0xa4>
 800cd00:	465b      	mov	r3, fp
 800cd02:	4622      	mov	r2, r4
 800cd04:	4629      	mov	r1, r5
 800cd06:	4630      	mov	r0, r6
 800cd08:	f7ff ffa2 	bl	800cc50 <__sfputs_r>
 800cd0c:	3001      	adds	r0, #1
 800cd0e:	f000 80a7 	beq.w	800ce60 <_vfiprintf_r+0x1ec>
 800cd12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd14:	445a      	add	r2, fp
 800cd16:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd18:	f89a 3000 	ldrb.w	r3, [sl]
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	f000 809f 	beq.w	800ce60 <_vfiprintf_r+0x1ec>
 800cd22:	2300      	movs	r3, #0
 800cd24:	f04f 32ff 	mov.w	r2, #4294967295
 800cd28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd2c:	f10a 0a01 	add.w	sl, sl, #1
 800cd30:	9304      	str	r3, [sp, #16]
 800cd32:	9307      	str	r3, [sp, #28]
 800cd34:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cd38:	931a      	str	r3, [sp, #104]	@ 0x68
 800cd3a:	4654      	mov	r4, sl
 800cd3c:	2205      	movs	r2, #5
 800cd3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd42:	4853      	ldr	r0, [pc, #332]	@ (800ce90 <_vfiprintf_r+0x21c>)
 800cd44:	f7f3 fa6c 	bl	8000220 <memchr>
 800cd48:	9a04      	ldr	r2, [sp, #16]
 800cd4a:	b9d8      	cbnz	r0, 800cd84 <_vfiprintf_r+0x110>
 800cd4c:	06d1      	lsls	r1, r2, #27
 800cd4e:	bf44      	itt	mi
 800cd50:	2320      	movmi	r3, #32
 800cd52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd56:	0713      	lsls	r3, r2, #28
 800cd58:	bf44      	itt	mi
 800cd5a:	232b      	movmi	r3, #43	@ 0x2b
 800cd5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd60:	f89a 3000 	ldrb.w	r3, [sl]
 800cd64:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd66:	d015      	beq.n	800cd94 <_vfiprintf_r+0x120>
 800cd68:	9a07      	ldr	r2, [sp, #28]
 800cd6a:	4654      	mov	r4, sl
 800cd6c:	2000      	movs	r0, #0
 800cd6e:	f04f 0c0a 	mov.w	ip, #10
 800cd72:	4621      	mov	r1, r4
 800cd74:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cd78:	3b30      	subs	r3, #48	@ 0x30
 800cd7a:	2b09      	cmp	r3, #9
 800cd7c:	d94b      	bls.n	800ce16 <_vfiprintf_r+0x1a2>
 800cd7e:	b1b0      	cbz	r0, 800cdae <_vfiprintf_r+0x13a>
 800cd80:	9207      	str	r2, [sp, #28]
 800cd82:	e014      	b.n	800cdae <_vfiprintf_r+0x13a>
 800cd84:	eba0 0308 	sub.w	r3, r0, r8
 800cd88:	fa09 f303 	lsl.w	r3, r9, r3
 800cd8c:	4313      	orrs	r3, r2
 800cd8e:	9304      	str	r3, [sp, #16]
 800cd90:	46a2      	mov	sl, r4
 800cd92:	e7d2      	b.n	800cd3a <_vfiprintf_r+0xc6>
 800cd94:	9b03      	ldr	r3, [sp, #12]
 800cd96:	1d19      	adds	r1, r3, #4
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	9103      	str	r1, [sp, #12]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	bfbb      	ittet	lt
 800cda0:	425b      	neglt	r3, r3
 800cda2:	f042 0202 	orrlt.w	r2, r2, #2
 800cda6:	9307      	strge	r3, [sp, #28]
 800cda8:	9307      	strlt	r3, [sp, #28]
 800cdaa:	bfb8      	it	lt
 800cdac:	9204      	strlt	r2, [sp, #16]
 800cdae:	7823      	ldrb	r3, [r4, #0]
 800cdb0:	2b2e      	cmp	r3, #46	@ 0x2e
 800cdb2:	d10a      	bne.n	800cdca <_vfiprintf_r+0x156>
 800cdb4:	7863      	ldrb	r3, [r4, #1]
 800cdb6:	2b2a      	cmp	r3, #42	@ 0x2a
 800cdb8:	d132      	bne.n	800ce20 <_vfiprintf_r+0x1ac>
 800cdba:	9b03      	ldr	r3, [sp, #12]
 800cdbc:	1d1a      	adds	r2, r3, #4
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	9203      	str	r2, [sp, #12]
 800cdc2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cdc6:	3402      	adds	r4, #2
 800cdc8:	9305      	str	r3, [sp, #20]
 800cdca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cea0 <_vfiprintf_r+0x22c>
 800cdce:	7821      	ldrb	r1, [r4, #0]
 800cdd0:	2203      	movs	r2, #3
 800cdd2:	4650      	mov	r0, sl
 800cdd4:	f7f3 fa24 	bl	8000220 <memchr>
 800cdd8:	b138      	cbz	r0, 800cdea <_vfiprintf_r+0x176>
 800cdda:	9b04      	ldr	r3, [sp, #16]
 800cddc:	eba0 000a 	sub.w	r0, r0, sl
 800cde0:	2240      	movs	r2, #64	@ 0x40
 800cde2:	4082      	lsls	r2, r0
 800cde4:	4313      	orrs	r3, r2
 800cde6:	3401      	adds	r4, #1
 800cde8:	9304      	str	r3, [sp, #16]
 800cdea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdee:	4829      	ldr	r0, [pc, #164]	@ (800ce94 <_vfiprintf_r+0x220>)
 800cdf0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cdf4:	2206      	movs	r2, #6
 800cdf6:	f7f3 fa13 	bl	8000220 <memchr>
 800cdfa:	2800      	cmp	r0, #0
 800cdfc:	d03f      	beq.n	800ce7e <_vfiprintf_r+0x20a>
 800cdfe:	4b26      	ldr	r3, [pc, #152]	@ (800ce98 <_vfiprintf_r+0x224>)
 800ce00:	bb1b      	cbnz	r3, 800ce4a <_vfiprintf_r+0x1d6>
 800ce02:	9b03      	ldr	r3, [sp, #12]
 800ce04:	3307      	adds	r3, #7
 800ce06:	f023 0307 	bic.w	r3, r3, #7
 800ce0a:	3308      	adds	r3, #8
 800ce0c:	9303      	str	r3, [sp, #12]
 800ce0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce10:	443b      	add	r3, r7
 800ce12:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce14:	e76a      	b.n	800ccec <_vfiprintf_r+0x78>
 800ce16:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce1a:	460c      	mov	r4, r1
 800ce1c:	2001      	movs	r0, #1
 800ce1e:	e7a8      	b.n	800cd72 <_vfiprintf_r+0xfe>
 800ce20:	2300      	movs	r3, #0
 800ce22:	3401      	adds	r4, #1
 800ce24:	9305      	str	r3, [sp, #20]
 800ce26:	4619      	mov	r1, r3
 800ce28:	f04f 0c0a 	mov.w	ip, #10
 800ce2c:	4620      	mov	r0, r4
 800ce2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce32:	3a30      	subs	r2, #48	@ 0x30
 800ce34:	2a09      	cmp	r2, #9
 800ce36:	d903      	bls.n	800ce40 <_vfiprintf_r+0x1cc>
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d0c6      	beq.n	800cdca <_vfiprintf_r+0x156>
 800ce3c:	9105      	str	r1, [sp, #20]
 800ce3e:	e7c4      	b.n	800cdca <_vfiprintf_r+0x156>
 800ce40:	fb0c 2101 	mla	r1, ip, r1, r2
 800ce44:	4604      	mov	r4, r0
 800ce46:	2301      	movs	r3, #1
 800ce48:	e7f0      	b.n	800ce2c <_vfiprintf_r+0x1b8>
 800ce4a:	ab03      	add	r3, sp, #12
 800ce4c:	9300      	str	r3, [sp, #0]
 800ce4e:	462a      	mov	r2, r5
 800ce50:	4b12      	ldr	r3, [pc, #72]	@ (800ce9c <_vfiprintf_r+0x228>)
 800ce52:	a904      	add	r1, sp, #16
 800ce54:	4630      	mov	r0, r6
 800ce56:	f7fb fea9 	bl	8008bac <_printf_float>
 800ce5a:	4607      	mov	r7, r0
 800ce5c:	1c78      	adds	r0, r7, #1
 800ce5e:	d1d6      	bne.n	800ce0e <_vfiprintf_r+0x19a>
 800ce60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ce62:	07d9      	lsls	r1, r3, #31
 800ce64:	d405      	bmi.n	800ce72 <_vfiprintf_r+0x1fe>
 800ce66:	89ab      	ldrh	r3, [r5, #12]
 800ce68:	059a      	lsls	r2, r3, #22
 800ce6a:	d402      	bmi.n	800ce72 <_vfiprintf_r+0x1fe>
 800ce6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ce6e:	f7fc fe1b 	bl	8009aa8 <__retarget_lock_release_recursive>
 800ce72:	89ab      	ldrh	r3, [r5, #12]
 800ce74:	065b      	lsls	r3, r3, #25
 800ce76:	f53f af1f 	bmi.w	800ccb8 <_vfiprintf_r+0x44>
 800ce7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ce7c:	e71e      	b.n	800ccbc <_vfiprintf_r+0x48>
 800ce7e:	ab03      	add	r3, sp, #12
 800ce80:	9300      	str	r3, [sp, #0]
 800ce82:	462a      	mov	r2, r5
 800ce84:	4b05      	ldr	r3, [pc, #20]	@ (800ce9c <_vfiprintf_r+0x228>)
 800ce86:	a904      	add	r1, sp, #16
 800ce88:	4630      	mov	r0, r6
 800ce8a:	f7fc f927 	bl	80090dc <_printf_i>
 800ce8e:	e7e4      	b.n	800ce5a <_vfiprintf_r+0x1e6>
 800ce90:	0800d599 	.word	0x0800d599
 800ce94:	0800d5a3 	.word	0x0800d5a3
 800ce98:	08008bad 	.word	0x08008bad
 800ce9c:	0800cc51 	.word	0x0800cc51
 800cea0:	0800d59f 	.word	0x0800d59f

0800cea4 <__swbuf_r>:
 800cea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cea6:	460e      	mov	r6, r1
 800cea8:	4614      	mov	r4, r2
 800ceaa:	4605      	mov	r5, r0
 800ceac:	b118      	cbz	r0, 800ceb6 <__swbuf_r+0x12>
 800ceae:	6a03      	ldr	r3, [r0, #32]
 800ceb0:	b90b      	cbnz	r3, 800ceb6 <__swbuf_r+0x12>
 800ceb2:	f7fc fcd3 	bl	800985c <__sinit>
 800ceb6:	69a3      	ldr	r3, [r4, #24]
 800ceb8:	60a3      	str	r3, [r4, #8]
 800ceba:	89a3      	ldrh	r3, [r4, #12]
 800cebc:	071a      	lsls	r2, r3, #28
 800cebe:	d501      	bpl.n	800cec4 <__swbuf_r+0x20>
 800cec0:	6923      	ldr	r3, [r4, #16]
 800cec2:	b943      	cbnz	r3, 800ced6 <__swbuf_r+0x32>
 800cec4:	4621      	mov	r1, r4
 800cec6:	4628      	mov	r0, r5
 800cec8:	f000 f82a 	bl	800cf20 <__swsetup_r>
 800cecc:	b118      	cbz	r0, 800ced6 <__swbuf_r+0x32>
 800cece:	f04f 37ff 	mov.w	r7, #4294967295
 800ced2:	4638      	mov	r0, r7
 800ced4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ced6:	6823      	ldr	r3, [r4, #0]
 800ced8:	6922      	ldr	r2, [r4, #16]
 800ceda:	1a98      	subs	r0, r3, r2
 800cedc:	6963      	ldr	r3, [r4, #20]
 800cede:	b2f6      	uxtb	r6, r6
 800cee0:	4283      	cmp	r3, r0
 800cee2:	4637      	mov	r7, r6
 800cee4:	dc05      	bgt.n	800cef2 <__swbuf_r+0x4e>
 800cee6:	4621      	mov	r1, r4
 800cee8:	4628      	mov	r0, r5
 800ceea:	f7ff fa53 	bl	800c394 <_fflush_r>
 800ceee:	2800      	cmp	r0, #0
 800cef0:	d1ed      	bne.n	800cece <__swbuf_r+0x2a>
 800cef2:	68a3      	ldr	r3, [r4, #8]
 800cef4:	3b01      	subs	r3, #1
 800cef6:	60a3      	str	r3, [r4, #8]
 800cef8:	6823      	ldr	r3, [r4, #0]
 800cefa:	1c5a      	adds	r2, r3, #1
 800cefc:	6022      	str	r2, [r4, #0]
 800cefe:	701e      	strb	r6, [r3, #0]
 800cf00:	6962      	ldr	r2, [r4, #20]
 800cf02:	1c43      	adds	r3, r0, #1
 800cf04:	429a      	cmp	r2, r3
 800cf06:	d004      	beq.n	800cf12 <__swbuf_r+0x6e>
 800cf08:	89a3      	ldrh	r3, [r4, #12]
 800cf0a:	07db      	lsls	r3, r3, #31
 800cf0c:	d5e1      	bpl.n	800ced2 <__swbuf_r+0x2e>
 800cf0e:	2e0a      	cmp	r6, #10
 800cf10:	d1df      	bne.n	800ced2 <__swbuf_r+0x2e>
 800cf12:	4621      	mov	r1, r4
 800cf14:	4628      	mov	r0, r5
 800cf16:	f7ff fa3d 	bl	800c394 <_fflush_r>
 800cf1a:	2800      	cmp	r0, #0
 800cf1c:	d0d9      	beq.n	800ced2 <__swbuf_r+0x2e>
 800cf1e:	e7d6      	b.n	800cece <__swbuf_r+0x2a>

0800cf20 <__swsetup_r>:
 800cf20:	b538      	push	{r3, r4, r5, lr}
 800cf22:	4b29      	ldr	r3, [pc, #164]	@ (800cfc8 <__swsetup_r+0xa8>)
 800cf24:	4605      	mov	r5, r0
 800cf26:	6818      	ldr	r0, [r3, #0]
 800cf28:	460c      	mov	r4, r1
 800cf2a:	b118      	cbz	r0, 800cf34 <__swsetup_r+0x14>
 800cf2c:	6a03      	ldr	r3, [r0, #32]
 800cf2e:	b90b      	cbnz	r3, 800cf34 <__swsetup_r+0x14>
 800cf30:	f7fc fc94 	bl	800985c <__sinit>
 800cf34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf38:	0719      	lsls	r1, r3, #28
 800cf3a:	d422      	bmi.n	800cf82 <__swsetup_r+0x62>
 800cf3c:	06da      	lsls	r2, r3, #27
 800cf3e:	d407      	bmi.n	800cf50 <__swsetup_r+0x30>
 800cf40:	2209      	movs	r2, #9
 800cf42:	602a      	str	r2, [r5, #0]
 800cf44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf48:	81a3      	strh	r3, [r4, #12]
 800cf4a:	f04f 30ff 	mov.w	r0, #4294967295
 800cf4e:	e033      	b.n	800cfb8 <__swsetup_r+0x98>
 800cf50:	0758      	lsls	r0, r3, #29
 800cf52:	d512      	bpl.n	800cf7a <__swsetup_r+0x5a>
 800cf54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cf56:	b141      	cbz	r1, 800cf6a <__swsetup_r+0x4a>
 800cf58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cf5c:	4299      	cmp	r1, r3
 800cf5e:	d002      	beq.n	800cf66 <__swsetup_r+0x46>
 800cf60:	4628      	mov	r0, r5
 800cf62:	f7fd fc05 	bl	800a770 <_free_r>
 800cf66:	2300      	movs	r3, #0
 800cf68:	6363      	str	r3, [r4, #52]	@ 0x34
 800cf6a:	89a3      	ldrh	r3, [r4, #12]
 800cf6c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cf70:	81a3      	strh	r3, [r4, #12]
 800cf72:	2300      	movs	r3, #0
 800cf74:	6063      	str	r3, [r4, #4]
 800cf76:	6923      	ldr	r3, [r4, #16]
 800cf78:	6023      	str	r3, [r4, #0]
 800cf7a:	89a3      	ldrh	r3, [r4, #12]
 800cf7c:	f043 0308 	orr.w	r3, r3, #8
 800cf80:	81a3      	strh	r3, [r4, #12]
 800cf82:	6923      	ldr	r3, [r4, #16]
 800cf84:	b94b      	cbnz	r3, 800cf9a <__swsetup_r+0x7a>
 800cf86:	89a3      	ldrh	r3, [r4, #12]
 800cf88:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cf8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cf90:	d003      	beq.n	800cf9a <__swsetup_r+0x7a>
 800cf92:	4621      	mov	r1, r4
 800cf94:	4628      	mov	r0, r5
 800cf96:	f000 f883 	bl	800d0a0 <__smakebuf_r>
 800cf9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf9e:	f013 0201 	ands.w	r2, r3, #1
 800cfa2:	d00a      	beq.n	800cfba <__swsetup_r+0x9a>
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	60a2      	str	r2, [r4, #8]
 800cfa8:	6962      	ldr	r2, [r4, #20]
 800cfaa:	4252      	negs	r2, r2
 800cfac:	61a2      	str	r2, [r4, #24]
 800cfae:	6922      	ldr	r2, [r4, #16]
 800cfb0:	b942      	cbnz	r2, 800cfc4 <__swsetup_r+0xa4>
 800cfb2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cfb6:	d1c5      	bne.n	800cf44 <__swsetup_r+0x24>
 800cfb8:	bd38      	pop	{r3, r4, r5, pc}
 800cfba:	0799      	lsls	r1, r3, #30
 800cfbc:	bf58      	it	pl
 800cfbe:	6962      	ldrpl	r2, [r4, #20]
 800cfc0:	60a2      	str	r2, [r4, #8]
 800cfc2:	e7f4      	b.n	800cfae <__swsetup_r+0x8e>
 800cfc4:	2000      	movs	r0, #0
 800cfc6:	e7f7      	b.n	800cfb8 <__swsetup_r+0x98>
 800cfc8:	20000014 	.word	0x20000014

0800cfcc <_raise_r>:
 800cfcc:	291f      	cmp	r1, #31
 800cfce:	b538      	push	{r3, r4, r5, lr}
 800cfd0:	4605      	mov	r5, r0
 800cfd2:	460c      	mov	r4, r1
 800cfd4:	d904      	bls.n	800cfe0 <_raise_r+0x14>
 800cfd6:	2316      	movs	r3, #22
 800cfd8:	6003      	str	r3, [r0, #0]
 800cfda:	f04f 30ff 	mov.w	r0, #4294967295
 800cfde:	bd38      	pop	{r3, r4, r5, pc}
 800cfe0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cfe2:	b112      	cbz	r2, 800cfea <_raise_r+0x1e>
 800cfe4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cfe8:	b94b      	cbnz	r3, 800cffe <_raise_r+0x32>
 800cfea:	4628      	mov	r0, r5
 800cfec:	f000 f830 	bl	800d050 <_getpid_r>
 800cff0:	4622      	mov	r2, r4
 800cff2:	4601      	mov	r1, r0
 800cff4:	4628      	mov	r0, r5
 800cff6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cffa:	f000 b817 	b.w	800d02c <_kill_r>
 800cffe:	2b01      	cmp	r3, #1
 800d000:	d00a      	beq.n	800d018 <_raise_r+0x4c>
 800d002:	1c59      	adds	r1, r3, #1
 800d004:	d103      	bne.n	800d00e <_raise_r+0x42>
 800d006:	2316      	movs	r3, #22
 800d008:	6003      	str	r3, [r0, #0]
 800d00a:	2001      	movs	r0, #1
 800d00c:	e7e7      	b.n	800cfde <_raise_r+0x12>
 800d00e:	2100      	movs	r1, #0
 800d010:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d014:	4620      	mov	r0, r4
 800d016:	4798      	blx	r3
 800d018:	2000      	movs	r0, #0
 800d01a:	e7e0      	b.n	800cfde <_raise_r+0x12>

0800d01c <raise>:
 800d01c:	4b02      	ldr	r3, [pc, #8]	@ (800d028 <raise+0xc>)
 800d01e:	4601      	mov	r1, r0
 800d020:	6818      	ldr	r0, [r3, #0]
 800d022:	f7ff bfd3 	b.w	800cfcc <_raise_r>
 800d026:	bf00      	nop
 800d028:	20000014 	.word	0x20000014

0800d02c <_kill_r>:
 800d02c:	b538      	push	{r3, r4, r5, lr}
 800d02e:	4d07      	ldr	r5, [pc, #28]	@ (800d04c <_kill_r+0x20>)
 800d030:	2300      	movs	r3, #0
 800d032:	4604      	mov	r4, r0
 800d034:	4608      	mov	r0, r1
 800d036:	4611      	mov	r1, r2
 800d038:	602b      	str	r3, [r5, #0]
 800d03a:	f7f6 f809 	bl	8003050 <_kill>
 800d03e:	1c43      	adds	r3, r0, #1
 800d040:	d102      	bne.n	800d048 <_kill_r+0x1c>
 800d042:	682b      	ldr	r3, [r5, #0]
 800d044:	b103      	cbz	r3, 800d048 <_kill_r+0x1c>
 800d046:	6023      	str	r3, [r4, #0]
 800d048:	bd38      	pop	{r3, r4, r5, pc}
 800d04a:	bf00      	nop
 800d04c:	200008e4 	.word	0x200008e4

0800d050 <_getpid_r>:
 800d050:	f7f5 bff6 	b.w	8003040 <_getpid>

0800d054 <__swhatbuf_r>:
 800d054:	b570      	push	{r4, r5, r6, lr}
 800d056:	460c      	mov	r4, r1
 800d058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d05c:	2900      	cmp	r1, #0
 800d05e:	b096      	sub	sp, #88	@ 0x58
 800d060:	4615      	mov	r5, r2
 800d062:	461e      	mov	r6, r3
 800d064:	da0d      	bge.n	800d082 <__swhatbuf_r+0x2e>
 800d066:	89a3      	ldrh	r3, [r4, #12]
 800d068:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d06c:	f04f 0100 	mov.w	r1, #0
 800d070:	bf14      	ite	ne
 800d072:	2340      	movne	r3, #64	@ 0x40
 800d074:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d078:	2000      	movs	r0, #0
 800d07a:	6031      	str	r1, [r6, #0]
 800d07c:	602b      	str	r3, [r5, #0]
 800d07e:	b016      	add	sp, #88	@ 0x58
 800d080:	bd70      	pop	{r4, r5, r6, pc}
 800d082:	466a      	mov	r2, sp
 800d084:	f000 f848 	bl	800d118 <_fstat_r>
 800d088:	2800      	cmp	r0, #0
 800d08a:	dbec      	blt.n	800d066 <__swhatbuf_r+0x12>
 800d08c:	9901      	ldr	r1, [sp, #4]
 800d08e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d092:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d096:	4259      	negs	r1, r3
 800d098:	4159      	adcs	r1, r3
 800d09a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d09e:	e7eb      	b.n	800d078 <__swhatbuf_r+0x24>

0800d0a0 <__smakebuf_r>:
 800d0a0:	898b      	ldrh	r3, [r1, #12]
 800d0a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d0a4:	079d      	lsls	r5, r3, #30
 800d0a6:	4606      	mov	r6, r0
 800d0a8:	460c      	mov	r4, r1
 800d0aa:	d507      	bpl.n	800d0bc <__smakebuf_r+0x1c>
 800d0ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d0b0:	6023      	str	r3, [r4, #0]
 800d0b2:	6123      	str	r3, [r4, #16]
 800d0b4:	2301      	movs	r3, #1
 800d0b6:	6163      	str	r3, [r4, #20]
 800d0b8:	b003      	add	sp, #12
 800d0ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0bc:	ab01      	add	r3, sp, #4
 800d0be:	466a      	mov	r2, sp
 800d0c0:	f7ff ffc8 	bl	800d054 <__swhatbuf_r>
 800d0c4:	9f00      	ldr	r7, [sp, #0]
 800d0c6:	4605      	mov	r5, r0
 800d0c8:	4639      	mov	r1, r7
 800d0ca:	4630      	mov	r0, r6
 800d0cc:	f7fd fbc4 	bl	800a858 <_malloc_r>
 800d0d0:	b948      	cbnz	r0, 800d0e6 <__smakebuf_r+0x46>
 800d0d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0d6:	059a      	lsls	r2, r3, #22
 800d0d8:	d4ee      	bmi.n	800d0b8 <__smakebuf_r+0x18>
 800d0da:	f023 0303 	bic.w	r3, r3, #3
 800d0de:	f043 0302 	orr.w	r3, r3, #2
 800d0e2:	81a3      	strh	r3, [r4, #12]
 800d0e4:	e7e2      	b.n	800d0ac <__smakebuf_r+0xc>
 800d0e6:	89a3      	ldrh	r3, [r4, #12]
 800d0e8:	6020      	str	r0, [r4, #0]
 800d0ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0ee:	81a3      	strh	r3, [r4, #12]
 800d0f0:	9b01      	ldr	r3, [sp, #4]
 800d0f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d0f6:	b15b      	cbz	r3, 800d110 <__smakebuf_r+0x70>
 800d0f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d0fc:	4630      	mov	r0, r6
 800d0fe:	f000 f81d 	bl	800d13c <_isatty_r>
 800d102:	b128      	cbz	r0, 800d110 <__smakebuf_r+0x70>
 800d104:	89a3      	ldrh	r3, [r4, #12]
 800d106:	f023 0303 	bic.w	r3, r3, #3
 800d10a:	f043 0301 	orr.w	r3, r3, #1
 800d10e:	81a3      	strh	r3, [r4, #12]
 800d110:	89a3      	ldrh	r3, [r4, #12]
 800d112:	431d      	orrs	r5, r3
 800d114:	81a5      	strh	r5, [r4, #12]
 800d116:	e7cf      	b.n	800d0b8 <__smakebuf_r+0x18>

0800d118 <_fstat_r>:
 800d118:	b538      	push	{r3, r4, r5, lr}
 800d11a:	4d07      	ldr	r5, [pc, #28]	@ (800d138 <_fstat_r+0x20>)
 800d11c:	2300      	movs	r3, #0
 800d11e:	4604      	mov	r4, r0
 800d120:	4608      	mov	r0, r1
 800d122:	4611      	mov	r1, r2
 800d124:	602b      	str	r3, [r5, #0]
 800d126:	f7f5 fff3 	bl	8003110 <_fstat>
 800d12a:	1c43      	adds	r3, r0, #1
 800d12c:	d102      	bne.n	800d134 <_fstat_r+0x1c>
 800d12e:	682b      	ldr	r3, [r5, #0]
 800d130:	b103      	cbz	r3, 800d134 <_fstat_r+0x1c>
 800d132:	6023      	str	r3, [r4, #0]
 800d134:	bd38      	pop	{r3, r4, r5, pc}
 800d136:	bf00      	nop
 800d138:	200008e4 	.word	0x200008e4

0800d13c <_isatty_r>:
 800d13c:	b538      	push	{r3, r4, r5, lr}
 800d13e:	4d06      	ldr	r5, [pc, #24]	@ (800d158 <_isatty_r+0x1c>)
 800d140:	2300      	movs	r3, #0
 800d142:	4604      	mov	r4, r0
 800d144:	4608      	mov	r0, r1
 800d146:	602b      	str	r3, [r5, #0]
 800d148:	f7f5 fff2 	bl	8003130 <_isatty>
 800d14c:	1c43      	adds	r3, r0, #1
 800d14e:	d102      	bne.n	800d156 <_isatty_r+0x1a>
 800d150:	682b      	ldr	r3, [r5, #0]
 800d152:	b103      	cbz	r3, 800d156 <_isatty_r+0x1a>
 800d154:	6023      	str	r3, [r4, #0]
 800d156:	bd38      	pop	{r3, r4, r5, pc}
 800d158:	200008e4 	.word	0x200008e4

0800d15c <_init>:
 800d15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d15e:	bf00      	nop
 800d160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d162:	bc08      	pop	{r3}
 800d164:	469e      	mov	lr, r3
 800d166:	4770      	bx	lr

0800d168 <_fini>:
 800d168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d16a:	bf00      	nop
 800d16c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d16e:	bc08      	pop	{r3}
 800d170:	469e      	mov	lr, r3
 800d172:	4770      	bx	lr
