EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# C
#
DEF C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "C" 25 -100 50 H V L CNN
F2 "" 38 -150 30 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 20  -80 -30  80 -30 N
P 2 0 1 20  -80 30  80 30 N
X ~ 1 0 150 110 D 40 40 1 1 P
X ~ 2 0 -150 110 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# GNDA
#
DEF GNDA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GNDA" 0 -150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 6 0 1 0  0 0  0 -50  50 -50  0 -100  -50 -50  0 -50 N
X GNDA 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# R
#
DEF R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "R" 0 0 50 V V C CNN
F2 "" -70 0 30 V V C CNN
F3 "" 0 0 30 H V C CNN
$FPLIST
 R_*
 Resistor_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 60 60 1 1 P
X ~ 2 0 -150 50 U 60 60 1 1 P
ENDDRAW
ENDDEF
#
# TAS5701
#
DEF TAS5701 U 0 40 Y Y 1 F N
F0 "U" 0 -100 50 H V C CNN
F1 "TAS5701" 0 100 50 H V C CNN
F2 "MODULE" 0 0 50 H I C CNN
F3 "DOCUMENTATION" 0 0 50 H I C CNN
DRAW
S -1250 -950 1250 950 1 0 0 N
X OUT_A 1 -1550 750 300 R 50 50 1 1 O
X PVDD_A 2 -1550 650 300 R 50 50 1 1 I
X PVDD_A 3 -1550 550 300 R 50 50 1 1 I
X BST_A 4 -1550 450 300 R 50 50 1 1 I
X GVDD_AB 5 -1550 350 300 R 50 50 1 1 I
X VDD 6 -1550 250 300 R 50 50 1 1 I
X TEST1 7 -1550 150 300 R 50 50 1 1 I
X OC_ADJ 8 -1550 50 300 R 50 50 1 1 I
X /FAULT 9 -1550 -50 300 R 50 50 1 1 I
X AVDD 10 -1550 -150 300 R 50 50 1 1 I
X DVSSO 20 -450 -1250 300 U 50 50 1 1 I
X FORMAT2 30 550 -1250 300 U 50 50 1 1 I
X SUB_PWM+ 40 1550 -50 300 L 50 50 1 1 O
X PGND_CD 50 650 1250 300 D 50 50 1 1 I
X OUT_B 60 -350 1250 300 D 50 50 1 1 I
X AVSS 11 -1550 -250 300 R 50 50 1 1 I
X /MUTE 21 -350 -1250 300 U 50 50 1 1 I
X FORMAT1 31 650 -1250 300 U 50 50 1 1 I
X GND 41 1550 50 300 L 50 50 1 1 I
X PGND_CD 51 550 1250 300 D 50 50 1 1 I
X OUT_B 61 -450 1250 300 D 50 50 1 1 I
X PLL_FLTM 12 -1550 -350 300 R 50 50 1 1 I
X LRCLK 22 -250 -1250 300 U 50 50 1 1 I
X FORMAT0 32 750 -1250 300 U 50 50 1 1 I
X GND 42 1550 150 300 L 50 50 1 1 I
X OUT_C 52 450 1250 300 D 50 50 1 1 O
X PGND_AB 62 -550 1250 300 D 50 50 1 1 I
X PLL_FLTP 13 -1550 -450 300 R 50 50 1 1 I
X SCLK 23 -150 -1250 300 U 50 50 1 1 I
X CONFIG_2 33 1550 -750 300 L 50 50 1 1 I
X VREG 43 1550 250 300 L 50 50 1 1 I
X OUT_C 53 350 1250 300 D 50 50 1 1 O
X PGND_AB 63 -650 1250 300 D 50 50 1 1 I
X VR_ANA 14 -1550 -550 300 R 50 50 1 1 I
X SDIN2 24 -50 -1250 300 U 50 50 1 1 I
X CONFIG_1 34 1550 -650 300 L 50 50 1 1 I
X GVDD_CD 44 1550 350 300 L 50 50 1 1 I
X PVDD_C 54 250 1250 300 D 50 50 1 1 I
X OUT_A 64 -750 1250 300 D 50 50 1 1 O
X DVDD 15 -1550 -650 300 R 50 50 1 1 I
X SDIN1 25 50 -1250 300 U 50 50 1 1 I
X DVDD 35 1550 -550 300 L 50 50 1 1 I
X BST_D 45 1550 450 300 L 50 50 1 1 I
X PVDD_C 55 150 1250 300 D 50 50 1 1 I
X /RESET 16 -1550 -750 300 R 50 50 1 1 I
X DVSS 26 150 -1250 300 U 50 50 1 1 I
X MCLK 36 1550 -450 300 L 50 50 1 1 I
X PVDD_D 46 1550 550 300 L 50 50 1 1 I
X BST_C 56 50 1250 300 D 50 50 1 1 I
X /PDN 17 -750 -1250 300 U 50 50 1 1 I
X VR_DIG 27 250 -1250 300 U 50 50 1 1 I
X /BKND_ERR 37 1550 -350 300 L 50 50 1 1 O
X PVDD_D 47 1550 650 300 L 50 50 1 1 I
X BST_B 57 -50 1250 300 D 50 50 1 1 I
X /VREG_EN 18 -650 -1250 300 U 50 50 1 1 I
X GAIN_1 28 350 -1250 300 U 50 50 1 1 I
X VALID 38 1550 -250 300 L 50 50 1 1 I
X OUT_D 48 1550 750 300 L 50 50 1 1 O
X PVDD_B 58 -150 1250 300 D 50 50 1 1 O
X OSC_RES 19 -550 -1250 300 U 50 50 1 1 I
X GAIN_0 29 450 -1250 300 U 50 50 1 1 I
X SUB_PWM- 39 1550 -150 300 L 50 50 1 1 O
X OUT_D 49 750 1250 300 D 50 50 1 1 O
X PVDD_B 59 -250 1250 300 D 50 50 1 1 O
ENDDRAW
ENDDEF
#
#End Library
