// Seed: 3848621515
module module_0;
  logic id_1;
  assign module_1.id_3 = 0;
  logic [7:0] id_2;
  assign id_2[1+1>-1'b0^-1] = -1;
  assign id_2 = id_2;
  assign id_2[1'b0 :-1] = 1'd0 == -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd33,
    parameter id_2 = 32'd14
) (
    input wor _id_0,
    output supply0 id_1,
    input tri1 _id_2,
    output tri1 id_3,
    input uwire id_4,
    output uwire id_5,
    output tri1 id_6
);
  wire [id_0  **  id_0 : -1] id_8;
  logic id_9;
  wire id_10;
  logic id_11;
  wire id_12;
  module_0 modCall_1 ();
  logic [id_2 : -1 'b0] id_13;
  ;
endmodule
