// Seed: 4020287924
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_11 = 1;
  wire id_14;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input logic id_2,
    input tri id_3,
    output wor id_4,
    output logic id_5,
    output wand id_6,
    output logic id_7,
    input supply0 id_8,
    output supply1 id_9,
    input supply0 id_10,
    output tri1 id_11
    , id_14,
    output supply1 id_12
);
  module_0(
      id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14
  );
  initial begin
    id_7 <= id_2;
    id_5 <= 1 ? 1'b0 : 1'b0;
  end
endmodule
