<table class="sphinxhide">
 <tr>
   <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>Vitis HLS</h1>
   </td>
 </tr>
</table>


Vitis High-Level Synthesis (HLS) is a tool that allows developers to design and implement hardware accelerators using C, C++, or OpenCL, instead of traditional RTL (Verilog/VHDL). It automatically converts high-level code into optimized FPGA hardware.

- [github repo](https://github.com/Xilinx/Vitis-HLS-Introductory-Examples)(not sure is this the development repo)