<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv</a>
time_elapsed: 0.088s
ram usage: 11816 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv:1</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;covergroup&#39;
covergroup cg ( ref int x , ref int y, input int c);
^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv:1</a>: syntax error, unexpected IDENTIFIER
covergroup cg ( ref int x , ref int y, input int c);
           ^~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv:1</a>: syntax error, unexpected ref, expecting IDENTIFIER or do or final
covergroup cg ( ref int x , ref int y, input int c);
                            ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv:1</a>: syntax error, unexpected input, expecting IDENTIFIER or do or final
covergroup cg ( ref int x , ref int y, input int c);
                                       ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv:2</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
  coverpoint x;
  ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv:3</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
  b: coverpoint y; 
     ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv:4</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
  cx: coverpoint x;
      ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv:6</a>: syntax error, unexpected &#39;:&#39;, expecting &#39;,&#39; or &#39;;&#39;
  bit [7:0] d: coverpoint y[31:24];  
             ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv:6</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
  bit [7:0] d: coverpoint y[31:24];  
               ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv:8</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
  e: coverpoint x {
     ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv:12</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;cross&#39;
  cross x, y {
  ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv:15</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endgroup&#39;
endgroup
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv:18</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;covergroup&#39;
covergroup g4;
^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv:19</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
  coverpoint s0 iff(!reset);
  ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p560.sv:20</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endgroup&#39;
endgroup
^~~~~~~~
%Error: Exiting due to 15 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>