/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vice2_imd_0_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 6:39p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:19 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_vice2_imd_0_0.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 6:39p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_IMD_0_0_H__
#define BCHP_VICE2_IMD_0_0_H__

/***************************************************************************
 *VICE2_IMD_0_0 - Intra Mode Decision Registers 0 0
 ***************************************************************************/
#define BCHP_VICE2_IMD_0_0_FW_CONTROL            0x00701800 /* IMD FW control */
#define BCHP_VICE2_IMD_0_0_PICTURE_SIZE          0x00701804 /* Current and reference picture size */
#define BCHP_VICE2_IMD_0_0_CONFIG                0x00701808 /* IMD control */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG 0x0070180c /* Intra prediction mode Luma 4x4 configuration */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG 0x00701810 /* Intra prediction mode Luma 8x8 configuration */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG 0x00701814 /* Intra prediction mode Luma 16x16 configuration */
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG   0x00701818 /* Intra prediction mode Chroma 8x8 configuration */
#define BCHP_VICE2_IMD_0_0_MODE_BIT_0            0x0070181c /* Mode bit configuration for luma 4x4 and 8x8 blocks */
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1            0x00701820 /* Mode bit configuration for luma 16x16 and chroma 8x8 blocks */
#define BCHP_VICE2_IMD_0_0_SCRATCH               0x0070185c /* Scratch Register */
#define BCHP_VICE2_IMD_0_0_STATUS                0x00701860 /* IMD status */
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE            0x00701864 /* IMD error enable */
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR        0x00701868 /* IMD status and clear */
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_FME        0x0070186c /* DINO debug register (IMD from FME) */
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_MC         0x00701870 /* DINO debug register (IMD to MC) */
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_XQ         0x00701874 /* DINO debug register (IMD from XQ) */
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_SEL         0x00701878 /* IMD debug information select register */
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO        0x0070187c /* IMD debug information data register */

/***************************************************************************
 *FW_CONTROL - IMD FW control
 ***************************************************************************/
/* VICE2_IMD_0_0 :: FW_CONTROL :: reserved0 [31:01] */
#define BCHP_VICE2_IMD_0_0_FW_CONTROL_reserved0_MASK               0xfffffffe
#define BCHP_VICE2_IMD_0_0_FW_CONTROL_reserved0_SHIFT              1

/* VICE2_IMD_0_0 :: FW_CONTROL :: DONE_WR_REG [00:00] */
#define BCHP_VICE2_IMD_0_0_FW_CONTROL_DONE_WR_REG_MASK             0x00000001
#define BCHP_VICE2_IMD_0_0_FW_CONTROL_DONE_WR_REG_SHIFT            0
#define BCHP_VICE2_IMD_0_0_FW_CONTROL_DONE_WR_REG_DEFAULT          0x00000000
#define BCHP_VICE2_IMD_0_0_FW_CONTROL_DONE_WR_REG_NULL             0
#define BCHP_VICE2_IMD_0_0_FW_CONTROL_DONE_WR_REG_DONE             1

/***************************************************************************
 *PICTURE_SIZE - Current and reference picture size
 ***************************************************************************/
/* VICE2_IMD_0_0 :: PICTURE_SIZE :: reserved0 [31:15] */
#define BCHP_VICE2_IMD_0_0_PICTURE_SIZE_reserved0_MASK             0xffff8000
#define BCHP_VICE2_IMD_0_0_PICTURE_SIZE_reserved0_SHIFT            15

/* VICE2_IMD_0_0 :: PICTURE_SIZE :: HSIZE_MB [14:08] */
#define BCHP_VICE2_IMD_0_0_PICTURE_SIZE_HSIZE_MB_MASK              0x00007f00
#define BCHP_VICE2_IMD_0_0_PICTURE_SIZE_HSIZE_MB_SHIFT             8
#define BCHP_VICE2_IMD_0_0_PICTURE_SIZE_HSIZE_MB_DEFAULT           0x00000028

/* VICE2_IMD_0_0 :: PICTURE_SIZE :: reserved1 [07:07] */
#define BCHP_VICE2_IMD_0_0_PICTURE_SIZE_reserved1_MASK             0x00000080
#define BCHP_VICE2_IMD_0_0_PICTURE_SIZE_reserved1_SHIFT            7

/* VICE2_IMD_0_0 :: PICTURE_SIZE :: VSIZE_MB [06:00] */
#define BCHP_VICE2_IMD_0_0_PICTURE_SIZE_VSIZE_MB_MASK              0x0000007f
#define BCHP_VICE2_IMD_0_0_PICTURE_SIZE_VSIZE_MB_SHIFT             0
#define BCHP_VICE2_IMD_0_0_PICTURE_SIZE_VSIZE_MB_DEFAULT           0x0000001e

/***************************************************************************
 *CONFIG - IMD control
 ***************************************************************************/
/* VICE2_IMD_0_0 :: CONFIG :: AUTO_SHUTOFF [31:31] */
#define BCHP_VICE2_IMD_0_0_CONFIG_AUTO_SHUTOFF_MASK                0x80000000
#define BCHP_VICE2_IMD_0_0_CONFIG_AUTO_SHUTOFF_SHIFT               31
#define BCHP_VICE2_IMD_0_0_CONFIG_AUTO_SHUTOFF_DEFAULT             0x00000001
#define BCHP_VICE2_IMD_0_0_CONFIG_AUTO_SHUTOFF_DISABLE             0
#define BCHP_VICE2_IMD_0_0_CONFIG_AUTO_SHUTOFF_ENABLE              1

/* VICE2_IMD_0_0 :: CONFIG :: reserved0 [30:08] */
#define BCHP_VICE2_IMD_0_0_CONFIG_reserved0_MASK                   0x7fffff00
#define BCHP_VICE2_IMD_0_0_CONFIG_reserved0_SHIFT                  8

/* VICE2_IMD_0_0 :: CONFIG :: DISTORT_METRIC [07:07] */
#define BCHP_VICE2_IMD_0_0_CONFIG_DISTORT_METRIC_MASK              0x00000080
#define BCHP_VICE2_IMD_0_0_CONFIG_DISTORT_METRIC_SHIFT             7
#define BCHP_VICE2_IMD_0_0_CONFIG_DISTORT_METRIC_DEFAULT           0x00000001
#define BCHP_VICE2_IMD_0_0_CONFIG_DISTORT_METRIC_VARIANCE          0
#define BCHP_VICE2_IMD_0_0_CONFIG_DISTORT_METRIC_SATD              1

/* VICE2_IMD_0_0 :: CONFIG :: DC_IN_SATD [06:06] */
#define BCHP_VICE2_IMD_0_0_CONFIG_DC_IN_SATD_MASK                  0x00000040
#define BCHP_VICE2_IMD_0_0_CONFIG_DC_IN_SATD_SHIFT                 6
#define BCHP_VICE2_IMD_0_0_CONFIG_DC_IN_SATD_DEFAULT               0x00000001
#define BCHP_VICE2_IMD_0_0_CONFIG_DC_IN_SATD_DISABLE               0
#define BCHP_VICE2_IMD_0_0_CONFIG_DC_IN_SATD_ENABLE                1

/* VICE2_IMD_0_0 :: CONFIG :: PICTURE_TYPE [05:04] */
#define BCHP_VICE2_IMD_0_0_CONFIG_PICTURE_TYPE_MASK                0x00000030
#define BCHP_VICE2_IMD_0_0_CONFIG_PICTURE_TYPE_SHIFT               4
#define BCHP_VICE2_IMD_0_0_CONFIG_PICTURE_TYPE_DEFAULT             0x00000000
#define BCHP_VICE2_IMD_0_0_CONFIG_PICTURE_TYPE_I                   0
#define BCHP_VICE2_IMD_0_0_CONFIG_PICTURE_TYPE_P                   1
#define BCHP_VICE2_IMD_0_0_CONFIG_PICTURE_TYPE_B                   2

/* VICE2_IMD_0_0 :: CONFIG :: AVC_MODE [03:03] */
#define BCHP_VICE2_IMD_0_0_CONFIG_AVC_MODE_MASK                    0x00000008
#define BCHP_VICE2_IMD_0_0_CONFIG_AVC_MODE_SHIFT                   3
#define BCHP_VICE2_IMD_0_0_CONFIG_AVC_MODE_DEFAULT                 0x00000001
#define BCHP_VICE2_IMD_0_0_CONFIG_AVC_MODE_DISABLE                 0
#define BCHP_VICE2_IMD_0_0_CONFIG_AVC_MODE_ENABLE                  1

/* VICE2_IMD_0_0 :: CONFIG :: BLK_16X16_SEARCH [02:02] */
#define BCHP_VICE2_IMD_0_0_CONFIG_BLK_16X16_SEARCH_MASK            0x00000004
#define BCHP_VICE2_IMD_0_0_CONFIG_BLK_16X16_SEARCH_SHIFT           2
#define BCHP_VICE2_IMD_0_0_CONFIG_BLK_16X16_SEARCH_DEFAULT         0x00000001
#define BCHP_VICE2_IMD_0_0_CONFIG_BLK_16X16_SEARCH_DISABLE         0
#define BCHP_VICE2_IMD_0_0_CONFIG_BLK_16X16_SEARCH_ENABLE          1

/* VICE2_IMD_0_0 :: CONFIG :: BLK_8X8_SEARCH [01:01] */
#define BCHP_VICE2_IMD_0_0_CONFIG_BLK_8X8_SEARCH_MASK              0x00000002
#define BCHP_VICE2_IMD_0_0_CONFIG_BLK_8X8_SEARCH_SHIFT             1
#define BCHP_VICE2_IMD_0_0_CONFIG_BLK_8X8_SEARCH_DEFAULT           0x00000000
#define BCHP_VICE2_IMD_0_0_CONFIG_BLK_8X8_SEARCH_DISABLE           0
#define BCHP_VICE2_IMD_0_0_CONFIG_BLK_8X8_SEARCH_ENABLE            1

/* VICE2_IMD_0_0 :: CONFIG :: BLK_4X4_SEARCH [00:00] */
#define BCHP_VICE2_IMD_0_0_CONFIG_BLK_4X4_SEARCH_MASK              0x00000001
#define BCHP_VICE2_IMD_0_0_CONFIG_BLK_4X4_SEARCH_SHIFT             0
#define BCHP_VICE2_IMD_0_0_CONFIG_BLK_4X4_SEARCH_DEFAULT           0x00000001
#define BCHP_VICE2_IMD_0_0_CONFIG_BLK_4X4_SEARCH_DISABLE           0
#define BCHP_VICE2_IMD_0_0_CONFIG_BLK_4X4_SEARCH_ENABLE            1

/***************************************************************************
 *INTRA_LUMA_4X4_CONFIG - Intra prediction mode Luma 4x4 configuration
 ***************************************************************************/
/* VICE2_IMD_0_0 :: INTRA_LUMA_4X4_CONFIG :: SATD_BIAS [31:16] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_SATD_BIAS_MASK    0xffff0000
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_SATD_BIAS_SHIFT   16
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_SATD_BIAS_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: INTRA_LUMA_4X4_CONFIG :: reserved0 [15:09] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_reserved0_MASK    0x0000fe00
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_reserved0_SHIFT   9

/* VICE2_IMD_0_0 :: INTRA_LUMA_4X4_CONFIG :: MODE_8 [08:08] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_8_MASK       0x00000100
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_8_SHIFT      8
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_8_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_8_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_8_ENABLE     1

/* VICE2_IMD_0_0 :: INTRA_LUMA_4X4_CONFIG :: MODE_7 [07:07] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_7_MASK       0x00000080
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_7_SHIFT      7
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_7_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_7_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_7_ENABLE     1

/* VICE2_IMD_0_0 :: INTRA_LUMA_4X4_CONFIG :: MODE_6 [06:06] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_6_MASK       0x00000040
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_6_SHIFT      6
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_6_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_6_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_6_ENABLE     1

/* VICE2_IMD_0_0 :: INTRA_LUMA_4X4_CONFIG :: MODE_5 [05:05] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_5_MASK       0x00000020
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_5_SHIFT      5
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_5_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_5_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_5_ENABLE     1

/* VICE2_IMD_0_0 :: INTRA_LUMA_4X4_CONFIG :: MODE_4 [04:04] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_4_MASK       0x00000010
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_4_SHIFT      4
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_4_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_4_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_4_ENABLE     1

/* VICE2_IMD_0_0 :: INTRA_LUMA_4X4_CONFIG :: MODE_3 [03:03] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_3_MASK       0x00000008
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_3_SHIFT      3
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_3_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_3_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_3_ENABLE     1

/* VICE2_IMD_0_0 :: INTRA_LUMA_4X4_CONFIG :: MODE_2 [02:02] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_2_MASK       0x00000004
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_2_SHIFT      2
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_2_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_2_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_2_ENABLE     1

/* VICE2_IMD_0_0 :: INTRA_LUMA_4X4_CONFIG :: MODE_1 [01:01] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_1_MASK       0x00000002
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_1_SHIFT      1
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_1_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_1_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_1_ENABLE     1

/* VICE2_IMD_0_0 :: INTRA_LUMA_4X4_CONFIG :: MODE_0 [00:00] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_0_MASK       0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_0_SHIFT      0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_0_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_0_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_4X4_CONFIG_MODE_0_ENABLE     1

/***************************************************************************
 *INTRA_LUMA_8X8_CONFIG - Intra prediction mode Luma 8x8 configuration
 ***************************************************************************/
/* VICE2_IMD_0_0 :: INTRA_LUMA_8X8_CONFIG :: SATD_BIAS [31:16] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_SATD_BIAS_MASK    0xffff0000
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_SATD_BIAS_SHIFT   16
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_SATD_BIAS_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: INTRA_LUMA_8X8_CONFIG :: reserved0 [15:09] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_reserved0_MASK    0x0000fe00
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_reserved0_SHIFT   9

/* VICE2_IMD_0_0 :: INTRA_LUMA_8X8_CONFIG :: MODE_8 [08:08] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_8_MASK       0x00000100
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_8_SHIFT      8
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_8_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_8_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_8_ENABLE     1

/* VICE2_IMD_0_0 :: INTRA_LUMA_8X8_CONFIG :: MODE_7 [07:07] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_7_MASK       0x00000080
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_7_SHIFT      7
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_7_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_7_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_7_ENABLE     1

/* VICE2_IMD_0_0 :: INTRA_LUMA_8X8_CONFIG :: MODE_6 [06:06] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_6_MASK       0x00000040
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_6_SHIFT      6
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_6_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_6_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_6_ENABLE     1

/* VICE2_IMD_0_0 :: INTRA_LUMA_8X8_CONFIG :: MODE_5 [05:05] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_5_MASK       0x00000020
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_5_SHIFT      5
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_5_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_5_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_5_ENABLE     1

/* VICE2_IMD_0_0 :: INTRA_LUMA_8X8_CONFIG :: MODE_4 [04:04] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_4_MASK       0x00000010
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_4_SHIFT      4
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_4_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_4_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_4_ENABLE     1

/* VICE2_IMD_0_0 :: INTRA_LUMA_8X8_CONFIG :: MODE_3 [03:03] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_3_MASK       0x00000008
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_3_SHIFT      3
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_3_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_3_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_3_ENABLE     1

/* VICE2_IMD_0_0 :: INTRA_LUMA_8X8_CONFIG :: MODE_2 [02:02] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_2_MASK       0x00000004
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_2_SHIFT      2
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_2_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_2_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_2_ENABLE     1

/* VICE2_IMD_0_0 :: INTRA_LUMA_8X8_CONFIG :: MODE_1 [01:01] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_1_MASK       0x00000002
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_1_SHIFT      1
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_1_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_1_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_1_ENABLE     1

/* VICE2_IMD_0_0 :: INTRA_LUMA_8X8_CONFIG :: MODE_0 [00:00] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_0_MASK       0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_0_SHIFT      0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_0_DEFAULT    0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_0_DISABLE    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_8X8_CONFIG_MODE_0_ENABLE     1

/***************************************************************************
 *INTRA_LUMA_16X16_CONFIG - Intra prediction mode Luma 16x16 configuration
 ***************************************************************************/
/* VICE2_IMD_0_0 :: INTRA_LUMA_16X16_CONFIG :: SATD_BIAS [31:16] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_SATD_BIAS_MASK  0xffff0000
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_SATD_BIAS_SHIFT 16
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_SATD_BIAS_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: INTRA_LUMA_16X16_CONFIG :: reserved0 [15:04] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_reserved0_MASK  0x0000fff0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_reserved0_SHIFT 4

/* VICE2_IMD_0_0 :: INTRA_LUMA_16X16_CONFIG :: MODE_3 [03:03] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_3_MASK     0x00000008
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_3_SHIFT    3
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_3_DEFAULT  0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_3_DISABLE  0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_3_ENABLE   1

/* VICE2_IMD_0_0 :: INTRA_LUMA_16X16_CONFIG :: MODE_2 [02:02] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_2_MASK     0x00000004
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_2_SHIFT    2
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_2_DEFAULT  0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_2_DISABLE  0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_2_ENABLE   1

/* VICE2_IMD_0_0 :: INTRA_LUMA_16X16_CONFIG :: MODE_1 [01:01] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_1_MASK     0x00000002
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_1_SHIFT    1
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_1_DEFAULT  0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_1_DISABLE  0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_1_ENABLE   1

/* VICE2_IMD_0_0 :: INTRA_LUMA_16X16_CONFIG :: MODE_0 [00:00] */
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_0_MASK     0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_0_SHIFT    0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_0_DEFAULT  0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_0_DISABLE  0
#define BCHP_VICE2_IMD_0_0_INTRA_LUMA_16X16_CONFIG_MODE_0_ENABLE   1

/***************************************************************************
 *INTRA_CHROMA_CONFIG - Intra prediction mode Chroma 8x8 configuration
 ***************************************************************************/
/* VICE2_IMD_0_0 :: INTRA_CHROMA_CONFIG :: reserved0 [31:04] */
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_reserved0_MASK      0xfffffff0
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_reserved0_SHIFT     4

/* VICE2_IMD_0_0 :: INTRA_CHROMA_CONFIG :: MODE_3 [03:03] */
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_3_MASK         0x00000008
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_3_SHIFT        3
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_3_DEFAULT      0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_3_DISABLE      0
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_3_ENABLE       1

/* VICE2_IMD_0_0 :: INTRA_CHROMA_CONFIG :: MODE_2 [02:02] */
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_2_MASK         0x00000004
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_2_SHIFT        2
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_2_DEFAULT      0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_2_DISABLE      0
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_2_ENABLE       1

/* VICE2_IMD_0_0 :: INTRA_CHROMA_CONFIG :: MODE_1 [01:01] */
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_1_MASK         0x00000002
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_1_SHIFT        1
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_1_DEFAULT      0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_1_DISABLE      0
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_1_ENABLE       1

/* VICE2_IMD_0_0 :: INTRA_CHROMA_CONFIG :: MODE_0 [00:00] */
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_0_MASK         0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_0_SHIFT        0
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_0_DEFAULT      0x00000001
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_0_DISABLE      0
#define BCHP_VICE2_IMD_0_0_INTRA_CHROMA_CONFIG_MODE_0_ENABLE       1

/***************************************************************************
 *MODE_BIT_0 - Mode bit configuration for luma 4x4 and 8x8 blocks
 ***************************************************************************/
/* VICE2_IMD_0_0 :: MODE_BIT_0 :: MDB_NON_AVC [31:24] */
#define BCHP_VICE2_IMD_0_0_MODE_BIT_0_MDB_NON_AVC_MASK             0xff000000
#define BCHP_VICE2_IMD_0_0_MODE_BIT_0_MDB_NON_AVC_SHIFT            24
#define BCHP_VICE2_IMD_0_0_MODE_BIT_0_MDB_NON_AVC_DEFAULT          0x00000000

/* VICE2_IMD_0_0 :: MODE_BIT_0 :: MDB_VAL2 [23:20] */
#define BCHP_VICE2_IMD_0_0_MODE_BIT_0_MDB_VAL2_MASK                0x00f00000
#define BCHP_VICE2_IMD_0_0_MODE_BIT_0_MDB_VAL2_SHIFT               20
#define BCHP_VICE2_IMD_0_0_MODE_BIT_0_MDB_VAL2_DEFAULT             0x00000000

/* VICE2_IMD_0_0 :: MODE_BIT_0 :: MDB_VAL1 [19:16] */
#define BCHP_VICE2_IMD_0_0_MODE_BIT_0_MDB_VAL1_MASK                0x000f0000
#define BCHP_VICE2_IMD_0_0_MODE_BIT_0_MDB_VAL1_SHIFT               16
#define BCHP_VICE2_IMD_0_0_MODE_BIT_0_MDB_VAL1_DEFAULT             0x00000000

/* VICE2_IMD_0_0 :: MODE_BIT_0 :: LAMBDA [15:00] */
#define BCHP_VICE2_IMD_0_0_MODE_BIT_0_LAMBDA_MASK                  0x0000ffff
#define BCHP_VICE2_IMD_0_0_MODE_BIT_0_LAMBDA_SHIFT                 0
#define BCHP_VICE2_IMD_0_0_MODE_BIT_0_LAMBDA_DEFAULT               0x00000016

/***************************************************************************
 *MODE_BIT_1 - Mode bit configuration for luma 16x16 and chroma 8x8 blocks
 ***************************************************************************/
/* VICE2_IMD_0_0 :: MODE_BIT_1 :: MDB_CHROMA_MODE_3 [31:28] */
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_CHROMA_MODE_3_MASK       0xf0000000
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_CHROMA_MODE_3_SHIFT      28
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_CHROMA_MODE_3_DEFAULT    0x00000000

/* VICE2_IMD_0_0 :: MODE_BIT_1 :: MDB_CHROMA_MODE_2 [27:24] */
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_CHROMA_MODE_2_MASK       0x0f000000
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_CHROMA_MODE_2_SHIFT      24
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_CHROMA_MODE_2_DEFAULT    0x00000000

/* VICE2_IMD_0_0 :: MODE_BIT_1 :: MDB_CHROMA_MODE_1 [23:20] */
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_CHROMA_MODE_1_MASK       0x00f00000
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_CHROMA_MODE_1_SHIFT      20
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_CHROMA_MODE_1_DEFAULT    0x00000000

/* VICE2_IMD_0_0 :: MODE_BIT_1 :: MDB_CHROMA_MODE_0 [19:16] */
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_CHROMA_MODE_0_MASK       0x000f0000
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_CHROMA_MODE_0_SHIFT      16
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_CHROMA_MODE_0_DEFAULT    0x00000000

/* VICE2_IMD_0_0 :: MODE_BIT_1 :: MDB_16X16_MODE_3 [15:12] */
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_16X16_MODE_3_MASK        0x0000f000
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_16X16_MODE_3_SHIFT       12
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_16X16_MODE_3_DEFAULT     0x00000000

/* VICE2_IMD_0_0 :: MODE_BIT_1 :: MDB_16X16_MODE_2 [11:08] */
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_16X16_MODE_2_MASK        0x00000f00
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_16X16_MODE_2_SHIFT       8
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_16X16_MODE_2_DEFAULT     0x00000000

/* VICE2_IMD_0_0 :: MODE_BIT_1 :: MDB_16X16_MODE_1 [07:04] */
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_16X16_MODE_1_MASK        0x000000f0
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_16X16_MODE_1_SHIFT       4
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_16X16_MODE_1_DEFAULT     0x00000000

/* VICE2_IMD_0_0 :: MODE_BIT_1 :: MDB_16X16_MODE_0 [03:00] */
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_16X16_MODE_0_MASK        0x0000000f
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_16X16_MODE_0_SHIFT       0
#define BCHP_VICE2_IMD_0_0_MODE_BIT_1_MDB_16X16_MODE_0_DEFAULT     0x00000000

/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* VICE2_IMD_0_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE2_IMD_0_0_SCRATCH_VALUE_MASK                      0xffffffff
#define BCHP_VICE2_IMD_0_0_SCRATCH_VALUE_SHIFT                     0
#define BCHP_VICE2_IMD_0_0_SCRATCH_VALUE_DEFAULT                   0x00000000

/***************************************************************************
 *STATUS - IMD status
 ***************************************************************************/
/* VICE2_IMD_0_0 :: STATUS :: reserved0 [31:02] */
#define BCHP_VICE2_IMD_0_0_STATUS_reserved0_MASK                   0xfffffffc
#define BCHP_VICE2_IMD_0_0_STATUS_reserved0_SHIFT                  2

/* VICE2_IMD_0_0 :: STATUS :: SHADOW_REGS [01:01] */
#define BCHP_VICE2_IMD_0_0_STATUS_SHADOW_REGS_MASK                 0x00000002
#define BCHP_VICE2_IMD_0_0_STATUS_SHADOW_REGS_SHIFT                1
#define BCHP_VICE2_IMD_0_0_STATUS_SHADOW_REGS_DEFAULT              0x00000001
#define BCHP_VICE2_IMD_0_0_STATUS_SHADOW_REGS_WAIT                 0
#define BCHP_VICE2_IMD_0_0_STATUS_SHADOW_REGS_AVAILABLE            1

/* VICE2_IMD_0_0 :: STATUS :: PROCESSING_STATUS [00:00] */
#define BCHP_VICE2_IMD_0_0_STATUS_PROCESSING_STATUS_MASK           0x00000001
#define BCHP_VICE2_IMD_0_0_STATUS_PROCESSING_STATUS_SHIFT          0
#define BCHP_VICE2_IMD_0_0_STATUS_PROCESSING_STATUS_DEFAULT        0x00000000
#define BCHP_VICE2_IMD_0_0_STATUS_PROCESSING_STATUS_IDLE           0
#define BCHP_VICE2_IMD_0_0_STATUS_PROCESSING_STATUS_BUSY           1

/***************************************************************************
 *ERR_ENABLE - IMD error enable
 ***************************************************************************/
/* VICE2_IMD_0_0 :: ERR_ENABLE :: reserved0 [31:08] */
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_reserved0_MASK               0xffffff00
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_reserved0_SHIFT              8

/* VICE2_IMD_0_0 :: ERR_ENABLE :: XQ_DINO_INVALID_DATA [07:07] */
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_XQ_DINO_INVALID_DATA_MASK    0x00000080
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_XQ_DINO_INVALID_DATA_SHIFT   7
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_XQ_DINO_INVALID_DATA_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: ERR_ENABLE :: XQ_DINO_INVALID_MB_IDX [06:06] */
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_XQ_DINO_INVALID_MB_IDX_MASK  0x00000040
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_XQ_DINO_INVALID_MB_IDX_SHIFT 6
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_XQ_DINO_INVALID_MB_IDX_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: ERR_ENABLE :: XQ_DINO_LONG_OPT_DATA [05:05] */
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_XQ_DINO_LONG_OPT_DATA_MASK   0x00000020
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_XQ_DINO_LONG_OPT_DATA_SHIFT  5
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_XQ_DINO_LONG_OPT_DATA_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: ERR_ENABLE :: XQ_DINO_SHORT_OPT_DATA [04:04] */
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_XQ_DINO_SHORT_OPT_DATA_MASK  0x00000010
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_XQ_DINO_SHORT_OPT_DATA_SHIFT 4
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_XQ_DINO_SHORT_OPT_DATA_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: ERR_ENABLE :: FME_DINO_INVALID_DATA [03:03] */
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_FME_DINO_INVALID_DATA_MASK   0x00000008
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_FME_DINO_INVALID_DATA_SHIFT  3
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_FME_DINO_INVALID_DATA_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: ERR_ENABLE :: FME_DINO_INVALID_MB_IDX [02:02] */
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_FME_DINO_INVALID_MB_IDX_MASK 0x00000004
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_FME_DINO_INVALID_MB_IDX_SHIFT 2
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_FME_DINO_INVALID_MB_IDX_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: ERR_ENABLE :: FME_DINO_LONG_OPT_DATA [01:01] */
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_FME_DINO_LONG_OPT_DATA_MASK  0x00000002
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_FME_DINO_LONG_OPT_DATA_SHIFT 1
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_FME_DINO_LONG_OPT_DATA_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: ERR_ENABLE :: FME_DINO_SHORT_OPT_DATA [00:00] */
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_FME_DINO_SHORT_OPT_DATA_MASK 0x00000001
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_FME_DINO_SHORT_OPT_DATA_SHIFT 0
#define BCHP_VICE2_IMD_0_0_ERR_ENABLE_FME_DINO_SHORT_OPT_DATA_DEFAULT 0x00000000

/***************************************************************************
 *ERR_STATUS_CLR - IMD status and clear
 ***************************************************************************/
/* VICE2_IMD_0_0 :: ERR_STATUS_CLR :: reserved0 [31:08] */
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_reserved0_MASK           0xffffff00
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_reserved0_SHIFT          8

/* VICE2_IMD_0_0 :: ERR_STATUS_CLR :: XQ_DINO_INVALID_DATA [07:07] */
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_INVALID_DATA_MASK 0x00000080
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_INVALID_DATA_SHIFT 7
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_INVALID_DATA_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: ERR_STATUS_CLR :: XQ_DINO_INVALID_MB_IDX [06:06] */
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_INVALID_MB_IDX_MASK 0x00000040
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_INVALID_MB_IDX_SHIFT 6
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_INVALID_MB_IDX_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: ERR_STATUS_CLR :: XQ_DINO_LONG_OPT_DATA [05:05] */
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_LONG_OPT_DATA_MASK 0x00000020
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_LONG_OPT_DATA_SHIFT 5
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_LONG_OPT_DATA_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: ERR_STATUS_CLR :: XQ_DINO_SHORT_OPT_DATA [04:04] */
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_SHORT_OPT_DATA_MASK 0x00000010
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_SHORT_OPT_DATA_SHIFT 4
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_SHORT_OPT_DATA_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: ERR_STATUS_CLR :: FME_DINO_INVALID_DATA [03:03] */
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_FME_DINO_INVALID_DATA_MASK 0x00000008
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_FME_DINO_INVALID_DATA_SHIFT 3
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_FME_DINO_INVALID_DATA_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: ERR_STATUS_CLR :: FME_DINO_INVALID_MB_IDX [02:02] */
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_FME_DINO_INVALID_MB_IDX_MASK 0x00000004
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_FME_DINO_INVALID_MB_IDX_SHIFT 2
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_FME_DINO_INVALID_MB_IDX_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: ERR_STATUS_CLR :: FME_DINO_LONG_OPT_DATA [01:01] */
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_FME_DINO_LONG_OPT_DATA_MASK 0x00000002
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_FME_DINO_LONG_OPT_DATA_SHIFT 1
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_FME_DINO_LONG_OPT_DATA_DEFAULT 0x00000000

/* VICE2_IMD_0_0 :: ERR_STATUS_CLR :: FME_DINO_SHORT_OPT_DATA [00:00] */
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_FME_DINO_SHORT_OPT_DATA_MASK 0x00000001
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_FME_DINO_SHORT_OPT_DATA_SHIFT 0
#define BCHP_VICE2_IMD_0_0_ERR_STATUS_CLR_FME_DINO_SHORT_OPT_DATA_DEFAULT 0x00000000

/***************************************************************************
 *DINO_DEBUG_FME - DINO debug register (IMD from FME)
 ***************************************************************************/
/* VICE2_IMD_0_0 :: DINO_DEBUG_FME :: reserved0 [31:15] */
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_FME_reserved0_MASK           0xffff8000
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_FME_reserved0_SHIFT          15

/* VICE2_IMD_0_0 :: DINO_DEBUG_FME :: MBCNT_X [14:08] */
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_FME_MBCNT_X_MASK             0x00007f00
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_FME_MBCNT_X_SHIFT            8
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_FME_MBCNT_X_DEFAULT          0x00000000

/* VICE2_IMD_0_0 :: DINO_DEBUG_FME :: reserved1 [07:07] */
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_FME_reserved1_MASK           0x00000080
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_FME_reserved1_SHIFT          7

/* VICE2_IMD_0_0 :: DINO_DEBUG_FME :: MBCNT_Y [06:00] */
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_FME_MBCNT_Y_MASK             0x0000007f
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_FME_MBCNT_Y_SHIFT            0
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_FME_MBCNT_Y_DEFAULT          0x00000000

/***************************************************************************
 *DINO_DEBUG_MC - DINO debug register (IMD to MC)
 ***************************************************************************/
/* VICE2_IMD_0_0 :: DINO_DEBUG_MC :: reserved0 [31:15] */
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_MC_reserved0_MASK            0xffff8000
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_MC_reserved0_SHIFT           15

/* VICE2_IMD_0_0 :: DINO_DEBUG_MC :: MBCNT_X [14:08] */
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_MC_MBCNT_X_MASK              0x00007f00
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_MC_MBCNT_X_SHIFT             8
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_MC_MBCNT_X_DEFAULT           0x00000000

/* VICE2_IMD_0_0 :: DINO_DEBUG_MC :: reserved1 [07:07] */
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_MC_reserved1_MASK            0x00000080
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_MC_reserved1_SHIFT           7

/* VICE2_IMD_0_0 :: DINO_DEBUG_MC :: MBCNT_Y [06:00] */
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_MC_MBCNT_Y_MASK              0x0000007f
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_MC_MBCNT_Y_SHIFT             0
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_MC_MBCNT_Y_DEFAULT           0x00000000

/***************************************************************************
 *DINO_DEBUG_XQ - DINO debug register (IMD from XQ)
 ***************************************************************************/
/* VICE2_IMD_0_0 :: DINO_DEBUG_XQ :: reserved0 [31:15] */
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_XQ_reserved0_MASK            0xffff8000
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_XQ_reserved0_SHIFT           15

/* VICE2_IMD_0_0 :: DINO_DEBUG_XQ :: MBCNT_X [14:08] */
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_XQ_MBCNT_X_MASK              0x00007f00
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_XQ_MBCNT_X_SHIFT             8
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_XQ_MBCNT_X_DEFAULT           0x00000000

/* VICE2_IMD_0_0 :: DINO_DEBUG_XQ :: reserved1 [07:07] */
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_XQ_reserved1_MASK            0x00000080
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_XQ_reserved1_SHIFT           7

/* VICE2_IMD_0_0 :: DINO_DEBUG_XQ :: MBCNT_Y [06:00] */
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_XQ_MBCNT_Y_MASK              0x0000007f
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_XQ_MBCNT_Y_SHIFT             0
#define BCHP_VICE2_IMD_0_0_DINO_DEBUG_XQ_MBCNT_Y_DEFAULT           0x00000000

/***************************************************************************
 *IMD_DEBUG_SEL - IMD debug information select register
 ***************************************************************************/
/* VICE2_IMD_0_0 :: IMD_DEBUG_SEL :: reserved0 [31:01] */
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_SEL_reserved0_MASK            0xfffffffe
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_SEL_reserved0_SHIFT           1

/* VICE2_IMD_0_0 :: IMD_DEBUG_SEL :: DEBUG_SEL [00:00] */
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_SEL_DEBUG_SEL_MASK            0x00000001
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_SEL_DEBUG_SEL_SHIFT           0
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_SEL_DEBUG_SEL_DEFAULT         0x00000000
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_SEL_DEBUG_SEL_TP_SEL0         0
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_SEL_DEBUG_SEL_TP_SEL1         1

/***************************************************************************
 *IMD_DEBUG_INFO - IMD debug information data register
 ***************************************************************************/
/* union - case TP_SEL0 [31:00] */
/* VICE2_IMD_0_0 :: IMD_DEBUG_INFO :: TP_SEL0 :: reserved0 [31:24] */
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO_TP_SEL0_reserved0_MASK   0xff000000
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO_TP_SEL0_reserved0_SHIFT  24

/* VICE2_IMD_0_0 :: IMD_DEBUG_INFO :: TP_SEL0 :: IMD_XQ_DINO [23:19] */
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO_TP_SEL0_IMD_XQ_DINO_MASK 0x00f80000
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO_TP_SEL0_IMD_XQ_DINO_SHIFT 19

/* VICE2_IMD_0_0 :: IMD_DEBUG_INFO :: TP_SEL0 :: IMD_MC_DINO [18:12] */
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO_TP_SEL0_IMD_MC_DINO_MASK 0x0007f000
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO_TP_SEL0_IMD_MC_DINO_SHIFT 12

/* VICE2_IMD_0_0 :: IMD_DEBUG_INFO :: TP_SEL0 :: IMD_CONTEXT [11:08] */
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO_TP_SEL0_IMD_CONTEXT_MASK 0x00000f00
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO_TP_SEL0_IMD_CONTEXT_SHIFT 8

/* VICE2_IMD_0_0 :: IMD_DEBUG_INFO :: TP_SEL0 :: IMD_FME_DINO [07:00] */
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO_TP_SEL0_IMD_FME_DINO_MASK 0x000000ff
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO_TP_SEL0_IMD_FME_DINO_SHIFT 0

/* union - case TP_SEL1 [31:00] */
/* VICE2_IMD_0_0 :: IMD_DEBUG_INFO :: TP_SEL1 :: IMD_LUMA_B16P [31:21] */
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO_TP_SEL1_IMD_LUMA_B16P_MASK 0xffe00000
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO_TP_SEL1_IMD_LUMA_B16P_SHIFT 21

/* VICE2_IMD_0_0 :: IMD_DEBUG_INFO :: TP_SEL1 :: IMD_LUMA_B8P [20:09] */
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO_TP_SEL1_IMD_LUMA_B8P_MASK 0x001ffe00
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO_TP_SEL1_IMD_LUMA_B8P_SHIFT 9

/* VICE2_IMD_0_0 :: IMD_DEBUG_INFO :: TP_SEL1 :: IMD_LUMA_B4P [08:00] */
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO_TP_SEL1_IMD_LUMA_B4P_MASK 0x000001ff
#define BCHP_VICE2_IMD_0_0_IMD_DEBUG_INFO_TP_SEL1_IMD_LUMA_B4P_SHIFT 0

#endif /* #ifndef BCHP_VICE2_IMD_0_0_H__ */

/* End of File */
