# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1980 0.000256 512 230 1450 73728 2.34723 1.76742 76.1949 52.8903 133.315 133.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1190 0.001024 2048 390 530 14528 1.36918 13.8654 52.99 68.2677 68.3233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1260 0.000512 2048 180 1830 35200 3.47955 111.249 105.814 220.587 220.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 530 3.2e-05 1024 195 2580 229376 134.675 26.8339 763.227 843.097 1768.12 1768.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1970 0.000128 2048 350 2000 143872 11.5756 14.3623 615.626 423.097 1064.73 1064.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 380 6.4e-05 512 87 300 139264 27.6414 6.70106 27.1441 210.956 272.683 272.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 350 0.001024 4096 107 1540 4416 2.74346 24.6905 105.692 133.168 133.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 560 0.000256 4096 165 2940 41216 20.0119 13.9209 542.87 428.179 1005.09 1005.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1080 6.4e-05 2048 360 980 226304 57.0021 28.3476 559.76 845.913 1491.19 1491.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 950 0.000512 512 210 740 30720 1.63098 0.935936 13.8835 51.4687 68.0482 68.1646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1980 0.000256 512 230 1450 74016 2.36301 1.77853 95.2419 52.5488 152.046 152.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1190 0.001024 2048 390 530 14472 1.35869 15.8501 52.3672 69.6215 69.6842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1260 0.000512 2048 180 1830 35208 3.49418 134.04 104.868 242.447 242.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 530 3.2e-05 1024 195 2580 202752 136.341 26.2756 803.449 815.988 1782.33 1782.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1970 0.000128 2048 350 2000 143856 11.5901 14.3524 709.22 418.978 1154.21 1154.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 380 6.4e-05 512 87 300 129024 27.7873 6.58125 28.7313 204.174 267.509 267.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 350 0.001024 4096 107 1540 4392 2.73174 28.0155 104.631 135.421 135.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 560 0.000256 4096 165 2940 41472 20.1299 13.9715 620.754 419.191 1074.15 1074.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1080 6.4e-05 2048 360 980 225792 57.2023 28.373 633.617 837.722 1557.08 1557.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 950 0.000512 512 210 740 30528 1.61434 0.929504 16.084 49.9466 68.7068 68.8234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1980 0.000256 512 230 1450 73600 2.33142 1.76918 99.6527 52.3554 156.224 156.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1190 0.001024 2048 390 530 14480 1.36211 16.5519 52.3991 70.3559 70.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1260 0.000512 2048 180 1830 35200 3.49696 140.288 104.856 248.688 248.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 530 3.2e-05 1024 195 2580 204800 137.714 26.4625 847.13 824.103 1835.7 1835.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1970 0.000128 2048 350 2000 143840 11.5692 14.3978 739.912 419.202 1185.16 1185.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 380 6.4e-05 512 87 300 133120 27.7046 6.62282 31.2654 206.205 272.046 272.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 350 0.001024 4096 107 1540 4400 2.74467 29.4072 104.685 136.881 136.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 560 0.000256 4096 165 2940 40960 20.0022 13.9316 642.325 417.733 1094.1 1094.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1080 6.4e-05 2048 360 980 226560 56.9857 28.5122 665.208 838.023 1588.9 1589.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 950 0.000512 512 210 740 30080 1.6119 0.924032 16.6965 49.8284 69.1929 69.3045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1980 0.000256 512 230 1450 73728 2.3433 1.77709 91.6853 52.5459 148.468 148.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1190 0.001024 2048 390 530 14496 1.3695 15.4525 52.5373 69.4039 69.4632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1260 0.000512 2048 180 1830 35136 3.47984 130.164 104.827 238.515 238.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 530 3.2e-05 1024 195 2580 221184 133.733 26.4335 850.687 824.911 1836.05 1836.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1970 0.000128 2048 350 2000 143808 11.5445 14.3508 688.836 419.455 1134.26 1134.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 380 6.4e-05 512 87 300 135168 27.4301 6.62118 29.4742 206.419 270.191 270.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 350 0.001024 4096 107 1540 4416 2.74141 27.2981 104.961 135.043 135.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 560 0.000256 4096 165 2940 41088 20.0061 13.9388 598.936 419.716 1052.7 1052.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1080 6.4e-05 2048 360 980 225792 56.9579 28.2993 617.513 837.642 1540.58 1540.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 950 0.000512 512 210 740 29952 1.61738 0.919424 15.2881 49.8621 67.8146 67.9342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1980 0.000256 512 230 1450 74000 2.37962 1.77731 93.6537 52.5862 150.518 150.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1190 0.001024 2048 390 530 14500 1.36637 15.7404 52.561 69.7105 69.7656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1260 0.000512 2048 180 1830 35100 3.47664 131.129 104.737 239.387 239.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 530 3.2e-05 1024 195 2580 204800 137.758 26.5171 795.697 824.91 1785.15 1785.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1970 0.000128 2048 350 2000 143600 11.6265 14.3749 697.78 419.124 1142.98 1143.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 380 6.4e-05 512 87 300 128000 28.218 6.63757 28.1295 206.416 269.638 269.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 350 0.001024 4096 107 1540 4400 2.73453 27.6662 104.894 135.339 135.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 560 0.000256 4096 165 2940 41200 20.1761 13.984 606.512 419.418 1060.2 1060.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1080 6.4e-05 2048 360 980 225600 57.2438 28.4321 624.975 837.951 1548.76 1548.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 950 0.000512 512 210 740 30400 1.61309 0.924032 15.5724 49.8594 68.0979 68.2158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1980 0.000256 512 230 1450 73920 2.35066 1.77357 95.9093 52.5504 152.701 152.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1190 0.001024 2048 390 530 14448 1.36554 16.2056 52.4493 70.0634 70.1259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1260 0.000512 2048 180 1830 35168 3.49594 135.502 104.942 243.981 244.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 530 3.2e-05 1024 195 2580 200704 135.011 26.3486 802.921 808.359 1772.91 1773.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1970 0.000128 2048 350 2000 143808 11.568 14.3586 716.51 419.466 1161.98 1162.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 380 6.4e-05 512 87 300 129024 27.2574 6.56461 29.4324 202.284 265.768 265.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 350 0.001024 4096 107 1540 4368 2.74154 28.3523 104.775 135.913 135.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 560 0.000256 4096 165 2940 41216 20.051 13.9551 622.995 419.182 1076.29 1076.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1080 6.4e-05 2048 360 980 225792 57.0016 28.36 641.811 837.394 1564.73 1564.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 950 0.000512 512 210 740 30464 1.61558 0.922496 16.3452 49.9516 68.9693 69.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1980 0.000256 512 230 1450 73440 2.35725 1.77341 96.2742 52.4269 152.945 153.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1190 0.001024 2048 390 530 14400 1.35987 16.1444 52.5978 70.1438 70.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1260 0.000512 2048 180 1830 35160 3.50154 135.539 104.939 244.022 244.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 530 3.2e-05 1024 195 2580 215040 135.417 26.4958 863.455 824.854 1850.49 1850.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1970 0.000128 2048 350 2000 143760 11.5739 14.3683 717.528 419.263 1162.81 1162.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 380 6.4e-05 512 87 300 138240 27.2467 6.62909 31.7156 206.406 272.237 272.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 350 0.001024 4096 107 1540 4320 2.73408 28.3028 104.557 135.639 135.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 560 0.000256 4096 165 2940 40800 20.0966 13.953 618.782 418.908 1071.84 1071.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1080 6.4e-05 2048 360 980 224640 57.1692 28.3999 639.952 835.416 1561.1 1561.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 950 0.000512 512 210 740 29760 1.63072 0.925728 16.0921 49.8761 68.6513 68.7593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1980 0.000256 512 230 1450 73728 2.35155 1.76989 94.6373 52.4725 151.346 151.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1190 0.001024 2048 390 530 14464 1.3697 15.7172 52.5347 69.6644 69.7201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1260 0.000512 2048 180 1830 35072 3.46963 130.746 104.73 238.988 239.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 530 3.2e-05 1024 195 2580 229376 134.453 26.8227 890.742 835.865 1888.16 1888.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1970 0.000128 2048 350 2000 143616 11.5259 14.3432 695.793 418.986 1140.72 1140.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 380 6.4e-05 512 87 300 131072 28.4268 6.7072 29.1184 209.246 273.738 273.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 350 0.001024 4096 107 1540 4352 2.73408 26.9393 104.773 134.487 134.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 560 0.000256 4096 165 2940 40960 20.0467 13.9204 603.112 418.585 1055.77 1055.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1080 6.4e-05 2048 360 980 225280 56.9028 28.3514 622.608 836.072 1544.09 1544.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 950 0.000512 512 210 740 30720 1.62976 0.935936 15.9904 51.275 69.9596 70.0744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1980 0.000256 512 230 1450 72960 2.34874 1.76784 92.7588 52.3465 149.334 149.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1190 0.001024 2048 390 530 14400 1.36826 15.7917 52.5352 69.7386 69.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1260 0.000512 2048 180 1830 34944 3.45901 131.582 104.558 239.647 239.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 530 3.2e-05 1024 195 2580 196608 131.579 25.8129 771.831 791.98 1721.48 1721.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1970 0.000128 2048 350 2000 143616 11.5459 14.3419 700.171 419.194 1145.33 1145.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 380 6.4e-05 512 87 300 122880 26.9381 6.53402 27.5373 198.214 259.457 259.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 350 0.001024 4096 107 1540 4224 2.70995 26.1243 104.824 133.7 133.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 560 0.000256 4096 165 2940 40704 20.0262 13.9105 604.657 417.555 1056.25 1056.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1080 6.4e-05 2048 360 980 224256 56.862 28.2166 624.035 833.485 1542.76 1542.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 950 0.000512 512 210 740 29184 1.64112 0.92656 15.3689 49.9248 67.9893 68.1058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1980 0.000256 512 230 1450 73600 2.35315 1.7697 101.757 52.3772 158.375 158.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1190 0.001024 2048 390 530 14400 1.36602 17.0786 52.5602 71.0477 71.1094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1260 0.000512 2048 180 1830 35000 3.47514 142.375 104.735 250.631 250.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 530 3.2e-05 1024 195 2580 204800 137.784 26.498 865.809 825.063 1855.43 1855.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1970 0.000128 2048 350 2000 143600 11.5937 14.4495 749.442 419.519 1195.08 1195.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 380 6.4e-05 512 87 300 128000 28.2391 6.63485 30.9046 206.551 272.575 272.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 350 0.001024 4096 107 1540 4200 2.71462 28.4856 104.357 135.6 135.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 560 0.000256 4096 165 2940 40800 20.0802 13.9424 642.823 417.918 1094.87 1094.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1080 6.4e-05 2048 360 980 224000 57.1249 28.3323 665.495 833.988 1585.11 1585.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 950 0.000512 512 210 740 30400 1.61696 0.925696 17.5079 49.9279 70.1114 70.2269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1980 0.000256 512 230 1450 73728 2.35437 1.77331 115.502 52.5548 172.3 172.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1190 0.001024 2048 390 530 14336 1.36966 19.5045 52.5214 73.4389 73.4946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1260 0.000512 2048 180 1830 34816 3.46867 164.631 104.445 272.589 272.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 530 3.2e-05 1024 195 2580 196608 131.455 25.8074 962.233 792.053 1911.84 1912.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1970 0.000128 2048 350 2000 143360 11.5324 14.3412 874.812 418.576 1319.33 1319.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 380 6.4e-05 512 87 300 98304 29.2278 6.5383 27.8351 198.24 262.081 262.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 350 0.001024 4096 107 1540 4096 2.70125 30.974 104.077 137.794 137.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 560 0.000256 4096 165 2940 40960 20.0359 13.9367 759.401 419.518 1212.99 1213.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1080 6.4e-05 2048 360 980 225280 56.8568 28.3708 785.518 836.297 1707.2 1707.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 950 0.000512 512 210 740 28672 1.56931 0.879872 19.3728 47.889 69.8409 69.9537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1980 0.000256 512 230 1455 74112 2.35216 1.7735 79.9115 52.5921 136.754 136.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1190 0.001024 2048 390 525 14592 1.36941 25.0593 52.5043 78.9765 79.0312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1260 0.000512 2048 180 1830 35232 3.48218 111.461 104.911 219.902 219.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 530 3.2e-05 1024 195 2580 221184 136.503 26.8138 745.976 835.828 1745.41 1745.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1970 0.000128 2048 350 2010 143872 11.5525 14.3473 608.322 419.386 1053.69 1053.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 380 6.4e-05 512 87 300 135168 28.1093 6.7072 45.1366 209.127 289.328 289.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 350 0.001024 4096 107 1545 4416 2.72384 45.9738 104.868 153.61 153.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 560 0.000256 4096 165 2940 41472 20.0523 13.9387 542.857 419.486 996.441 996.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1080 6.4e-05 2048 360 975 225792 57.2653 28.2931 1040.19 838.577 1964.5 1964.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 950 0.000512 512 210 735 30720 1.63094 0.936096 13.4211 51.2157 67.3376 67.4529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1980 0.000256 512 230 1455 74080 2.36685 1.77766 80.6826 52.591 137.533 137.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1190 0.001024 2048 390 525 14600 1.36528 26.3224 52.5452 80.2738 80.3319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1260 0.000512 2048 180 1830 35240 3.49232 113.463 104.96 221.961 222.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 530 3.2e-05 1024 195 2580 225280 136.215 26.9412 769.497 838.556 1771.49 1771.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1970 0.000128 2048 350 2010 143840 11.6184 14.3647 614.68 419.389 1060.13 1060.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 380 6.4e-05 512 87 300 133120 28.4127 6.73043 25.3136 209.808 270.502 270.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 350 0.001024 4096 107 1545 4400 2.72445 46.7518 104.82 154.343 154.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 560 0.000256 4096 165 2940 41440 20.1656 13.9771 548.993 419.513 1002.75 1002.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1080 6.4e-05 2048 360 975 225280 57.5153 28.4666 1097.12 838.568 2021.83 2021.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 950 0.000512 512 210 735 30400 1.62374 0.932352 13.6447 50.0441 66.375 66.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1980 0.000256 512 230 1455 73920 2.34762 1.77152 80.8088 52.5151 137.559 137.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1190 0.001024 2048 390 525 14592 1.36256 13.4246 52.544 67.3767 67.4344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1260 0.000512 2048 180 1830 35232 3.49594 112.064 104.954 220.555 220.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 530 3.2e-05 1024 195 2580 208896 136.769 26.4684 708.639 824.847 1697.01 1697.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1970 0.000128 2048 350 2010 143904 11.5805 14.3592 611.422 419.511 1056.95 1057.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 380 6.4e-05 512 87 300 129024 28.0374 6.62218 24.6083 206.387 265.897 266.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 350 0.001024 4096 107 1545 4416 2.7448 47.6856 104.958 155.436 155.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 560 0.000256 4096 165 2940 41280 20.0464 13.955 533.842 418.885 986.837 986.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1080 6.4e-05 2048 360 975 225024 57.1626 28.3963 565.242 837.765 1488.73 1488.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 950 0.000512 512 210 735 30720 1.6167 0.931104 13.7279 50.0912 66.4935 66.6026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1980 0.000256 512 230 1455 73920 2.35965 1.77629 81.5815 52.5186 138.351 138.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1190 0.001024 2048 390 525 14560 1.36602 13.8595 52.4806 67.7501 67.8046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1260 0.000512 2048 180 1830 35224 3.50141 115.094 104.952 223.592 223.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 530 3.2e-05 1024 195 2580 215040 136.203 26.5656 747.388 827.62 1738.06 1738.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1970 0.000128 2048 350 2010 143808 11.6101 14.3866 625.847 419.367 1071.29 1071.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 380 6.4e-05 512 87 300 129024 28.2425 6.64963 25.3463 207.083 267.559 267.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 350 0.001024 4096 107 1545 4368 2.73382 24.7843 104.743 132.304 132.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 560 0.000256 4096 165 2940 41216 20.1429 13.9663 543.995 418.933 997.149 997.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1080 6.4e-05 2048 360 975 224896 57.3452 28.3464 557.955 837.326 1481.13 1481.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 950 0.000512 512 210 735 30912 1.63261 0.936512 14.2512 51.2722 68.2236 68.3335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1980 0.000256 512 230 1455 73728 2.34774 1.76912 81.2159 52.3764 137.822 137.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1190 0.001024 2048 390 525 14528 1.36192 14.2029 52.3613 67.9697 68.0233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1260 0.000512 2048 180 1830 35200 3.4816 115.839 104.784 224.15 224.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 530 3.2e-05 1024 195 2580 212992 138.259 26.8203 729.296 835.054 1729.72 1729.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1970 0.000128 2048 350 2010 143872 11.5605 14.3346 634.093 418.972 1079.04 1079.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 380 6.4e-05 512 87 300 131072 28.4115 6.70746 26.4246 208.899 270.679 270.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 350 0.001024 4096 107 1545 4352 2.73306 25.1706 104.575 132.521 132.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 560 0.000256 4096 165 2940 41216 20.0091 13.9171 555.058 417.789 1006.88 1006.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1080 6.4e-05 2048 360 975 225280 57.1378 28.3976 572.214 837.66 1495.58 1495.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 950 0.000512 512 210 735 30720 1.62797 0.937984 14.2115 51.2046 68.1084 68.2264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1980 0.000256 512 230 1455 74016 2.36934 1.78381 96.7134 52.5919 153.574 153.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1190 0.001024 2048 390 525 14544 1.3609 16.2543 52.4764 70.1337 70.1932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1260 0.000512 2048 180 1830 35208 3.49389 136.843 104.95 245.333 245.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 530 3.2e-05 1024 195 2580 202752 136.292 26.2825 819.957 816.636 1799.48 1799.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1970 0.000128 2048 350 2010 143712 11.5989 14.3667 725.131 419.429 1170.6 1170.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 380 6.4e-05 512 87 300 119808 28.5154 6.57965 27.696 204.347 267.384 267.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 350 0.001024 4096 107 1545 4392 2.74637 29.1918 104.959 136.942 136.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 560 0.000256 4096 165 2940 41472 20.1053 13.9734 632.88 419.629 1086.7 1086.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1080 6.4e-05 2048 360 975 224640 57.3223 28.502 643.593 838.52 1568.11 1568.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 950 0.000512 512 210 735 30528 1.62086 0.925696 16.4306 49.9707 69.0775 69.1963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1980 0.000256 512 230 1455 73600 2.3399 1.76765 94.7564 52.3642 151.349 151.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1190 0.001024 2048 390 525 14560 1.36755 15.8986 52.4988 69.8101 69.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1260 0.000512 2048 180 1830 35200 3.49594 133.965 104.87 242.375 242.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 530 3.2e-05 1024 195 2580 204800 137.685 26.4658 808.467 824.228 1797.14 1797.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1970 0.000128 2048 350 2010 143840 11.5527 14.3517 708.445 419.257 1153.69 1153.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 380 6.4e-05 512 87 300 122880 28.5765 6.62326 27.59 206.236 269.268 269.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 350 0.001024 4096 107 1545 4320 2.72992 27.8036 104.531 135.111 135.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 560 0.000256 4096 165 2940 40960 19.9941 13.935 610.254 417.748 1062.04 1062.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1080 6.4e-05 2048 360 975 225280 57.116 28.3402 628.884 838.1 1552.61 1552.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 950 0.000512 512 210 735 30080 1.61642 0.925024 15.6334 49.8304 68.1348 68.2496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1980 0.000256 512 230 1455 73728 2.34448 1.77142 100.475 52.5487 157.254 157.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1190 0.001024 2048 390 525 14496 1.36016 16.9284 52.4119 70.7423 70.7994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1260 0.000512 2048 180 1830 35136 3.47846 142.43 104.823 250.774 250.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 530 3.2e-05 1024 195 2580 196608 139.224 26.8329 827.656 824.926 1818.91 1819.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1970 0.000128 2048 350 2010 143808 11.5348 14.5158 755.844 419.589 1201.56 1201.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 380 6.4e-05 512 87 300 122880 28.5504 6.61894 29.8284 206.505 271.741 271.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 350 0.001024 4096 107 1545 4320 2.73808 29.9141 104.698 137.393 137.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 560 0.000256 4096 165 2940 41088 20.009 13.9321 651.542 419.304 1104.89 1104.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1080 6.4e-05 2048 360 975 224256 57.055 28.3456 669.358 850.574 1605.5 1605.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 950 0.000512 512 210 735 29952 1.61277 0.920544 16.9067 49.8627 69.4317 69.5444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1980 0.000256 512 230 1455 74000 2.37616 1.77971 102.812 52.581 159.662 159.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1190 0.001024 2048 390 525 14500 1.36147 16.8569 52.4329 70.6933 70.7503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1260 0.000512 2048 180 1830 35100 3.47443 140.924 104.737 249.18 249.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 530 3.2e-05 1024 195 2580 204800 137.704 26.5165 855.76 824.921 1845.19 1845.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1970 0.000128 2048 350 2010 143600 11.6183 14.4835 748.589 419.161 1193.93 1194.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 380 6.4e-05 512 87 300 128000 28.2163 6.63536 30.8659 206.511 272.469 272.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 350 0.001024 4096 107 1545 4300 2.73818 29.621 104.616 137.018 137.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 560 0.000256 4096 165 2940 41200 20.1747 13.996 648.511 419.56 1102.35 1102.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1080 6.4e-05 2048 360 975 224000 57.3333 28.3894 663.273 838.067 1587.22 1587.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 950 0.000512 512 210 735 29600 1.63114 0.921408 16.5911 49.865 69.1387 69.2538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1980 0.000256 512 230 1455 73920 2.35363 1.76938 101.123 52.5497 157.91 158.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1190 0.001024 2048 390 525 14448 1.35674 16.9449 52.3202 70.6648 70.7261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1260 0.000512 2048 180 1830 35168 3.49184 142.225 104.939 250.7 250.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 530 3.2e-05 1024 195 2580 200704 134.928 26.2442 842.785 808.377 1812.61 1812.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1970 0.000128 2048 350 2010 143808 11.5651 14.4721 755.297 419.591 1201 1201.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 380 6.4e-05 512 87 300 114688 28.5456 6.56835 27.9186 202.344 265.615 265.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 350 0.001024 4096 107 1545 4256 2.71635 29.055 104.431 136.245 136.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 560 0.000256 4096 165 2940 41216 20.0483 13.9548 654.694 419.337 1108.14 1108.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1080 6.4e-05 2048 360 975 224000 57.2958 28.3709 668.807 838.018 1592.65 1592.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 950 0.000512 512 210 735 30464 1.6119 0.92368 16.9228 49.9517 69.5408 69.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1980 0.000256 512 230 1455 73440 2.36112 1.77152 100.338 52.4278 157.012 157.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1190 0.001024 2048 390 525 14520 1.36704 16.7032 52.5354 70.6471 70.7083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1260 0.000512 2048 180 1830 35160 3.49178 139.272 104.937 247.747 247.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 530 3.2e-05 1024 195 2580 215040 135.317 26.491 887.657 824.854 1874.59 1874.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1970 0.000128 2048 350 2010 143520 11.5776 14.3974 739.602 419.255 1184.91 1184.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 380 6.4e-05 512 87 300 122880 28.6271 6.6321 29.384 206.473 271.352 271.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 350 0.001024 4096 107 1545 4320 2.74227 29.1836 104.819 136.786 136.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 560 0.000256 4096 165 2940 40800 20.0926 13.9549 638.124 418.296 1090.57 1090.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1080 6.4e-05 2048 360 975 222720 57.33 28.332 652.755 835.986 1574.56 1574.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 950 0.000512 512 210 735 29760 1.62944 0.922272 16.3997 49.8758 68.9558 69.0749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1980 0.000256 512 230 1455 73728 2.35392 1.77766 95.86 52.4328 152.54 152.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1190 0.001024 2048 390 525 14464 1.36384 16.0051 52.364 69.7741 69.8312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1260 0.000512 2048 180 1830 35072 3.47101 133.224 104.638 241.377 241.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 530 3.2e-05 1024 195 2580 196608 142.093 26.8247 778.107 835.233 1782.53 1782.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1970 0.000128 2048 350 2010 143616 11.5343 14.416 710.389 418.557 1154.97 1155.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 380 6.4e-05 512 87 300 131072 28.4558 6.70557 29.692 208.983 274.064 274.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 350 0.001024 4096 107 1545 4224 2.70746 27.1627 104.254 134.168 134.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 560 0.000256 4096 165 2940 40960 20.0253 13.9305 614.982 418.226 1067.26 1067.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1080 6.4e-05 2048 360 975 223232 57.1318 28.3355 626.581 835.281 1547.49 1547.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 950 0.000512 512 210 735 30720 1.6327 0.937984 16.0089 51.2515 69.9605 70.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1980 0.000256 512 230 1455 72960 2.35126 1.76742 104.539 52.3388 161.112 161.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1190 0.001024 2048 390 525 14400 1.36147 18.6238 52.3996 72.4268 72.4833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1260 0.000512 2048 180 1830 34944 3.45702 155.623 104.538 263.66 263.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 530 3.2e-05 1024 195 2580 147456 143.965 25.8124 682.228 791.865 1644.15 1644.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1970 0.000128 2048 350 2010 143616 11.5401 14.3529 827.584 419.105 1272.66 1272.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 380 6.4e-05 512 87 300 98304 29.2485 6.53766 26.4872 198.37 260.88 261.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 350 0.001024 4096 107 1545 4224 2.71414 31.6056 104.674 139.038 139.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 560 0.000256 4096 165 2940 40704 20.0196 13.9073 709.922 417.499 1161.45 1161.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1080 6.4e-05 2048 360 975 221184 57.1859 28.1871 724.936 833.483 1643.95 1644.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 950 0.000512 512 210 735 29184 1.64288 0.925664 18.4191 49.9235 71.0423 71.1544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1980 0.000256 512 230 1455 73600 2.3552 1.76992 112.7 52.3344 169.273 169.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1190 0.001024 2048 390 525 14400 1.36032 18.8207 52.3888 72.6147 72.6712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1260 0.000512 2048 180 1830 35000 3.47386 157.154 104.657 265.327 265.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 530 3.2e-05 1024 195 2580 204800 137.677 26.5073 954.717 824.459 1943.63 1943.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1970 0.000128 2048 350 2010 143600 11.5931 14.3705 831.203 419.068 1276.31 1276.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 380 6.4e-05 512 87 300 128000 28.2284 6.63107 34.3431 206.326 275.766 275.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 350 0.001024 4096 107 1545 4200 2.70992 31.3491 104.533 138.635 138.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 560 0.000256 4096 165 2940 40800 20.0827 13.9322 713.273 417.525 1164.92 1165.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1080 6.4e-05 2048 360 975 220800 57.4763 28.2385 725.728 834.498 1646.11 1646.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 950 0.000512 512 210 735 28800 1.65718 0.925696 18.8297 49.9099 71.4519 71.5674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1980 0.000256 512 230 1455 73728 2.35386 1.77488 102.939 52.5629 159.75 159.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1190 0.001024 2048 390 525 14336 1.36099 16.6947 52.4059 70.505 70.5638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1260 0.000512 2048 180 1830 34816 3.46317 141.556 104.384 249.447 249.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 530 3.2e-05 1024 195 2580 131072 146.976 25.8077 552.394 792.043 1517.5 1517.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1970 0.000128 2048 350 2010 143360 11.5507 14.3647 759.331 418.62 1203.94 1204.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 380 6.4e-05 512 87 300 98304 29.2621 6.53469 24.3319 198.258 258.626 258.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 350 0.001024 4096 107 1545 4096 2.7136 28.0863 104.344 135.188 135.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 560 0.000256 4096 165 2940 40960 20.0536 13.9419 657.237 419.396 1110.74 1110.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1080 6.4e-05 2048 360 975 221184 57.4196 28.3783 665.159 836.428 1587.55 1587.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 950 0.000512 512 210 735 28672 1.56925 0.879584 16.3795 47.8952 66.8557 66.9723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1980 0.000256 512 230 1460 73984 2.3503 1.77219 75.6328 52.5879 132.46 132.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1190 0.001024 2048 390 540 14464 1.36189 23.8224 52.5312 77.7586 77.8142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1260 0.000512 2048 180 1840 35232 3.48979 105.685 104.964 214.181 214.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 530 3.2e-05 1024 195 2580 221184 136.415 26.8118 707.08 835.815 1706.4 1706.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1970 0.000128 2048 350 2000 143808 11.5516 14.352 574.58 419.387 1019.94 1020.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 380 6.4e-05 512 87 300 135168 28.0832 6.70912 42.5712 209.679 287.287 287.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 350 0.001024 4096 107 1540 4480 2.71974 44.9104 104.958 152.632 152.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 560 0.000256 4096 165 2940 41216 20.0561 13.9518 510.974 419.488 964.574 964.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1080 6.4e-05 2048 360 980 224256 57.3901 28.3443 1005.87 838.576 1930.34 1930.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 950 0.000512 512 210 740 30720 1.62621 0.936384 12.8453 51.2147 66.7593 66.8678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1980 0.000256 512 230 1460 74080 2.36144 1.77971 85.628 52.5964 142.481 142.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1190 0.001024 2048 390 540 14440 1.36483 27.3658 52.4882 81.2621 81.3163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1260 0.000512 2048 180 1840 35200 3.47526 122.254 104.902 230.673 230.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 530 3.2e-05 1024 195 2580 225280 136.003 26.9423 810.857 838.598 1812.68 1812.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1970 0.000128 2048 350 2000 143840 11.599 14.3615 645.353 419.489 1090.88 1090.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 380 6.4e-05 512 87 300 138240 27.9522 6.72816 27.963 209.822 272.708 272.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 350 0.001024 4096 107 1540 4440 2.71648 50.0736 104.787 157.623 157.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 560 0.000256 4096 165 2940 41280 20.1603 13.9754 561.795 419.594 1015.63 1015.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1080 6.4e-05 2048 360 980 224000 57.4231 28.4287 602.122 838.686 1526.83 1526.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 950 0.000512 512 210 740 30400 1.62813 0.935552 14.5688 50.0369 67.3047 67.4105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1980 0.000256 512 230 1460 73920 2.34496 1.77296 80.7244 52.5146 137.47 137.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1190 0.001024 2048 390 540 14448 1.36602 13.6609 52.5312 67.6003 67.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1260 0.000512 2048 180 1840 35184 3.47341 111.537 104.876 219.93 219.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 530 3.2e-05 1024 195 2580 208896 136.694 26.4627 700.743 824.851 1689.03 1689.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1970 0.000128 2048 350 2000 143808 11.5732 14.395 603.179 419.521 1048.74 1048.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 380 6.4e-05 512 87 300 129024 28.0216 6.62528 24.3501 206.393 265.627 265.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 350 0.001024 4096 107 1540 4464 2.73613 24.2984 104.957 132.034 132.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 560 0.000256 4096 165 2940 41088 20.0633 13.9498 521.876 418.886 974.879 974.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1080 6.4e-05 2048 360 980 223488 57.2983 28.3361 554.568 837.433 1477.8 1477.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 950 0.000512 512 210 740 30336 1.62653 0.927808 13.3267 50.0855 66.1017 66.2085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1980 0.000256 512 230 1460 73920 2.36685 1.77766 81.7984 52.4614 138.521 138.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1190 0.001024 2048 390 540 14448 1.36643 14.1346 52.4984 68.0444 68.1076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1260 0.000512 2048 180 1840 35168 3.47408 116.296 104.745 224.56 224.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 530 3.2e-05 1024 195 2580 215040 136.114 26.5673 732.928 826.727 1722.62 1722.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1970 0.000128 2048 350 2000 143808 11.5984 14.3673 611.016 419.003 1056.06 1056.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 380 6.4e-05 512 87 300 129024 28.2682 6.6519 25.1626 206.863 267.205 267.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 350 0.001024 4096 107 1540 4424 2.73706 24.7947 104.672 132.248 132.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 560 0.000256 4096 165 2940 40992 20.1403 13.9645 528.18 418.487 980.891 981.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1080 6.4e-05 2048 360 980 223104 57.4916 28.4795 546.112 836.358 1468.61 1468.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 950 0.000512 512 210 740 30464 1.64355 0.93792 13.8945 51.246 67.8493 67.9669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1980 0.000256 512 230 1460 73728 2.34992 1.7719 77.9792 52.3974 134.613 134.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1190 0.001024 2048 390 540 14400 1.36336 14.169 52.4065 67.9796 68.0349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1260 0.000512 2048 180 1840 35200 3.49235 112.932 104.883 221.352 221.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 530 3.2e-05 1024 195 2580 212992 138.194 26.8239 704.686 835.186 1705.18 1705.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1970 0.000128 2048 350 2000 143744 11.5606 14.4589 611.958 419.136 1057.19 1057.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 380 6.4e-05 512 87 300 131072 28.434 6.70406 25.7192 208.974 270.069 270.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 350 0.001024 4096 107 1540 4416 2.73414 24.9927 104.702 132.472 132.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 560 0.000256 4096 165 2940 40960 20.0202 13.9261 534.543 417.944 986.541 986.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1080 6.4e-05 2048 360 980 224256 57.1869 28.3115 556.422 837.992 1480.08 1480.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 950 0.000512 512 210 740 30720 1.63139 0.936352 13.8647 51.2147 67.7712 67.8871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1980 0.000256 512 230 1460 74016 2.36474 1.77859 103.213 52.579 160.052 160.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1190 0.001024 2048 390 540 14400 1.36272 17.561 52.4535 71.42 71.4776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1260 0.000512 2048 180 1840 35136 3.47744 144.696 104.786 253.004 253.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 530 3.2e-05 1024 195 2580 202752 136.152 26.2684 861.574 816.449 1840.73 1840.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1970 0.000128 2048 350 2000 143712 11.5735 14.3892 760.459 419.223 1205.72 1205.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 380 6.4e-05 512 87 300 129024 27.7789 6.57466 31.6633 204.362 270.622 270.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 350 0.001024 4096 107 1540 4392 2.7399 30.7978 104.676 138.257 138.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 560 0.000256 4096 165 2940 41184 20.1457 13.9734 658.87 419.533 1112.62 1112.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1080 6.4e-05 2048 360 980 223488 57.3936 28.4708 677.579 838.26 1601.86 1601.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 950 0.000512 512 210 740 29952 1.63402 0.92976 17.0082 49.9672 69.6729 69.7899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1980 0.000256 512 230 1460 73728 2.34355 1.77066 73.1073 52.4443 129.781 129.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1190 0.001024 2048 390 540 14256 1.35939 12.257 52.2653 65.9243 65.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1260 0.000512 2048 180 1840 34992 3.46829 100.678 104.607 208.798 208.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 530 3.2e-05 1024 195 2580 184320 134.489 25.833 546.66 791.909 1499.16 1499.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1970 0.000128 2048 350 2000 143712 11.5556 14.3977 529.699 419.466 975.194 975.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 380 6.4e-05 512 87 300 110592 28.1066 6.54541 19.1028 198.184 252.178 252.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 350 0.001024 4096 107 1540 4320 2.71782 20.7779 104.688 128.227 128.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 560 0.000256 4096 165 2940 40896 20.0043 13.9456 455.966 418.401 908.42 908.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1080 6.4e-05 2048 360 980 221184 57.3996 28.3674 467.214 835.412 1388.55 1388.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 950 0.000512 512 210 740 28800 1.62758 0.915072 11.673 49.6394 63.9815 64.0966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1980 0.000256 512 230 1460 73600 2.33882 1.77475 101.776 52.3548 158.358 158.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1190 0.001024 2048 390 540 14400 1.36365 16.7445 52.4363 70.5878 70.6458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1260 0.000512 2048 180 1840 35120 3.48272 138.291 104.691 246.509 246.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 530 3.2e-05 1024 195 2580 204800 137.577 27.1176 837.217 824.107 1826.3 1826.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1970 0.000128 2048 350 2000 143840 11.5557 14.3633 732.565 419.223 1177.78 1177.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 380 6.4e-05 512 87 300 133120 27.731 6.6255 31.5236 206.295 272.408 272.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 350 0.001024 4096 107 1540 4400 2.74486 29.3787 104.684 136.853 136.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 560 0.000256 4096 165 2940 40960 19.9836 13.9203 632.427 417.76 1084.2 1084.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1080 6.4e-05 2048 360 980 224000 57.2456 28.4324 651.911 838.077 1575.84 1575.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 950 0.000512 512 210 740 30080 1.61254 0.926144 16.6747 49.8545 69.2018 69.3199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1980 0.000256 512 230 1460 72960 2.34586 1.76333 70.0214 52.2026 126.449 126.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1190 0.001024 2048 390 540 14240 1.35686 11.7522 52.2299 65.3803 65.4374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1260 0.000512 2048 180 1840 35040 3.47565 97.0682 104.708 205.293 205.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 530 3.2e-05 1024 195 2580 204800 137.447 26.4403 587.743 824.324 1576.23 1576.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1970 0.000128 2048 350 2000 143360 11.5299 14.5548 511.231 418.52 955.913 955.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 380 6.4e-05 512 87 300 122880 28.5528 6.62323 20.5339 206.4 262.357 262.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 350 0.001024 4096 107 1540 4320 2.72282 20.0806 104.7 127.546 127.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 560 0.000256 4096 165 2940 40320 19.9697 13.8555 436.737 416.396 887.065 887.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1080 6.4e-05 2048 360 980 222720 57.3197 28.3119 454.984 838.237 1379.02 1379.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 950 0.000512 512 210 740 29440 1.63475 0.923648 11.4738 49.8814 64.0442 64.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1980 0.000256 512 230 1460 73728 2.3489 1.77632 93.94 52.4967 150.675 150.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1190 0.001024 2048 390 540 14400 1.36362 15.7389 52.4759 69.6208 69.6753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1260 0.000512 2048 180 1840 35136 3.4816 129.315 104.778 237.616 237.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 530 3.2e-05 1024 195 2580 196608 139.257 26.5104 754.579 824.141 1744.76 1744.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1970 0.000128 2048 350 2000 143616 11.5292 14.4848 684.588 419.042 1129.72 1129.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 380 6.4e-05 512 87 300 122880 28.5404 6.61798 26.9788 206.226 268.597 268.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 350 0.001024 4096 107 1540 4416 2.72198 27.523 104.861 135.149 135.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 560 0.000256 4096 165 2940 41088 20.0034 13.9325 594.795 418.809 1047.64 1047.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1080 6.4e-05 2048 360 980 222720 57.2557 28.3378 609.398 836.613 1531.76 1531.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 950 0.000512 512 210 740 29952 1.61971 0.9216 15.3225 49.8348 67.832 67.9465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1980 0.000256 512 230 1460 72960 2.35309 1.76851 66.1334 52.3022 122.675 122.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1190 0.001024 2048 390 540 14208 1.35827 11.3315 52.2242 64.9585 65.0135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1260 0.000512 2048 180 1840 34944 3.47126 93.129 104.522 201.167 201.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 530 3.2e-05 1024 195 2580 147456 144.065 25.8235 405.425 791.388 1366.97 1367.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1970 0.000128 2048 350 2000 143232 11.5425 14.4769 489.187 418.792 934.075 934.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 380 6.4e-05 512 87 300 98304 29.2419 6.53955 15.8484 198.232 250.108 250.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 350 0.001024 4096 107 1540 4224 2.71405 18.4337 104.352 125.543 125.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 560 0.000256 4096 165 2940 40704 20.007 13.9182 422.569 417.198 873.798 873.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1080 6.4e-05 2048 360 980 221184 57.1792 28.194 434.181 833.317 1353.04 1353.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 950 0.000512 512 210 740 29184 1.644 0.929792 10.7762 49.8975 63.3724 63.4915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1980 0.000256 512 230 1460 74000 2.37779 1.77795 96.6837 52.5252 153.483 153.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1190 0.001024 2048 390 540 14400 1.36557 16.6521 52.484 70.5456 70.6083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1260 0.000512 2048 180 1840 35100 3.48301 135.993 104.686 244.205 244.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 530 3.2e-05 1024 195 2580 204800 137.57 26.5126 817.384 824.102 1805.85 1806.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1970 0.000128 2048 350 2000 143600 11.6215 14.3768 714.111 418.723 1158.91 1158.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 380 6.4e-05 512 87 300 128000 28.212 6.6336 29.4402 206.213 270.739 270.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 350 0.001024 4096 107 1540 4400 2.72384 28.559 104.79 136.114 136.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 560 0.000256 4096 165 2940 41200 20.158 14.0008 620.324 419.008 1073.6 1073.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1080 6.4e-05 2048 360 980 224000 57.324 28.4192 639.466 837.149 1562.52 1562.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 950 0.000512 512 210 740 29600 1.63453 0.922016 15.5842 49.8447 68.1127 68.2275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1980 0.000256 512 230 1460 73600 2.35082 1.77187 68.9052 52.3628 125.504 125.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1190 0.001024 2048 390 540 14200 1.35782 11.7713 52.2632 65.4324 65.4891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1260 0.000512 2048 180 1840 35000 3.47414 95.8976 104.765 204.18 204.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 530 3.2e-05 1024 195 2580 204800 137.695 26.4991 578.545 824.828 1567.85 1568.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1970 0.000128 2048 350 2000 143600 11.5774 14.518 504.367 419.293 949.827 949.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 380 6.4e-05 512 87 300 128000 28.2355 6.63411 21.2096 206.438 262.748 262.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 350 0.001024 4096 107 1540 4200 2.70362 19.3619 104.326 126.437 126.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 560 0.000256 4096 165 2940 40800 20.0695 13.9353 434.3 417.696 886.101 886.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1080 6.4e-05 2048 360 980 220800 57.4659 28.2504 444.911 833.663 1364.45 1364.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 950 0.000512 512 210 740 28800 1.66339 0.927744 11.0068 49.9236 63.6607 63.7829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1980 0.000256 512 230 1460 73920 2.34541 1.77174 121.513 52.5448 178.291 178.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1190 0.001024 2048 390 540 14336 1.3623 20.9613 52.3782 74.7462 74.8011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1260 0.000512 2048 180 1840 35056 3.47706 174.121 104.678 282.322 282.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 530 3.2e-05 1024 195 2580 200704 134.879 26.2532 1021.99 808.256 1991.65 1991.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1970 0.000128 2048 350 2000 143808 11.5566 14.373 913.633 419.406 1359.04 1359.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 380 6.4e-05 512 87 300 114688 28.5496 6.56384 33.8692 202.313 271.536 271.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 350 0.001024 4096 107 1540 4368 2.71578 36.5717 104.76 144.091 144.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 560 0.000256 4096 165 2940 40768 20.0377 13.9536 784.694 419.122 1237.91 1238.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1080 6.4e-05 2048 360 980 222208 57.3806 28.3464 809.103 837.267 1732.26 1732.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 950 0.000512 512 210 740 29568 1.63658 0.923648 20.8591 49.9555 73.5028 73.6195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1980 0.000256 512 230 1460 72576 2.33027 1.75549 77.5975 51.9822 133.782 133.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1190 0.001024 2048 390 540 14112 1.35389 13.724 52.0536 67.1745 67.2317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1260 0.000512 2048 180 1840 34944 3.47645 112.065 104.61 220.196 220.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 530 3.2e-05 1024 195 2580 172032 132.036 25.3665 571.006 769.397 1498.08 1498.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1970 0.000128 2048 350 2000 143360 11.5165 14.3565 592.219 418.818 1036.99 1037.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 380 6.4e-05 512 87 300 86016 29.319 6.43235 17.0379 192.586 245.612 245.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 350 0.001024 4096 107 1540 4256 2.73408 21.9832 104.688 129.449 129.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 560 0.000256 4096 165 2940 39424 19.9365 13.8235 497.12 414.631 945.615 945.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1080 6.4e-05 2048 360 980 222208 57.331 28.2941 526.918 836.942 1449.65 1449.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 950 0.000512 512 210 740 28672 1.61014 0.901248 13.3013 49.408 65.3491 65.4629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1980 0.000256 512 230 1460 73440 2.35997 1.76912 117.218 52.3807 173.848 173.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1190 0.001024 2048 390 540 14280 1.35965 20.0663 52.2108 73.6802 73.7375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1260 0.000512 2048 180 1840 35040 3.46778 165.976 104.582 274.071 274.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 530 3.2e-05 1024 195 2580 215040 135.254 26.5343 1048.7 824.17 2034.94 2035.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1970 0.000128 2048 350 2000 143520 11.5749 14.3552 871.167 418.783 1315.95 1316.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 380 6.4e-05 512 87 300 122880 28.6264 6.63347 34.8765 206.294 276.674 276.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 350 0.001024 4096 107 1540 4320 2.70835 33.8428 104.469 141.063 141.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 560 0.000256 4096 165 2940 40800 20.0827 13.9488 754.02 417.842 1206 1206.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1080 6.4e-05 2048 360 980 222720 57.3333 28.3566 775.876 834.639 1696.37 1696.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 950 0.000512 512 210 740 29760 1.63149 0.925696 20.3308 49.8485 72.8649 72.9869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1980 0.000256 512 230 1460 72960 2.35536 1.77194 78.9762 52.5153 135.736 135.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1190 0.001024 2048 390 540 14160 1.35798 13.637 52.2691 67.3075 67.3649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1260 0.000512 2048 180 1840 34800 3.46317 112.024 104.362 219.894 219.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 530 3.2e-05 1024 195 2580 184320 142.509 26.4751 609.293 825.092 1603.65 1603.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1970 0.000128 2048 350 2000 143520 11.561 14.4124 591.524 419.508 1037.08 1037.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 380 6.4e-05 512 87 300 122880 28.6044 6.62528 23.6946 206.519 265.684 265.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 350 0.001024 4096 107 1540 4080 2.70208 21.8974 103.926 128.57 128.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 560 0.000256 4096 165 2940 40320 20.0594 13.953 505.776 418.882 958.777 958.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1080 6.4e-05 2048 360 980 222720 57.1596 28.3389 526.338 835.691 1447.69 1447.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 950 0.000512 512 210 740 28800 1.65843 0.929632 12.9924 49.9557 65.6716 65.7877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1980 0.000256 512 230 1460 73728 2.34957 1.76957 114.239 52.4204 170.894 170.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1190 0.001024 2048 390 540 14336 1.36378 19.4174 52.5543 73.38 73.4372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1260 0.000512 2048 180 1840 35072 3.48128 160.592 104.661 268.777 268.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 530 3.2e-05 1024 195 2580 196608 142.048 26.8246 926.381 834.958 1930.48 1930.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1970 0.000128 2048 350 2000 143360 11.5305 14.5296 844.184 418.456 1288.77 1288.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 380 6.4e-05 512 87 300 131072 28.4447 6.70701 36.0231 208.942 280.363 280.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 350 0.001024 4096 107 1540 4352 2.71974 32.7148 104.664 140.143 140.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 560 0.000256 4096 165 2940 40960 20.014 13.9282 735.114 418.206 1187.37 1187.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1080 6.4e-05 2048 360 980 223232 57.114 28.311 755.1 835.148 1675.83 1675.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 950 0.000512 512 210 740 30720 1.62816 0.935808 20.4972 51.2516 74.4455 74.5576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1980 0.000256 512 230 1460 73728 2.35651 1.77274 77.866 52.5205 134.633 134.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1190 0.001024 2048 390 540 14080 1.35373 13.097 52.0516 66.5462 66.6081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1260 0.000512 2048 180 1840 34816 3.46701 108.449 104.344 216.307 216.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 530 3.2e-05 1024 195 2580 131072 146.944 25.9894 417.496 791.386 1382.1 1382.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1970 0.000128 2048 350 2000 142848 11.5488 14.3892 568.199 418.208 1012.42 1012.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 380 6.4e-05 512 87 300 98304 29.2431 6.53312 18.492 198.086 252.597 252.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 350 0.001024 4096 107 1540 4096 2.70406 21.2541 103.998 128.001 128.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 560 0.000256 4096 165 2940 40960 20.0426 13.944 497.738 418.907 950.736 950.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1080 6.4e-05 2048 360 980 221184 57.3693 28.3443 504.725 835.62 1426.22 1426.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 950 0.000512 512 210 740 28672 1.57245 0.882688 12.4478 47.8721 62.902 63.0192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1980 0.000256 512 230 1460 72960 2.35184 1.76672 100.236 52.3019 156.771 156.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1190 0.001024 2048 390 540 14208 1.35709 16.8716 52.2194 70.4916 70.5551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1260 0.000512 2048 180 1840 34944 3.46931 138.945 104.521 246.978 247.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 530 3.2e-05 1024 195 2580 147456 144.003 25.8037 609.321 791.311 1570.72 1570.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1970 0.000128 2048 350 2000 143232 11.532 14.4123 739.801 418.82 1184.65 1184.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 380 6.4e-05 512 87 300 98304 29.2275 6.53427 23.9099 198.052 257.957 258.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 350 0.001024 4096 107 1540 4224 2.71405 27.7584 104.342 134.858 134.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 560 0.000256 4096 165 2940 40704 20.0176 13.9143 642.71 417.308 1094.06 1094.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1080 6.4e-05 2048 360 980 221184 57.1472 28.1539 656.852 832.891 1575.21 1575.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 950 0.000512 512 210 740 29184 1.64554 0.925696 16.563 49.8995 69.1646 69.2797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1980 0.000256 512 230 1460 72192 2.34275 1.75718 69.6556 51.9712 125.846 125.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1190 0.001024 2048 390 540 13824 1.34349 11.8845 51.7583 65.0322 65.0877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1260 0.000512 2048 180 1840 34560 3.44851 97.9257 104.11 205.528 205.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 530 3.2e-05 1024 195 2580 98304 154.106 25.8184 287.152 792.321 1259.68 1259.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1970 0.000128 2048 350 2000 142080 11.5125 14.3376 515.943 417.578 959.448 959.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 380 6.4e-05 512 87 300 98304 29.2544 6.53754 16.971 198.367 251.371 251.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 350 0.001024 4096 107 1540 3840 2.68598 18.6208 103.412 124.761 124.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 560 0.000256 4096 165 2940 39936 19.9049 13.8117 440.477 414.567 888.865 888.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1080 6.4e-05 2048 360 980 215040 57.4103 27.9879 448.884 825.858 1360.31 1360.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 950 0.000512 512 210 740 27648 1.6256 0.889888 10.9653 49.0309 62.6367 62.7537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1980 0.000256 512 230 1460 73600 2.35776 1.77462 105.887 52.3319 162.468 162.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1190 0.001024 2048 390 540 14200 1.35763 17.7971 52.2213 71.4185 71.4745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1260 0.000512 2048 180 1840 35000 3.4831 146.729 104.694 254.953 255.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 530 3.2e-05 1024 195 2580 204800 137.704 26.502 885.948 824.284 1874.72 1874.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1970 0.000128 2048 350 2000 143600 11.5958 14.3833 768.237 419.094 1213.39 1213.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 380 6.4e-05 512 87 300 128000 28.268 6.62886 32.202 206.295 273.636 273.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 350 0.001024 4096 107 1540 4200 2.71094 29.5176 104.258 136.527 136.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 560 0.000256 4096 165 2940 40800 20.0714 13.9342 659.928 417.562 1111.6 1111.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1080 6.4e-05 2048 360 980 220800 57.4822 28.2716 676.924 833.278 1596.12 1596.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 950 0.000512 512 210 740 28800 1.65459 0.925696 16.8242 49.909 69.4447 69.5607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1980 0.000256 512 230 1460 72000 2.33651 1.75507 75.8898 51.9759 132.073 132.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1190 0.001024 2048 390 540 14000 1.35782 12.1056 52.271 65.7766 65.8325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1260 0.000512 2048 180 1840 34800 3.47917 104.993 104.792 213.309 213.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 530 3.2e-05 1024 195 2580 204800 137.519 26.4684 640.3 825.313 1629.87 1630.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1970 0.000128 2048 350 2000 142400 11.5241 14.5375 544.367 417.797 988.299 988.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 380 6.4e-05 512 87 300 102400 30.5475 6.63133 18.44 206.628 262.485 262.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 350 0.001024 4096 107 1540 4000 2.7016 20.4122 104.361 127.519 127.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 560 0.000256 4096 165 2940 40000 19.915 13.8239 458.439 414.59 906.871 906.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1080 6.4e-05 2048 360 980 217600 56.9772 27.9512 473.9 825.824 1384.81 1384.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 950 0.000512 512 210 740 28800 1.69824 0.9336 12.2257 50.0619 65.046 65.1612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1980 0.000256 512 230 1464 73984 2.34544 1.77562 76.5376 52.5373 133.311 133.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1190 0.001024 2048 390 528 14560 1.36602 23.124 52.4452 76.9779 77.0335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1260 0.000512 2048 180 1824 35264 3.47936 104.171 104.865 212.559 212.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 530 3.2e-05 1024 195 2592 221184 136.392 26.8145 700.192 835.003 1698.68 1698.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1970 0.000128 2048 350 2016 143808 11.5425 14.379 569.824 418.978 1014.8 1014.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 380 6.4e-05 512 87 312 135168 28.016 6.7072 24.7737 208.925 268.658 268.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 350 0.001024 4096 107 1560 4288 2.72224 42.2407 104.869 149.875 149.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 560 0.000256 4096 165 2952 41344 20.0703 13.9532 507.207 419.086 960.422 960.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1080 6.4e-05 2048 360 984 222720 57.6108 28.2945 974.112 837.786 1897.97 1898.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 950 0.000512 512 210 744 30464 1.63331 0.935904 12.8378 51.1914 66.7271 66.8344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1980 0.000256 512 230 1464 73920 2.36374 1.77763 80.6357 52.5479 137.44 137.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1190 0.001024 2048 390 528 14560 1.36426 23.754 52.4698 77.6303 77.6889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1260 0.000512 2048 180 1824 35240 3.48176 111.738 104.833 220.096 220.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 530 3.2e-05 1024 195 2592 225280 136.033 26.946 756.361 838.08 1757.7 1757.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1970 0.000128 2048 350 2016 143760 11.6064 14.3838 604.972 419.056 1050.09 1050.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 380 6.4e-05 512 87 312 138240 27.9611 6.7313 26.8389 209.643 271.419 271.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 350 0.001024 4096 107 1560 4280 2.72426 42.7574 104.889 150.412 150.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 560 0.000256 4096 165 2952 41280 20.1414 13.9692 524.272 419.176 977.66 977.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1080 6.4e-05 2048 360 984 222720 57.6196 28.3811 556.925 837.902 1480.99 1481.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 950 0.000512 512 210 744 30400 1.6249 0.931424 13.4284 50.0144 66.1345 66.2467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1980 0.000256 512 230 1464 73728 2.34845 1.77213 79.5547 52.4714 136.259 136.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1190 0.001024 2048 390 528 14544 1.36371 13.4733 52.4475 67.3297 67.3853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1260 0.000512 2048 180 1824 35232 3.4801 111.95 104.835 220.308 220.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 530 3.2e-05 1024 195 2592 208896 136.627 26.7406 693.213 824.188 1681.05 1681.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1970 0.000128 2048 350 2016 143808 11.5753 14.3947 595.467 419.17 1040.68 1040.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 380 6.4e-05 512 87 312 129024 28.0108 6.63053 24.9225 206.215 266.026 266.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 350 0.001024 4096 107 1560 4272 2.74291 23.5359 104.885 131.209 131.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 560 0.000256 4096 165 2952 41088 20.0422 13.951 514.736 418.547 967.377 967.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1080 6.4e-05 2048 360 984 221952 57.4845 28.3209 526.304 836.572 1448.84 1448.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 950 0.000512 512 210 744 30336 1.64368 0.936 13.6146 50.066 66.3892 66.5085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1980 0.000256 512 230 1464 73728 2.34541 1.77747 53.1877 52.5331 109.959 110.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1190 0.001024 2048 390 528 14496 1.36944 24.5699 52.4743 78.4544 78.5101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1260 0.000512 2048 180 1824 35136 3.47232 71.1864 104.755 179.459 179.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 530 3.2e-05 1024 195 2592 196608 139.312 26.4397 421.022 824.648 1411.7 1411.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1970 0.000128 2048 350 2016 143616 11.5358 14.3407 384.126 419.307 829.384 829.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 380 6.4e-05 512 87 312 122880 28.5641 6.61872 15.75 206.35 257.521 257.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 350 0.001024 4096 107 1560 4224 2.7271 43.9631 104.944 151.678 151.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 560 0.000256 4096 165 2952 41088 20.0205 13.934 332.542 419.009 785.607 785.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1080 6.4e-05 2048 360 984 221184 57.6454 28.5082 368.06 837.193 1291.56 1291.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 950 0.000512 512 210 744 29952 1.61974 0.919712 8.79578 49.8603 61.3289 61.4395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1980 0.000256 512 230 1464 73696 2.36944 1.77152 90.8447 52.5172 147.62 147.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1190 0.001024 2048 390 528 14560 1.36758 15.6058 52.5517 69.57 69.6266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1260 0.000512 2048 180 1824 35224 3.48432 128.151 104.991 236.671 236.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 530 3.2e-05 1024 195 2592 215040 135.907 26.5605 820.249 827.616 1810.62 1810.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1970 0.000128 2048 350 2016 143696 11.5862 14.3782 686.184 423.234 1135.46 1135.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 380 6.4e-05 512 87 312 129024 40.109 6.64976 29.0482 207.08 283.121 283.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 350 0.001024 4096 107 1560 4256 2.74192 27.2056 104.929 134.92 134.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 560 0.000256 4096 165 2952 41216 20.0841 13.9715 597.162 418.933 1050.25 1050.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1080 6.4e-05 2048 360 984 222208 57.558 28.3423 610.033 841.963 1538.06 1538.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 950 0.000512 512 210 744 30464 1.63978 0.936448 16.0548 51.2685 70.0308 70.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1980 0.000256 512 230 1464 73472 2.35382 1.77194 60.0031 52.5565 116.799 116.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1190 0.001024 2048 390 528 14448 1.36192 9.97376 52.4084 63.7871 63.8438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1260 0.000512 2048 180 1824 35168 3.47994 81.4969 104.916 189.936 189.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 530 3.2e-05 1024 195 2592 200704 134.978 26.7925 487.049 808.439 1457.53 1457.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1970 0.000128 2048 350 2016 143584 11.5531 14.4056 435.413 419.598 881.046 881.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 380 6.4e-05 512 87 312 114688 28.567 6.56893 16.8051 202.306 254.485 254.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 350 0.001024 4096 107 1560 4144 2.71974 53.4118 104.635 160.812 160.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 560 0.000256 4096 165 2952 41216 20.0242 13.953 377.732 419.298 831.111 831.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1080 6.4e-05 2048 360 984 222208 57.4455 28.3121 428.748 837.448 1352.12 1352.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 950 0.000512 512 210 744 29568 1.64016 0.923648 9.89133 49.9759 62.5578 62.6634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1980 0.000256 512 230 1464 73728 2.34781 1.77165 86.6023 52.3893 143.224 143.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1190 0.001024 2048 390 528 14528 1.36675 15.1572 52.4349 69.0032 69.0606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1260 0.000512 2048 180 1824 35200 3.47341 121.784 104.768 230.072 230.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 530 3.2e-05 1024 195 2592 212992 137.971 26.8232 755.195 835.038 1755.31 1755.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1970 0.000128 2048 350 2016 143744 11.5446 14.3703 659.262 419.138 1104.39 1104.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 380 6.4e-05 512 87 312 131072 28.4228 6.70726 28.4752 208.942 272.784 272.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 350 0.001024 4096 107 1560 4224 2.73408 26.193 104.696 133.664 133.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 560 0.000256 4096 165 2952 40960 20.0125 13.9248 572.582 417.87 1024.49 1024.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1080 6.4e-05 2048 360 984 222208 57.4598 28.3075 591.965 837.897 1515.8 1515.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 950 0.000512 512 210 744 30208 1.63872 0.935936 15.105 51.2118 69.0235 69.1366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1980 0.000256 512 230 1464 73728 2.35574 1.7719 55.0524 52.435 111.735 111.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1190 0.001024 2048 390 528 14464 1.3663 10.2236 52.4397 64.0764 64.1311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1260 0.000512 2048 180 1824 35072 3.47046 79.5387 104.605 187.659 187.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 530 3.2e-05 1024 195 2592 196608 142.1 26.8226 455.942 835.163 1460.31 1460.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1970 0.000128 2048 350 2016 143360 11.5374 14.3341 432.433 418.643 877.024 877.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 380 6.4e-05 512 87 312 131072 28.4438 6.70925 19.4551 208.993 263.842 264.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 350 0.001024 4096 107 1560 4096 2.7121 16.9684 104.371 124.095 124.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 560 0.000256 4096 165 2952 40960 20.026 13.9273 380.181 418.227 832.469 832.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1080 6.4e-05 2048 360 984 221184 57.37 28.2638 396.539 835.534 1317.87 1318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 950 0.000512 512 210 744 29696 1.656 0.937472 9.84086 51.2494 63.8146 63.9345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1980 0.000256 512 230 1464 73728 2.36394 1.78381 98.8483 52.5954 155.703 155.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1190 0.001024 2048 390 528 14544 1.36915 16.5604 52.5508 70.5239 70.5788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1260 0.000512 2048 180 1824 35208 3.48077 136.531 104.917 244.972 245.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 530 3.2e-05 1024 195 2592 202752 136.217 26.2773 826.063 816.805 1805.64 1805.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1970 0.000128 2048 350 2016 143712 11.5732 14.3813 731.476 419.408 1176.91 1176.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 380 6.4e-05 512 87 312 129024 27.7896 6.57613 30.8244 204.338 269.766 269.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 350 0.001024 4096 107 1560 4248 2.75411 28.658 104.978 136.434 136.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 560 0.000256 4096 165 2952 41184 20.1381 13.9684 633.131 419.623 1086.96 1087.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1080 6.4e-05 2048 360 984 222336 57.5965 28.3894 647.74 838.429 1572.31 1572.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 950 0.000512 512 210 744 29952 1.63165 0.925312 16.379 49.9705 69.0364 69.1474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1980 0.000256 512 230 1464 73152 2.34947 1.77309 70.6581 52.4425 127.335 127.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1190 0.001024 2048 390 528 14400 1.35789 11.6178 52.353 65.3734 65.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1260 0.000512 2048 180 1824 35136 3.47978 96.0967 104.907 204.526 204.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 530 3.2e-05 1024 195 2592 184320 134.489 25.8337 527.132 791.912 1479.64 1479.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1970 0.000128 2048 350 2016 143712 11.5649 14.3569 513.069 419.469 958.534 958.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 380 6.4e-05 512 87 312 110592 28.1105 6.54176 18.8691 198.183 251.946 252.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 350 0.001024 4096 107 1560 4176 2.72314 19.5462 104.96 127.272 127.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 560 0.000256 4096 165 2952 40896 20.0145 13.9396 441.15 418.379 893.585 893.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1080 6.4e-05 2048 360 984 221184 57.4004 28.3026 451.787 835.429 1373.08 1373.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 950 0.000512 512 210 744 28800 1.63155 0.91472 11.1391 49.6354 63.4492 63.5638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1980 0.000256 512 230 1464 73600 2.33638 1.76947 94.9565 52.3555 151.532 151.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1190 0.001024 2048 390 528 14480 1.36192 15.5375 52.3499 69.2926 69.3473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1260 0.000512 2048 180 1824 35200 3.48125 129.136 104.818 237.477 237.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 530 3.2e-05 1024 195 2592 204800 137.561 26.4621 790.951 824.114 1779.36 1779.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1970 0.000128 2048 350 2016 143680 11.5607 14.3517 693.439 419.191 1138.62 1138.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 380 6.4e-05 512 87 312 133120 27.7148 6.62512 30.0881 206.218 270.893 271.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 350 0.001024 4096 107 1560 4240 2.73494 26.742 104.874 134.392 134.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 560 0.000256 4096 165 2952 40960 19.9786 13.9284 598.176 417.71 1049.9 1049.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1080 6.4e-05 2048 360 984 222720 57.4218 28.4517 614.083 837.951 1538.07 1538.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 950 0.000512 512 210 744 30080 1.61802 0.922368 15.5427 49.8227 68.0349 68.1469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1980 0.000256 512 230 1464 72960 2.33901 1.76342 67.1996 52.2386 123.654 123.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1190 0.001024 2048 390 528 14400 1.36067 11.3254 52.4002 65.1293 65.1858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1260 0.000512 2048 180 1824 35040 3.46698 93.2072 104.689 201.406 201.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 530 3.2e-05 1024 195 2592 204800 137.418 26.4376 569.554 824.893 1558.58 1558.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1970 0.000128 2048 350 2016 143360 11.5275 14.3814 495.994 418.82 940.795 940.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 380 6.4e-05 512 87 312 122880 28.5342 6.62163 20.3698 206.444 262.206 262.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 350 0.001024 4096 107 1560 4160 2.72006 18.606 104.96 126.328 126.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 560 0.000256 4096 165 2952 40320 19.9458 13.8644 421.736 416.688 872.336 872.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1080 6.4e-05 2048 360 984 222720 57.314 28.3938 440.667 838.812 1365.34 1365.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 950 0.000512 512 210 744 29440 1.63648 0.9256 11.0728 49.9004 63.6628 63.7734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1980 0.000256 512 230 1464 73728 2.34618 1.77626 117.217 52.539 173.989 174.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1190 0.001024 2048 390 528 14496 1.36486 20.0192 52.4806 73.908 73.9634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1260 0.000512 2048 180 1824 35136 3.47024 167.448 104.776 275.738 275.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 530 3.2e-05 1024 195 2592 196608 139.154 26.4279 974.533 824.827 1965.22 1965.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1970 0.000128 2048 350 2016 143616 11.5343 14.4773 889.239 419.656 1334.98 1335.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 380 6.4e-05 512 87 312 122880 28.555 6.61942 36.0014 206.409 277.827 278.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 350 0.001024 4096 107 1560 4224 2.71987 34.8177 104.961 142.541 142.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 560 0.000256 4096 165 2952 41088 20.0028 13.9345 767.058 419.098 1220.19 1220.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1080 6.4e-05 2048 360 984 221184 57.5746 28.3031 784.449 837.325 1707.81 1707.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 950 0.000512 512 210 744 29952 1.61898 0.919552 20.474 49.8569 72.9982 73.1118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1980 0.000256 512 230 1464 72960 2.35091 1.7689 75.4533 52.309 131.994 132.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1190 0.001024 2048 390 528 14400 1.36406 12.904 52.4496 66.7587 66.8144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1260 0.000512 2048 180 1824 34944 3.46317 105.418 104.453 213.377 213.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 530 3.2e-05 1024 195 2592 147456 143.933 25.8103 467.883 791.436 1429.34 1429.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1970 0.000128 2048 350 2016 143232 11.544 14.3357 563.042 418.794 1007.79 1007.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 380 6.4e-05 512 87 312 98304 29.2213 6.53926 18.9883 198.075 253.067 253.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 350 0.001024 4096 107 1560 4032 2.72074 20.8209 104.374 127.959 128.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 560 0.000256 4096 165 2952 40704 20.0049 13.9193 487.627 417.268 938.92 939.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1080 6.4e-05 2048 360 984 218112 57.7293 28.2881 492.838 833.034 1412.05 1412.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 950 0.000512 512 210 744 29184 1.64512 0.928992 13.134 49.9028 65.7403 65.8538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1980 0.000256 512 230 1464 73600 2.37789 1.7841 117.325 52.5757 174.18 174.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1190 0.001024 2048 390 528 14500 1.36397 19.6995 52.4962 73.6008 73.6569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1260 0.000512 2048 180 1824 35200 3.4832 164.356 104.959 272.843 272.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 530 3.2e-05 1024 195 2592 204800 137.596 26.5162 999.642 824.902 1988.94 1989.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1970 0.000128 2048 350 2016 143600 11.6091 14.3847 872.157 419.094 1317.32 1317.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 380 6.4e-05 512 87 312 128000 28.1958 6.63862 36.9456 206.399 278.417 278.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 350 0.001024 4096 107 1560 4200 2.71766 33.7456 104.852 141.36 141.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 560 0.000256 4096 165 2952 41200 20.1614 13.9783 758.166 419.381 1211.79 1211.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1080 6.4e-05 2048 360 984 222400 57.6308 28.4119 773.391 838.852 1698.44 1698.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 950 0.000512 512 210 744 29600 1.492 0.929632 20.0031 49.8597 72.4147 72.5298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1980 0.000256 512 230 1464 72800 2.36544 1.7728 78.6484 52.3348 135.234 135.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1190 0.001024 2048 390 528 14400 1.36397 13.611 52.4695 67.4878 67.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1260 0.000512 2048 180 1824 35000 3.46058 111.179 104.622 219.304 219.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 530 3.2e-05 1024 195 2592 204800 137.708 26.5051 676.752 824.39 1665.63 1665.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1970 0.000128 2048 350 2016 143600 11.5852 14.3667 592.905 419.069 1038 1038.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 380 6.4e-05 512 87 312 128000 28.2314 6.63366 25.2432 206.323 266.671 266.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 350 0.001024 4096 107 1560 4000 2.72272 21.5859 104.241 128.593 128.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 560 0.000256 4096 165 2952 40800 20.0724 13.9416 510.702 417.475 962.294 962.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1080 6.4e-05 2048 360 984 220800 57.4599 28.3449 522.716 833.19 1441.87 1442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 950 0.000512 512 210 744 28800 1.65853 0.929184 12.8169 49.9085 65.4437 65.5602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1980 0.000256 512 230 1464 73472 2.35274 1.77258 112 52.5073 168.745 168.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1190 0.001024 2048 390 528 14448 1.36192 19.2307 52.3451 72.98 73.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1260 0.000512 2048 180 1824 35168 3.48374 160.422 104.82 268.769 268.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 530 3.2e-05 1024 195 2592 200704 134.862 27.1362 955.006 807.674 1924.96 1925.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1970 0.000128 2048 350 2016 143584 11.561 14.3634 855.97 419.112 1301.08 1301.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 380 6.4e-05 512 87 312 114688 28.5412 6.56384 32.3853 202.113 269.839 270.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 350 0.001024 4096 107 1560 4144 2.71462 32.1004 104.532 139.39 139.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 560 0.000256 4096 165 2952 41216 20.0254 13.9801 745.57 418.903 1198.59 1198.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1080 6.4e-05 2048 360 984 222208 57.4097 28.338 759.937 836.681 1682.53 1682.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 950 0.000512 512 210 744 29568 1.63578 0.925696 19.5979 49.9311 72.2206 72.3374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1980 0.000256 512 230 1464 72576 2.33629 1.756 74.4221 51.9822 130.61 130.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1190 0.001024 2048 390 528 14336 1.36333 12.7432 52.3571 66.5057 66.5623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1260 0.000512 2048 180 1824 34944 3.46397 105.983 104.518 214.01 214.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 530 3.2e-05 1024 195 2592 172032 132.072 25.3626 544.227 769.377 1471.31 1471.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1970 0.000128 2048 350 2016 143360 11.5241 14.3338 566.928 418.809 1011.67 1011.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 380 6.4e-05 512 87 312 86016 29.3265 6.43622 16.7165 192.582 245.295 245.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 350 0.001024 4096 107 1560 4032 2.73005 21.3446 104.528 128.647 128.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 560 0.000256 4096 165 2952 40320 19.8752 13.8281 481.98 414.618 930.399 930.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1080 6.4e-05 2048 360 984 222208 57.3317 28.3635 502.717 837.594 1426.17 1426.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 950 0.000512 512 210 744 28672 1.61171 0.901312 12.4264 49.443 64.5116 64.6287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1980 0.000256 512 230 1464 73440 2.36493 1.77357 105.792 52.4272 162.481 162.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1190 0.001024 2048 390 528 14400 1.35987 18.6726 52.2834 72.3614 72.4251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1260 0.000512 2048 180 1824 35160 3.47952 155.841 104.907 264.274 264.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 530 3.2e-05 1024 195 2592 215040 135.288 26.4941 1001.84 824.861 1988.78 1989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1970 0.000128 2048 350 2016 143520 11.5712 14.3749 831.057 419.206 1276.29 1276.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 380 6.4e-05 512 87 312 122880 28.6261 6.63552 33.7746 206.408 275.686 275.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 350 0.001024 4096 107 1560 4200 2.71958 32.0799 104.971 139.816 139.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 560 0.000256 4096 165 2952 40800 20.0795 13.9571 713.004 418.192 1165.34 1165.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1080 6.4e-05 2048 360 984 220800 57.6403 28.3382 732.169 836.12 1654.43 1654.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 950 0.000512 512 210 744 29760 1.6336 0.92736 18.8928 49.8774 71.4635 71.5791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1980 0.000256 512 230 1464 72960 2.36294 1.77194 73.8016 52.5101 130.563 130.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1190 0.001024 2048 390 528 14160 1.35536 12.2941 51.9784 65.6705 65.7248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1260 0.000512 2048 180 1824 35040 3.48362 101.38 104.921 209.829 209.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 530 3.2e-05 1024 195 2592 184320 142.481 26.4745 555.484 825.11 1549.84 1550.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1970 0.000128 2048 350 2016 143520 11.5574 14.3564 536.855 419.519 982.366 982.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 380 6.4e-05 512 87 312 122880 28.5861 6.63142 22.1605 206.521 264.14 264.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 350 0.001024 4096 107 1560 4080 2.72099 20.8502 104.972 128.586 128.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 560 0.000256 4096 165 2952 40320 20.0479 13.9551 455.058 418.886 908.05 908.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1080 6.4e-05 2048 360 984 218880 57.8643 28.327 468.662 835.693 1390.71 1390.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 950 0.000512 512 210 744 28800 1.6609 0.929408 11.9039 49.9548 64.5753 64.6905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1980 0.000256 512 230 1464 73728 2.35498 1.77152 103.8 52.4183 160.466 160.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1190 0.001024 2048 390 528 14464 1.36435 18.0347 52.4214 71.8663 71.9219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1260 0.000512 2048 180 1824 35072 3.46726 149.191 104.586 257.287 257.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 530 3.2e-05 1024 195 2592 196608 142.023 27.0092 876.025 835.138 1880.48 1880.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1970 0.000128 2048 350 2016 143360 11.538 14.3483 793.959 418.453 1238.37 1238.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 380 6.4e-05 512 87 312 131072 28.4331 6.71085 34.5671 208.939 278.894 279.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 350 0.001024 4096 107 1560 4096 2.71523 30.2248 104.331 137.315 137.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 560 0.000256 4096 165 2952 40960 20.0348 13.9284 684.212 418.257 1136.54 1136.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1080 6.4e-05 2048 360 984 221184 57.3702 28.3894 701.755 835.197 1622.88 1623.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 950 0.000512 512 210 744 29696 1.65629 0.937984 18.0843 51.2438 72.0546 72.1715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1980 0.000256 512 230 1464 73728 2.35885 1.77427 72.9296 52.5562 129.734 129.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1190 0.001024 2048 390 528 14336 1.36659 12.1503 52.4785 66.0433 66.1012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1260 0.000512 2048 180 1824 34816 3.44902 99.445 104.34 207.28 207.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 530 3.2e-05 1024 195 2592 131072 146.973 25.8047 391.243 791.966 1356.26 1356.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1970 0.000128 2048 350 2016 142848 11.5261 14.351 534.334 418.569 978.857 978.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 380 6.4e-05 512 87 312 98304 29.2481 6.53558 18.0921 198.24 252.362 252.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 350 0.001024 4096 107 1560 3840 2.69837 19.0038 103.753 125.501 125.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 560 0.000256 4096 165 2952 40960 20.0523 13.9436 463.427 419.299 916.826 916.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1080 6.4e-05 2048 360 984 221184 57.3965 28.325 473.845 836.314 1396.05 1396.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 950 0.000512 512 210 744 26624 1.62595 0.882464 10.9477 47.8892 61.475 61.5908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1980 0.000256 512 230 1450 73984 2.35309 1.77379 84.7736 52.5819 141.599 141.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1190 0.001024 2048 390 525 14592 1.36365 26.8567 52.498 80.7609 80.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1260 0.000512 2048 180 1825 35264 3.48877 120.068 104.957 228.56 228.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 530 3.2e-05 1024 195 2575 221184 136.234 26.9414 792.047 835.734 1791.24 1791.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1970 0.000128 2048 350 2000 143808 11.5383 14.7429 642.052 419.342 1087.75 1087.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 380 6.4e-05 512 87 300 131072 28.404 6.70755 27.0121 209.102 271.464 271.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 350 0.001024 4096 107 1550 4384 2.72611 48.6924 104.95 156.413 156.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 560 0.000256 4096 165 2950 41472 20.0458 13.9428 575.682 419.443 1029.22 1029.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1080 6.4e-05 2048 360 975 225792 57.1621 28.3505 1093.49 838.47 2017.64 2017.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 950 0.000512 512 210 750 30464 1.63197 0.935936 14.7549 51.2077 68.6606 68.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1980 0.000256 512 230 1450 74080 2.36899 1.77821 77.2188 52.5963 134.073 134.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1190 0.001024 2048 390 525 14600 1.36816 22.7539 52.5455 76.7113 76.7657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1260 0.000512 2048 180 1825 35240 3.49798 108.58 104.92 217.042 217.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 530 3.2e-05 1024 195 2575 225280 136.063 26.9437 725.284 838.568 1727.14 1727.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1970 0.000128 2048 350 2000 143840 11.611 14.3622 578.979 419.49 1024.52 1024.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 380 6.4e-05 512 87 300 128000 28.8842 6.72896 23.3919 209.815 269.054 269.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 350 0.001024 4096 107 1550 4360 2.72269 41.345 104.876 148.988 149.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 560 0.000256 4096 165 2950 41440 20.1549 13.9694 506.397 419.527 960.155 960.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1080 6.4e-05 2048 360 975 225920 57.2637 28.4266 538.268 838.651 1462.77 1462.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 950 0.000512 512 210 750 30080 1.63488 0.934656 12.8411 50.0384 65.585 65.6937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1980 0.000256 512 230 1450 73600 2.33402 1.76774 50.5058 52.8688 107.592 107.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1190 0.001024 2048 390 525 14560 1.61997 22.7267 53.0128 77.4051 77.4615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1260 0.000512 2048 180 1825 35200 3.49184 69.7467 105.853 179.134 179.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 530 3.2e-05 1024 195 2575 204800 137.654 26.4638 427.015 832.192 1423.59 1423.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1970 0.000128 2048 350 2000 143840 11.574 14.4173 374.674 423.258 823.998 824.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 380 6.4e-05 512 87 300 122880 28.5984 6.62394 15.0201 208.228 258.703 258.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 350 0.001024 4096 107 1550 4320 2.72451 41.133 105.804 149.706 149.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 560 0.000256 4096 165 2950 40960 19.9749 13.9282 336.833 421.724 792.564 792.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1080 6.4e-05 2048 360 975 225280 57.4137 28.3829 954.201 846.26 1886.42 1886.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 950 0.000512 512 210 750 29440 1.63171 0.925856 8.37786 50.0744 61.1368 61.2454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1980 0.000256 512 230 1450 73920 2.3463 1.77942 82.2578 52.5064 139.006 139.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1190 0.001024 2048 390 525 14592 1.36995 13.7584 52.5404 67.7104 67.7649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1260 0.000512 2048 180 1825 35232 3.48365 114.657 104.911 223.094 223.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 530 3.2e-05 1024 195 2575 208896 136.609 26.4681 716.17 824.764 1704.29 1704.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1970 0.000128 2048 350 2000 143808 11.569 14.3945 614.42 419.472 1059.93 1060.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 380 6.4e-05 512 87 300 122880 28.5836 6.62493 24.1641 206.361 265.982 266.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 350 0.001024 4096 107 1550 4368 2.74458 24.4797 104.951 132.217 132.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 560 0.000256 4096 165 2950 41280 20.0272 13.9491 537.714 418.834 990.634 990.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1080 6.4e-05 2048 360 975 225024 57.1042 28.315 548.422 837.154 1471.15 1471.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 950 0.000512 512 210 750 30336 1.62963 0.927552 14.0448 50.0761 66.8076 66.9252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1980 0.000256 512 230 1450 73728 2.34755 1.7729 54.6075 52.5462 111.387 111.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1190 0.001024 2048 390 525 14496 1.36416 24.6921 52.417 78.5171 78.5761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1260 0.000512 2048 180 1825 35136 3.47376 73.4184 104.793 181.73 181.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 530 3.2e-05 1024 195 2575 196608 139.301 26.4318 435.194 824.915 1426.12 1426.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1970 0.000128 2048 350 2000 143616 11.5371 14.3913 397.133 419.463 842.599 842.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 380 6.4e-05 512 87 300 122880 28.5523 6.61482 16.0067 206.448 257.861 258.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 350 0.001024 4096 107 1550 4320 2.72627 45.3993 104.96 153.131 153.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 560 0.000256 4096 165 2950 41088 20.0051 13.9322 345.471 419.139 798.65 798.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1080 6.4e-05 2048 360 975 224256 57.0847 28.2747 380.694 837.378 1303.6 1303.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 950 0.000512 512 210 750 29952 1.59875 0.927136 9.00496 49.8602 61.5196 61.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1980 0.000256 512 230 1450 73920 2.36029 1.77702 86.7885 52.5134 143.555 143.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1190 0.001024 2048 390 525 14560 1.36134 15.0524 52.4706 68.9302 68.9869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1260 0.000512 2048 180 1825 35224 3.48781 123.1 104.911 231.543 231.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 530 3.2e-05 1024 195 2575 215040 135.908 26.5653 784.954 827.502 1775.21 1775.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1970 0.000128 2048 350 2000 143808 11.5874 14.3829 655.877 419.383 1101.3 1101.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 380 6.4e-05 512 87 300 121856 28.8606 6.64838 26.1199 207.05 268.92 269.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 350 0.001024 4096 107 1550 4312 2.73248 26.4384 104.696 133.911 133.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 560 0.000256 4096 165 2950 41216 20.1034 13.9704 576.484 418.931 1029.6 1029.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1080 6.4e-05 2048 360 975 224896 57.2571 28.3549 593.593 837.911 1517.28 1517.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 950 0.000512 512 210 750 30464 1.64403 0.937376 15.4616 51.2649 69.4391 69.5577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1980 0.000256 512 230 1450 73920 2.35331 1.77258 57.4753 52.4954 114.218 114.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1190 0.001024 2048 390 525 14448 1.35987 9.57677 52.2708 63.2515 63.3112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1260 0.000512 2048 180 1825 35168 3.49149 78.448 104.804 186.79 186.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 530 3.2e-05 1024 195 2575 200704 134.958 26.2513 466.675 807.508 1435.67 1435.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1970 0.000128 2048 350 2000 143808 11.5614 14.3647 417.313 419.116 862.439 862.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 380 6.4e-05 512 87 300 114688 28.5607 6.5713 15.9683 202.172 253.515 253.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 350 0.001024 4096 107 1550 4256 2.71459 16.622 104.585 123.967 124.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 560 0.000256 4096 165 2950 41216 20.0605 13.9503 364.8 418.737 817.651 817.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1080 6.4e-05 2048 360 975 224000 57.2249 28.3359 410.499 836.513 1332.74 1332.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 950 0.000512 512 210 750 29568 1.63702 0.924704 9.5575 49.9188 62.1709 62.2858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1980 0.000256 512 230 1450 73728 2.34989 1.77101 85.8201 52.3956 142.452 142.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1190 0.001024 2048 390 525 14528 1.36157 15.6015 52.375 69.3817 69.4374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1260 0.000512 2048 180 1825 35200 3.47494 127.309 104.799 235.628 235.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 530 3.2e-05 1024 195 2575 212992 138.019 26.8206 791.105 835.193 1791.42 1791.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1970 0.000128 2048 350 2000 143744 11.5586 14.4445 682.3 419.136 1127.51 1127.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 380 6.4e-05 512 87 300 131072 28.4271 6.70762 29.0244 208.98 273.377 273.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 350 0.001024 4096 107 1550 4352 2.74022 27.4628 104.887 135.132 135.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 560 0.000256 4096 165 2950 41216 19.9621 13.9246 595.767 417.95 1047.71 1047.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1080 6.4e-05 2048 360 975 225280 57.0362 28.3345 614.498 837.986 1538.02 1538.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 950 0.000512 512 210 750 30208 1.64083 0.93584 15.4556 51.2053 69.3679 69.4828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1980 0.000256 512 230 1450 73728 2.35606 1.77152 56.9501 52.4796 113.67 113.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1190 0.001024 2048 390 525 14464 1.36576 10.3629 52.4132 64.1851 64.2407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1260 0.000512 2048 180 1825 35072 3.47094 82.6774 104.698 190.889 190.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 530 3.2e-05 1024 195 2575 196608 142.088 26.8493 471.643 835.855 1476.72 1476.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1970 0.000128 2048 350 2000 143360 11.5242 14.3935 446.693 418.982 891.669 891.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 380 6.4e-05 512 87 300 131072 28.443 6.71091 19.7956 209.397 264.59 264.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 350 0.001024 4096 107 1550 4224 2.71971 18.2601 104.616 125.64 125.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 560 0.000256 4096 165 2950 40960 20.0143 13.9359 393.896 418.654 846.609 846.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1080 6.4e-05 2048 360 975 223232 57.1022 28.2995 408.207 835.989 1329.76 1329.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 950 0.000512 512 210 750 29696 1.65853 0.93712 10.2224 51.2717 64.216 64.3315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1980 0.000256 512 230 1450 74016 2.36803 1.78586 100.142 52.5916 157.001 157.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1190 0.001024 2048 390 525 14544 1.36598 16.3922 52.4701 70.2719 70.3309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1260 0.000512 2048 180 1825 35208 3.49558 136.399 104.913 244.852 244.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 530 3.2e-05 1024 195 2575 202752 136.272 26.2717 823.947 816.544 1803.32 1803.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1970 0.000128 2048 350 2000 143712 11.5734 14.3449 725.332 419.329 1170.65 1170.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 380 6.4e-05 512 87 300 119808 28.534 6.58314 28.3013 204.318 267.974 268.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 350 0.001024 4096 107 1550 4320 2.74842 28.8073 104.825 136.429 136.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 560 0.000256 4096 165 2950 41472 20.1111 13.9731 635.996 419.585 1089.77 1089.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1080 6.4e-05 2048 360 975 225792 57.1623 28.3485 650.486 838.516 1574.68 1574.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 950 0.000512 512 210 750 29952 1.63142 0.927264 16.5148 49.9683 69.1703 69.2897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1980 0.000256 512 230 1450 73728 2.34493 1.7712 70.728 52.3983 127.363 127.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1190 0.001024 2048 390 525 14400 1.36806 11.7125 52.2362 65.3596 65.4172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1260 0.000512 2048 180 1825 35136 3.49334 98.5887 104.826 206.955 207.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 530 3.2e-05 1024 195 2575 184320 134.495 25.8394 538.428 791.253 1490.3 1490.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1970 0.000128 2048 350 2000 143712 11.5588 14.3543 521.974 419.111 967.076 967.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 380 6.4e-05 512 87 300 110592 28.1302 7.9233 18.9934 198.017 253.308 253.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 350 0.001024 4096 107 1550 4176 2.7136 19.8502 104.354 126.96 127.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 560 0.000256 4096 165 2950 40896 20.0009 13.9488 451.984 418.06 904.103 904.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1080 6.4e-05 2048 360 975 223488 57.0688 28.4346 463.533 835.235 1384.44 1384.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 950 0.000512 512 210 750 28800 1.63741 0.91488 11.5231 49.6127 63.8264 63.9503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1980 0.000256 512 230 1450 73600 2.33808 1.76944 94.7491 52.4043 151.374 151.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1190 0.001024 2048 390 525 14560 1.36637 16.0522 52.5353 69.9974 70.0539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1260 0.000512 2048 180 1825 35200 3.50112 132.776 104.915 241.237 241.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 530 3.2e-05 1024 195 2575 204800 137.626 26.5441 809.656 824.816 1798.91 1799.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1970 0.000128 2048 350 2000 143840 11.565 14.3578 706.036 419.59 1151.63 1151.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 380 6.4e-05 512 87 300 122880 28.5986 6.6225 28.2422 206.386 270.093 270.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 350 0.001024 4096 107 1550 4320 2.74227 28.2516 104.867 135.904 135.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 560 0.000256 4096 165 2950 40960 19.9968 13.9321 612.608 418.341 1064.98 1065.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1080 6.4e-05 2048 360 975 225280 57.0901 28.4385 631.251 838.72 1555.66 1555.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 950 0.000512 512 210 750 29440 1.6337 0.924832 15.6331 49.842 68.1613 68.2762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1980 0.000256 512 230 1450 72960 2.34362 1.76173 66.639 52.2502 123.111 123.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1190 0.001024 2048 390 525 14400 1.36154 11.2294 52.3307 64.9634 65.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1260 0.000512 2048 180 1825 35040 3.47664 93.709 104.709 201.938 201.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 530 3.2e-05 1024 195 2575 204800 137.418 26.4315 570.363 825.354 1559.84 1560.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1970 0.000128 2048 350 2000 143360 11.5265 14.3341 495.381 418.868 940.185 940.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 380 6.4e-05 512 87 300 122880 28.5622 6.61507 20.1908 206.468 262.074 262.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 350 0.001024 4096 107 1550 4160 2.70723 18.9911 104.444 126.185 126.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 560 0.000256 4096 165 2950 40320 19.9619 13.8543 424.649 416.734 875.305 875.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1080 6.4e-05 2048 360 975 225280 56.9705 28.3443 444.579 838.937 1368.99 1369.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 950 0.000512 512 210 750 29440 1.63299 0.927744 11.2617 49.9015 63.8501 63.9651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1980 0.000256 512 230 1450 73728 2.3439 1.77974 114.52 52.4924 171.254 171.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1190 0.001024 2048 390 525 14496 1.36214 19.4089 52.3529 73.1681 73.2239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1260 0.000512 2048 180 1825 35136 3.47718 162.377 104.688 270.587 270.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 530 3.2e-05 1024 195 2575 196608 139.151 26.4284 947.072 824.131 1937.07 1937.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1970 0.000128 2048 350 2000 143616 11.5294 14.4468 857.003 418.941 1302 1302.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 380 6.4e-05 512 87 300 122880 28.5449 6.6232 34.6103 206.204 276.23 276.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 350 0.001024 4096 107 1550 4320 2.72554 34.4456 104.853 142.069 142.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 560 0.000256 4096 165 2950 41088 20.0016 13.9387 746.628 418.708 1199.38 1199.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1080 6.4e-05 2048 360 975 224256 57.0307 28.3162 764.497 836.495 1686.51 1686.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 950 0.000512 512 210 750 29952 1.62051 0.92176 20.2818 49.8373 72.7988 72.9237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1980 0.000256 512 230 1450 72960 2.35133 1.76726 74.9669 52.3351 131.538 131.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1190 0.001024 2048 390 525 14400 1.36192 13.1113 52.4025 66.9189 66.9757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1260 0.000512 2048 180 1825 34944 3.4679 108.03 104.509 216.051 216.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 530 3.2e-05 1024 195 2575 147456 144.034 25.8186 474.723 791.88 1436.72 1436.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1970 0.000128 2048 350 2000 143232 11.5279 14.338 573.27 419.027 1018.23 1018.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 380 6.4e-05 512 87 300 98304 29.238 6.53866 18.8419 198.189 253.04 253.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 350 0.001024 4096 107 1550 4224 2.73846 21.8399 104.936 129.558 129.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 560 0.000256 4096 165 2950 40704 20.0191 13.9107 497.963 417.51 949.507 949.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1080 6.4e-05 2048 360 975 221184 57.1563 28.1988 507.048 833.313 1425.88 1426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 950 0.000512 512 210 750 29184 1.64358 0.925696 13.0224 49.9165 65.6415 65.7545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1980 0.000256 512 230 1450 74000 2.37616 1.77766 116.073 52.5753 172.916 173.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1190 0.001024 2048 390 525 14500 1.3657 19.3277 52.4285 73.1634 73.2199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1260 0.000512 2048 180 1825 35200 3.4929 161.907 104.962 270.407 270.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 530 3.2e-05 1024 195 2575 204800 137.593 26.5467 983.798 829.229 1977.44 1977.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1970 0.000128 2048 350 2000 143600 11.6167 14.4077 857.052 419.09 1302.24 1302.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 380 6.4e-05 512 87 300 115200 29.3476 6.64154 32.4895 206.398 275.117 275.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 350 0.001024 4096 107 1550 4300 2.71898 33.4643 104.866 141.093 141.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 560 0.000256 4096 165 2950 41200 20.1474 13.9833 751.717 419.38 1205.33 1205.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1080 6.4e-05 2048 360 975 225600 57.216 28.3955 769.041 837.814 1692.63 1692.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 950 0.000512 512 210 750 29600 1.63581 0.923648 20.3745 49.8553 72.9201 73.0358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1980 0.000256 512 230 1450 73600 2.35517 1.77357 78.8797 52.3714 135.493 135.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1190 0.001024 2048 390 525 14400 1.35987 13.3775 52.4294 67.2089 67.2644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1260 0.000512 2048 180 1825 35000 3.46883 109.43 104.7 217.64 217.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 530 3.2e-05 1024 195 2575 204800 137.679 26.5657 659.692 824.978 1649.18 1649.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1970 0.000128 2048 350 2000 143600 11.5845 14.4168 577.748 419.484 1023.3 1023.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 380 6.4e-05 512 87 300 102400 30.5731 6.62733 19.712 206.468 263.617 263.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 350 0.001024 4096 107 1550 4200 2.71389 22.3273 104.864 129.948 130.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 560 0.000256 4096 165 2950 40800 20.0862 13.9448 502.791 417.762 954.683 954.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1080 6.4e-05 2048 360 975 224000 57.0789 28.4073 515.609 835.145 1436.4 1436.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 950 0.000512 512 210 750 28800 1.65722 0.927744 12.7732 49.9252 65.4114 65.5258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1980 0.000256 512 230 1450 73920 2.34682 1.77539 107.697 52.5545 164.486 164.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1190 0.001024 2048 390 525 14448 1.36083 18.8006 52.3202 72.5244 72.5806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1260 0.000512 2048 180 1825 35168 3.48934 157.516 104.926 265.973 266.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 530 3.2e-05 1024 195 2575 200704 134.889 26.2557 941.612 808.461 1911.49 1911.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1970 0.000128 2048 350 2000 143808 11.5564 14.3664 835.353 419.566 1280.92 1280.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 380 6.4e-05 512 87 300 114688 28.5351 6.56874 31.4108 202.306 269.062 269.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 350 0.001024 4096 107 1550 4256 2.71392 32.0505 104.706 139.511 139.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 560 0.000256 4096 165 2950 41216 20.0541 13.9489 728.523 419.307 1181.93 1182.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1080 6.4e-05 2048 360 975 224000 57.2359 28.4383 745.014 837.69 1668.54 1668.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 950 0.000512 512 210 750 29568 1.63597 0.924832 19.1496 49.9531 71.7907 71.9065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1980 0.000256 512 230 1450 72576 2.33235 1.75517 72.0388 52.0268 128.268 128.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1190 0.001024 2048 390 525 14336 1.36102 12.3359 52.3293 66.0703 66.1272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1260 0.000512 2048 180 1825 34944 3.47341 103.572 104.624 211.713 211.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 530 3.2e-05 1024 195 2575 172032 132.065 25.3627 529.459 770.327 1457.48 1457.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1970 0.000128 2048 350 2000 143360 11.5296 14.326 547.013 419.21 992.155 992.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 380 6.4e-05 512 87 300 86016 29.3206 6.43546 15.9943 192.757 244.749 244.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 350 0.001024 4096 107 1550 4032 2.72384 20.9319 104.102 127.803 127.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 560 0.000256 4096 165 2950 40320 19.8546 13.826 467.68 415.027 916.489 916.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1080 6.4e-05 2048 360 975 222208 57.3187 28.3218 484.813 837.734 1408.34 1408.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 950 0.000512 512 210 750 28672 1.61418 0.903168 12.1194 49.4322 64.1933 64.3072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1980 0.000256 512 230 1450 73440 2.36051 1.77178 103.821 52.4354 160.506 160.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1190 0.001024 2048 390 525 14520 1.36602 18.4778 52.537 72.4239 72.4815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1260 0.000512 2048 180 1825 35160 3.4919 153.137 104.921 261.593 261.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 530 3.2e-05 1024 195 2575 215040 135.269 26.4929 975.644 824.96 1962.64 1962.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1970 0.000128 2048 350 2000 143520 11.5785 14.3571 807.554 419.189 1252.75 1252.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 380 6.4e-05 512 87 300 122880 28.6329 6.6328 32.6415 206.441 274.587 274.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 350 0.001024 4096 107 1550 4200 2.71843 31.1216 104.452 138.337 138.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 560 0.000256 4096 165 2950 40800 20.0896 13.954 697.031 418.343 1149.52 1149.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1080 6.4e-05 2048 360 975 224640 57.1392 28.3935 722.66 836.759 1645.11 1645.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 950 0.000512 512 210 750 29760 1.63216 0.923648 18.3889 49.8724 70.9496 71.0676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1980 0.000256 512 230 1450 72960 2.36179 1.76947 72.5156 52.4639 129.23 129.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1190 0.001024 2048 390 525 14400 1.36595 12.0484 52.4911 65.9492 66.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1260 0.000512 2048 180 1825 35040 3.49174 100.62 104.821 208.978 209.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 530 3.2e-05 1024 195 2575 184320 142.525 27.0589 553.461 824.291 1547.62 1547.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1970 0.000128 2048 350 2000 143520 11.5583 14.3647 534.601 419.097 979.695 979.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 380 6.4e-05 512 87 300 122880 28.6124 6.62733 21.987 206.314 263.784 263.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 350 0.001024 4096 107 1550 4080 2.70762 20.2872 104.347 127.384 127.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 560 0.000256 4096 165 2950 40320 20.0659 13.9514 457.722 418.47 910.318 910.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1080 6.4e-05 2048 360 975 222720 57.1779 28.3709 474.881 834.878 1395.47 1395.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 950 0.000512 512 210 750 28800 1.65824 0.927584 12.0454 49.9251 64.6881 64.8041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1980 0.000256 512 230 1450 73728 2.35782 1.77357 105.339 52.4812 162.068 162.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1190 0.001024 2048 390 525 14464 1.3655 17.4393 52.4099 71.2579 71.3175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1260 0.000512 2048 180 1825 35072 3.46909 146.187 104.709 254.409 254.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 530 3.2e-05 1024 195 2575 196608 142.037 26.8231 851.37 835.953 1856.46 1856.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1970 0.000128 2048 350 2000 143360 11.5405 14.3362 771.285 419.002 1216.24 1216.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 380 6.4e-05 512 87 300 131072 28.4588 6.70643 33.3997 209.187 277.994 278.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 350 0.001024 4096 107 1550 4224 2.7177 30.6094 104.619 137.989 138.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 560 0.000256 4096 165 2950 40960 20.0252 13.9365 671.878 418.725 1124.67 1124.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1080 6.4e-05 2048 360 975 223232 57.1002 28.2669 686.545 836.252 1608.33 1608.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 950 0.000512 512 210 750 29696 1.65763 0.93632 18.2171 51.2776 72.2191 72.3387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1980 0.000256 512 230 1450 73728 2.35744 1.77344 72.6511 52.518 129.415 129.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1190 0.001024 2048 390 525 14336 1.36054 12.3589 52.3656 66.1268 66.1833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1260 0.000512 2048 180 1825 34816 3.4673 101.378 104.267 209.155 209.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 530 3.2e-05 1024 195 2575 131072 146.962 25.8128 398.588 791.392 1363.03 1363.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1970 0.000128 2048 350 2000 142848 11.5421 14.334 542.483 418.206 986.637 986.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 380 6.4e-05 512 87 300 98304 29.2445 6.53878 18.1859 198.094 252.298 252.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 350 0.001024 4096 107 1550 4096 2.71136 20.0803 104.53 127.364 127.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 560 0.000256 4096 165 2950 40960 20.0353 13.9325 476.646 418.913 929.626 929.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1080 6.4e-05 2048 360 975 221184 57.4048 28.3246 480.265 835.757 1401.92 1402.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 950 0.000512 512 210 750 26624 1.6224 0.880736 11.3174 47.8667 61.8196 61.9322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1980 0.000256 512 230 1472 73984 2.35283 1.77578 76.3057 52.5754 133.126 133.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1190 0.001024 2048 390 544 14432 1.37011 22.5005 52.535 76.4473 76.5008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1260 0.000512 2048 180 1824 35264 3.48371 105.818 105.021 214.368 214.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 530 3.2e-05 1024 195 2592 221184 136.342 26.8139 696.716 835.67 1695.81 1696.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1970 0.000128 2048 350 2016 143744 11.5475 14.3647 567.421 419.39 1012.8 1012.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 380 6.4e-05 512 87 320 143360 27.2662 6.70915 27.1968 209.085 270.497 270.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 350 0.001024 4096 107 1568 4192 2.71962 38.4308 104.855 146.049 146.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 560 0.000256 4096 165 2944 40832 20.0453 13.945 495.258 419.475 948.824 948.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1080 6.4e-05 2048 360 992 222720 57.6205 28.3269 920.733 838.474 1845.32 1845.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 950 0.000512 512 210 736 30464 1.63318 0.937024 12.5423 51.2132 66.4543 66.5635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1980 0.000256 512 230 1472 73728 2.35101 1.77069 50.1288 52.4317 106.801 106.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1190 0.001024 2048 390 544 14400 1.6343 22.8478 52.5453 77.0724 77.1295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1260 0.000512 2048 180 1824 35200 3.47466 67.8558 104.867 176.242 176.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 530 3.2e-05 1024 195 2592 212992 138.096 26.939 432.699 835.779 1433.79 1434.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1970 0.000128 2048 350 2016 143744 11.5802 14.4268 366.509 419.49 812.085 812.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 380 6.4e-05 512 87 320 139264 27.6829 6.70896 41.3196 209.121 285.075 285.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 350 0.001024 4096 107 1568 4160 2.72384 38.615 104.864 146.247 146.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 560 0.000256 4096 165 2944 40448 20.0346 13.9233 323.447 418.421 775.929 776.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1080 6.4e-05 2048 360 992 222208 57.8388 28.3146 918.124 838.573 1843.03 1843.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 950 0.000512 512 210 736 30208 1.64243 0.937888 8.2096 51.2372 62.1548 62.2713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1980 0.000256 512 230 1472 73920 2.37034 1.77981 78.7785 52.5476 135.589 135.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1190 0.001024 2048 390 544 14400 1.36384 23.4591 52.4349 77.3026 77.3557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1260 0.000512 2048 180 1824 35240 3.48538 107.281 104.886 215.695 215.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 530 3.2e-05 1024 195 2592 225280 135.964 26.9476 726.728 837.771 1727.69 1727.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1970 0.000128 2048 350 2016 143760 11.5993 14.5172 579.509 419.005 1024.7 1024.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 380 6.4e-05 512 87 320 143360 27.463 6.72768 27.6849 209.61 271.722 271.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 350 0.001024 4096 107 1568 4200 2.7223 40.6517 104.858 148.278 148.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 560 0.000256 4096 165 2944 40800 20.1535 13.9794 495.713 419.133 949.078 949.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1080 6.4e-05 2048 360 992 222720 57.6311 28.3587 538.819 837.792 1462.76 1462.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 950 0.000512 512 210 736 30400 1.62464 0.933216 13.0306 50.015 65.7373 65.8472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1980 0.000256 512 230 1472 73600 2.33616 1.7687 52.0835 52.3996 108.702 108.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1190 0.001024 2048 390 544 14320 1.36173 23.3556 52.3737 77.1345 77.1918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1260 0.000512 2048 180 1824 35200 3.4793 68.608 104.908 177.039 177.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 530 3.2e-05 1024 195 2592 204800 137.627 26.4643 426.12 824.792 1415.28 1415.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1970 0.000128 2048 350 2016 143680 11.5664 14.4486 373.577 419.524 819.192 819.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 380 6.4e-05 512 87 320 133120 27.7312 6.63142 16.9449 206.379 257.924 258.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 350 0.001024 4096 107 1568 4160 2.72589 40.0406 104.956 147.765 147.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 560 0.000256 4096 165 2944 40320 20.0165 13.9325 329.234 417.976 781.264 781.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1080 6.4e-05 2048 360 992 222720 57.6643 28.3873 960.623 839.244 1886.09 1886.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 950 0.000512 512 210 736 30080 1.6175 0.923648 8.43869 49.8519 60.9647 61.0796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1980 0.000256 512 230 1472 73728 2.34906 1.77562 86.9411 52.5123 143.694 143.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1190 0.001024 2048 390 544 14400 1.36886 14.4088 52.5013 68.323 68.3785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1260 0.000512 2048 180 1824 35232 3.48765 117.839 104.917 226.288 226.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 530 3.2e-05 1024 195 2592 208896 136.502 26.4724 727.908 824.851 1716.02 1716.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1970 0.000128 2048 350 2016 143808 11.567 14.3757 629.648 419.602 1075.27 1075.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 380 6.4e-05 512 87 320 135168 27.4928 6.62819 28.6244 206.382 269.37 269.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 350 0.001024 4096 107 1568 4176 2.73552 24.2607 104.878 131.917 131.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 560 0.000256 4096 165 2944 40704 20.0461 13.9549 535.557 418.884 988.547 988.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1080 6.4e-05 2048 360 992 221952 57.4968 28.3353 560.611 837.249 1483.86 1483.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 950 0.000512 512 210 736 30336 1.62794 0.927392 14.489 50.0827 67.2601 67.3744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1980 0.000256 512 230 1472 73728 2.34874 1.77562 54.8527 52.5409 111.63 111.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1190 0.001024 2048 390 544 14304 1.36083 26.9252 52.3652 80.6964 80.7547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1260 0.000512 2048 180 1824 35136 3.46931 75.5898 104.767 183.87 183.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 530 3.2e-05 1024 195 2592 196608 139.221 26.4318 442.923 824.735 1433.59 1433.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1970 0.000128 2048 350 2016 143616 11.5262 14.3748 403.249 419.364 848.592 848.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 380 6.4e-05 512 87 320 135168 27.4288 6.61469 18.858 206.452 259.596 259.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 350 0.001024 4096 107 1568 4128 2.72592 47.1249 104.851 154.748 154.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 560 0.000256 4096 165 2944 40704 20.0113 13.9325 343.153 419.051 796.255 796.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1080 6.4e-05 2048 360 992 221184 57.5612 28.3064 389.089 837.194 1312.31 1312.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 950 0.000512 512 210 736 29952 1.61827 0.9216 9.26755 49.8615 61.8095 61.9229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1980 0.000256 512 230 1472 73696 2.37104 1.77299 82.1213 52.4702 138.851 138.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1190 0.001024 2048 390 544 14392 1.36806 14.3903 52.4541 68.2557 68.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1260 0.000512 2048 180 1824 35224 3.48544 116.126 104.817 224.474 224.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 530 3.2e-05 1024 195 2592 215040 135.971 26.5687 744.161 826.821 1733.8 1734.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1970 0.000128 2048 350 2016 143696 11.5912 14.3729 619.237 419.045 1064.32 1064.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 380 6.4e-05 512 87 320 136192 27.535 6.656 28.3595 206.879 269.675 269.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 350 0.001024 4096 107 1568 4144 2.7281 23.9822 104.65 131.402 131.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 560 0.000256 4096 165 2944 40768 20.117 13.9703 527.683 418.632 980.506 980.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1080 6.4e-05 2048 360 992 222208 57.608 28.4037 554.976 836.616 1477.76 1477.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 950 0.000512 512 210 736 30464 1.63837 0.937984 13.8612 51.2471 67.8144 67.9363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1980 0.000256 512 230 1472 73472 2.35414 1.77357 53.6726 52.6668 110.582 110.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1190 0.001024 2048 390 544 14336 1.36797 9.27363 52.4657 63.1531 63.2095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1260 0.000512 2048 180 1824 35168 3.47955 73.683 104.837 182.045 182.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 530 3.2e-05 1024 195 2592 200704 134.881 26.3066 442.71 807.815 1411.99 1412.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1970 0.000128 2048 350 2016 143584 11.5773 14.3948 393.834 419.242 839.123 839.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 380 6.4e-05 512 87 320 129024 27.2455 6.57626 17.6271 202.148 253.843 254.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 350 0.001024 4096 107 1568 4032 2.72941 15.0288 104.37 122.171 122.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 560 0.000256 4096 165 2944 40768 20.0361 13.9528 337.402 418.898 790.395 790.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1080 6.4e-05 2048 360 992 222208 57.4452 28.3402 359.582 836.77 1282.3 1282.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 950 0.000512 512 210 736 29568 1.63261 0.924512 8.86061 49.9384 61.4886 61.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1980 0.000256 512 230 1472 73248 2.37805 1.77453 45.4357 52.5292 102.232 102.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1190 0.001024 2048 390 544 14280 1.6343 25.7978 52.448 79.9273 79.9826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1260 0.000512 2048 180 1824 35112 3.4833 60.5737 104.793 168.894 168.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 530 3.2e-05 1024 195 2592 172032 141.967 26.2717 313.118 807.553 1289.18 1289.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1970 0.000128 2048 350 2016 143472 11.5801 14.3678 324.111 418.619 768.753 768.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 380 6.4e-05 512 87 320 129024 27.3112 6.5792 14.9171 202.096 251.143 251.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 350 0.001024 4096 107 1568 4032 2.71091 41.0173 104.624 148.397 148.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 560 0.000256 4096 165 2944 40320 20.1473 13.9752 275.109 419.03 728.364 728.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1080 6.4e-05 2048 360 992 220416 57.98 28.3405 324.671 837.103 1248.26 1248.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 950 0.000512 512 210 736 28224 1.62406 0.901088 7.10483 49.3708 59.1357 59.2425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1980 0.000256 512 230 1472 73728 2.34899 1.77165 80.7179 52.3959 137.35 137.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1190 0.001024 2048 390 544 14400 1.36557 14.598 52.5025 68.5083 68.5683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1260 0.000512 2048 180 1824 35200 3.4713 114.453 104.792 222.76 222.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 530 3.2e-05 1024 195 2592 212992 138.037 26.8227 720.709 835.342 1721.19 1721.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1970 0.000128 2048 350 2016 143744 11.5548 14.334 620.648 419.132 1065.74 1065.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 380 6.4e-05 512 87 320 139264 27.6357 6.70861 29.3847 208.978 272.943 273.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 350 0.001024 4096 107 1568 4160 2.7408 24.0804 104.794 131.659 131.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 560 0.000256 4096 165 2944 40448 20.0108 13.9259 528.752 417.951 980.75 980.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1080 6.4e-05 2048 360 992 222208 57.493 28.4385 564.202 837.995 1488.29 1488.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 950 0.000512 512 210 736 30208 1.64307 0.93424 14.078 51.217 68.0026 68.1189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1980 0.000256 512 230 1472 73728 2.3544 1.7704 53.2865 52.4338 109.96 110.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1190 0.001024 2048 390 544 14336 1.61606 9.93933 52.5024 64.1018 64.1595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1260 0.000512 2048 180 1824 35072 3.46717 75.6041 104.604 183.72 183.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 530 3.2e-05 1024 195 2592 196608 142.165 26.8227 431.728 835.173 1436.17 1436.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1970 0.000128 2048 350 2016 143360 11.5348 14.3401 413.748 418.62 858.314 858.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 380 6.4e-05 512 87 320 131072 28.4265 6.7057 19.3562 209.031 263.755 263.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 350 0.001024 4096 107 1568 4096 2.71885 16.6112 104.78 124.152 124.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 560 0.000256 4096 165 2944 40448 20.0175 13.9507 358.306 418.232 810.608 810.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1080 6.4e-05 2048 360 992 221184 57.4094 28.3282 380.934 835.31 1302.14 1302.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 950 0.000512 512 210 736 29696 1.65718 0.936288 9.38845 51.303 63.4162 63.5305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1980 0.000256 512 230 1472 72960 2.3552 1.76822 43.8228 52.3373 100.399 100.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1190 0.001024 2048 390 544 14208 1.64534 9.136 52.3684 63.1956 63.2545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1260 0.000512 2048 180 1824 34944 3.45978 63.0412 104.504 171.048 171.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 530 3.2e-05 1024 195 2592 147456 144.021 25.8431 272.146 791.868 1234.15 1234.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1970 0.000128 2048 350 2016 143232 11.5422 14.386 343.193 419.066 788.26 788.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 380 6.4e-05 512 87 320 122880 26.9489 6.5368 15.1958 198.185 247.103 247.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 350 0.001024 4096 107 1568 4032 2.71539 13.9618 104.851 121.571 121.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 560 0.000256 4096 165 2944 39936 20.0116 13.9121 293.161 417.492 744.679 744.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1080 6.4e-05 2048 360 992 218112 57.7242 28.201 313.09 833.545 1232.72 1232.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 950 0.000512 512 210 736 29184 1.64566 0.925696 7.76442 49.9213 60.3859 60.5019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1980 0.000256 512 230 1472 73728 2.37373 1.77846 118.607 52.5525 175.442 175.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1190 0.001024 2048 390 544 14328 1.36192 20.4872 52.3177 74.2081 74.2669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1260 0.000512 2048 180 1824 35208 3.4857 168.052 104.822 276.407 276.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 530 3.2e-05 1024 195 2592 202752 136.162 26.4049 1015.53 815.889 1994.27 1994.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1970 0.000128 2048 350 2016 143712 11.5651 14.4247 893.396 418.927 1338.39 1338.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 380 6.4e-05 512 87 320 129024 27.7962 6.58301 38.9215 204.218 277.772 277.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 350 0.001024 4096 107 1568 4104 2.73555 34.1452 104.521 141.448 141.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 560 0.000256 4096 165 2944 40896 20.1054 13.9787 763.212 419.138 1216.55 1216.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1080 6.4e-05 2048 360 992 222336 57.6016 28.4053 798.386 838.311 1722.87 1723.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 950 0.000512 512 210 736 29952 1.63395 0.933376 20.3862 49.9497 73.045 73.1707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1980 0.000256 512 230 1472 73152 2.35014 1.77152 76.2544 52.4428 132.93 133.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1190 0.001024 2048 390 544 14256 1.36109 12.8254 52.3691 66.5972 66.6555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1260 0.000512 2048 180 1824 35136 3.48163 104.794 104.906 213.225 213.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 530 3.2e-05 1024 195 2592 184320 134.458 25.836 582.587 791.912 1535.06 1535.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1970 0.000128 2048 350 2016 143712 11.5716 14.3585 563.183 419.465 1008.65 1008.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 380 6.4e-05 512 87 320 110592 28.1144 6.54131 21.9374 198.192 255.029 255.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 350 0.001024 4096 107 1568 4032 2.7136 21.0452 104.61 128.411 128.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 560 0.000256 4096 165 2944 40320 20.0246 13.941 476.834 418.32 929.224 929.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1080 6.4e-05 2048 360 992 221184 57.3916 28.4196 500.43 835.342 1421.75 1421.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 950 0.000512 512 210 736 28800 1.63293 0.913408 12.8527 49.6374 65.1676 65.2796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1980 0.000256 512 230 1472 73440 2.36694 1.7753 64.6646 52.4991 121.419 121.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1190 0.001024 2048 390 544 14040 1.35373 10.7436 51.9909 64.1301 64.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1260 0.000512 2048 180 1824 34992 3.46688 86.3334 104.723 194.57 194.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 530 3.2e-05 1024 195 2592 165888 145.7 26.2875 434.354 816.838 1423.46 1423.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1970 0.000128 2048 350 2016 143424 11.5719 14.3621 466.446 419.383 911.841 911.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 380 6.4e-05 512 87 320 110592 29.4095 6.59011 18.3949 204.443 259.074 259.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 350 0.001024 4096 107 1568 3888 2.70262 16.3026 104.241 123.29 123.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 560 0.000256 4096 165 2944 40608 20.0876 13.9669 396.104 420.966 851.236 851.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1080 6.4e-05 2048 360 992 221184 57.5524 28.3853 414.203 835.699 1336 1336.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 950 0.000512 512 210 736 29376 2.73203 0.916352 10.8794 49.6833 64.3501 64.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1980 0.000256 512 230 1472 73600 2.33491 1.76947 112.264 52.402 168.883 168.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1190 0.001024 2048 390 544 14320 1.3608 19.0157 52.3621 72.7851 72.8403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1260 0.000512 2048 180 1824 35200 3.4783 155.744 104.906 264.173 264.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 530 3.2e-05 1024 195 2592 204800 137.507 26.4602 951.538 824.809 1940.59 1940.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1970 0.000128 2048 350 2016 143680 11.5542 14.3607 831.364 419.465 1276.82 1276.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 380 6.4e-05 512 87 320 133120 27.7061 6.62486 37.7966 206.382 278.743 278.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 350 0.001024 4096 107 1568 4160 2.74432 31.617 104.958 139.361 139.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 560 0.000256 4096 165 2944 40320 19.9876 13.9233 705.799 418.058 1157.87 1157.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1080 6.4e-05 2048 360 992 222720 57.4052 28.3972 744.173 838.677 1668.81 1668.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 950 0.000512 512 210 736 30080 1.47402 0.926272 19.716 49.8519 72.0952 72.2102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1980 0.000256 512 230 1472 72960 2.33933 1.7632 76.9117 52.1985 133.33 133.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1190 0.001024 2048 390 544 14240 1.36394 13.097 52.3283 66.8339 66.8916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1260 0.000512 2048 180 1824 35040 3.46112 105.677 104.605 213.787 213.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 530 3.2e-05 1024 195 2592 204800 137.394 26.435 638.388 824.211 1626.71 1626.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1970 0.000128 2048 350 2016 143360 11.5323 14.3363 559.816 418.469 1004.23 1004.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 380 6.4e-05 512 87 320 122880 28.5582 6.62051 23.732 206.273 265.431 265.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 350 0.001024 4096 107 1568 4000 2.71107 21.1027 104.432 128.292 128.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 560 0.000256 4096 165 2944 39680 19.9642 13.8534 471.249 416.341 921.514 921.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1080 6.4e-05 2048 360 992 222720 57.3021 28.3276 503.556 838.101 1427.45 1427.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 950 0.000512 512 210 736 29440 1.63242 0.928064 12.5141 49.8806 65.0883 65.2037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1980 0.000256 512 230 1472 72960 2.35894 1.77094 62.3368 52.5011 119.081 119.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1190 0.001024 2048 390 544 14160 1.36154 10.6742 52.3674 64.4479 64.5042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1260 0.000512 2048 180 1824 35040 3.47955 87.7978 104.892 196.214 196.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 530 3.2e-05 1024 195 2592 184320 142.529 26.943 482.743 824.934 1477.42 1477.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1970 0.000128 2048 350 2016 143520 11.563 14.3543 468.792 419.475 914.259 914.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 380 6.4e-05 512 87 320 122880 28.6154 6.62422 20.2454 206.468 262.194 262.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 350 0.001024 4096 107 1568 3840 2.70317 16.4744 104.091 123.31 123.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 560 0.000256 4096 165 2944 40320 20.0636 13.953 399.422 418.806 852.342 852.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1080 6.4e-05 2048 360 992 218880 57.8373 28.3616 412.994 835.569 1334.92 1335.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 950 0.000512 512 210 736 28800 1.65734 0.92832 10.35 49.9495 63.018 63.1341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1980 0.000256 512 230 1472 73728 2.34896 1.77043 102.096 52.5416 158.877 158.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1190 0.001024 2048 390 544 14304 1.36397 18.2727 52.4333 72.1132 72.1756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1260 0.000512 2048 180 1824 35136 3.47165 147.647 104.778 255.942 255.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 530 3.2e-05 1024 195 2592 196608 139.18 26.4294 871.575 824.837 1862.3 1862.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1970 0.000128 2048 350 2016 143616 11.5241 14.3814 788.802 419.394 1234.18 1234.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 380 6.4e-05 512 87 320 135168 27.4162 6.61357 36.5761 206.401 277.251 277.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 350 0.001024 4096 107 1568 4128 2.72784 29.8696 104.865 137.506 137.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 560 0.000256 4096 165 2944 40704 20.0085 13.9343 673.667 419.78 1127.49 1127.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1080 6.4e-05 2048 360 992 221184 57.5878 28.2902 703.654 837.467 1627.16 1627.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 950 0.000512 512 210 736 29952 1.61635 0.921536 17.896 49.8661 70.4357 70.5499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1980 0.000256 512 230 1472 72960 2.35578 1.76512 70.8485 52.3485 127.433 127.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1190 0.001024 2048 390 544 14208 1.36298 11.9322 52.3748 65.7126 65.7695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1260 0.000512 2048 180 1824 34944 3.46211 95.8681 104.53 203.901 203.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 530 3.2e-05 1024 195 2592 147456 143.97 25.8106 424.509 792.054 1386.62 1386.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1970 0.000128 2048 350 2016 143232 11.5343 14.338 509.747 419.126 954.819 954.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 380 6.4e-05 512 87 320 122880 26.9444 7.22973 21.8813 198.24 254.535 254.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 350 0.001024 4096 107 1568 4032 2.71616 19.739 104.885 127.384 127.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 560 0.000256 4096 165 2944 39936 20.0139 13.9162 429.487 417.599 881.117 881.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1080 6.4e-05 2048 360 992 218112 57.6885 28.369 450.168 833.507 1369.89 1370.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 950 0.000512 512 210 736 29184 1.6417 0.927904 11.6642 49.9292 64.2937 64.4076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1980 0.000256 512 230 1472 72576 2.33821 1.76269 63.0811 52.1101 119.406 119.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1190 0.001024 2048 390 544 14112 1.35987 10.5069 52.3319 64.2416 64.2993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1260 0.000512 2048 180 1824 34848 3.45878 83.7127 104.43 191.643 191.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 530 3.2e-05 1024 195 2592 147456 143.885 25.8095 369.547 791.444 1330.96 1331.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1970 0.000128 2048 350 2016 142848 11.522 14.3736 444.501 417.957 888.431 888.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 380 6.4e-05 512 87 320 110592 28.1064 6.53603 17.3452 198.11 250.339 250.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 350 0.001024 4096 107 1568 3744 2.69517 16.3758 103.749 122.862 122.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 560 0.000256 4096 165 2944 39168 19.9935 13.8532 366.515 415.655 816.116 816.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1080 6.4e-05 2048 360 992 216576 57.4809 28.0166 389.128 829.379 1304.16 1304.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 950 0.000512 512 210 736 27648 1.60218 0.886848 9.49146 47.898 60.0065 60.1177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1980 0.000256 512 230 1472 73600 2.37747 1.77926 107.223 52.5412 164.035 164.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1190 0.001024 2048 390 544 14300 1.35878 17.8605 52.3265 71.5897 71.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1260 0.000512 2048 180 1824 35200 3.48458 146.558 104.885 254.972 255.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 530 3.2e-05 1024 195 2592 204800 137.648 26.5146 891.395 824.266 1880.1 1880.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1970 0.000128 2048 350 2016 143600 11.6183 14.4155 777.04 418.863 1222.01 1222.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 380 6.4e-05 512 87 320 140800 27.0592 6.63098 37.5058 206.254 277.686 277.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 350 0.001024 4096 107 1568 4100 2.72051 29.698 104.663 137.126 137.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 560 0.000256 4096 165 2944 40800 20.1627 13.9796 666.336 419.26 1119.84 1119.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1080 6.4e-05 2048 360 992 222400 57.6243 28.3894 695.481 837.425 1619.08 1619.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 950 0.000512 512 210 736 29600 1.63184 0.921056 17.863 49.8505 70.3957 70.5098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1980 0.000256 512 230 1472 72800 2.36762 1.77059 72.8019 52.3136 129.372 129.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1190 0.001024 2048 390 544 14200 1.36602 12.306 52.3144 66.0281 66.0849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1260 0.000512 2048 180 1824 35000 3.46525 100.37 104.577 208.457 208.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 530 3.2e-05 1024 195 2592 204800 137.676 26.5293 617.554 824.065 1606.11 1606.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1970 0.000128 2048 350 2016 143600 11.5818 14.4445 539.994 418.907 985.002 985.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 380 6.4e-05 512 87 320 128000 28.2209 6.62938 23.9586 206.247 265.292 265.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 350 0.001024 4096 107 1568 4000 2.7095 20.0659 104.618 127.435 127.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 560 0.000256 4096 165 2944 40000 20.1026 13.9416 456.534 417.312 907.994 908.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1080 6.4e-05 2048 360 992 220800 57.4496 28.2594 479.021 833.402 1398.3 1398.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 950 0.000512 512 210 736 28800 1.65584 0.927744 12.0458 49.9201 64.68 64.7933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1980 0.000256 512 230 1472 72000 2.36656 1.76346 62.5174 51.8591 118.62 118.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1190 0.001024 2048 390 544 14100 1.36602 10.3213 52.3285 64.0556 64.1129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1260 0.000512 2048 180 1824 34800 3.4591 83.3778 104.333 191.212 191.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 530 3.2e-05 1024 195 2592 153600 149.401 26.5227 386.804 824.401 1387.4 1387.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1970 0.000128 2048 350 2016 142800 11.5882 14.4282 446.78 417.669 890.542 890.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 380 6.4e-05 512 87 320 115200 29.3925 6.63971 18.301 206.353 260.927 261.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 350 0.001024 4096 107 1568 3900 2.7136 17.0977 104.647 124.501 124.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 560 0.000256 4096 165 2944 39600 20.028 13.8396 375.733 413.658 823.361 823.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1080 6.4e-05 2048 360 992 220800 58.0156 28.3973 399.884 837.645 1324.1 1324.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 950 0.000512 512 210 736 28800 1.66464 0.931744 10.1234 49.972 62.8231 62.9371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1980 0.000256 512 230 1472 73472 2.35293 1.77338 101.13 52.5571 157.926 158.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1190 0.001024 2048 390 544 14336 1.36429 17.2458 52.4984 71.151 71.2078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1260 0.000512 2048 180 1824 35168 3.47939 139.842 104.918 248.283 248.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 530 3.2e-05 1024 195 2592 200704 134.849 26.2404 845.507 808.446 1815.32 1815.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1970 0.000128 2048 350 2016 143584 11.5507 14.3524 755.264 419.565 1200.81 1200.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 380 6.4e-05 512 87 320 129024 27.2322 6.57024 33.314 202.309 269.671 269.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 350 0.001024 4096 107 1568 4032 2.71155 27.3052 104.446 134.503 134.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 560 0.000256 4096 165 2944 40768 20.0287 13.9628 647.309 419.227 1100.63 1100.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1080 6.4e-05 2048 360 992 222208 57.4189 28.407 676.453 837.468 1599.91 1600.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 950 0.000512 512 210 736 29568 1.63856 0.925792 17.0292 49.9538 69.6749 69.7909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1980 0.000256 512 230 1472 72576 2.32858 1.75869 70.7921 52.0252 127.019 127.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1190 0.001024 2048 390 544 14112 1.3633 11.8101 52.1959 65.4127 65.4677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1260 0.000512 2048 180 1824 34944 3.45597 97.4948 104.606 205.6 205.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 530 3.2e-05 1024 195 2592 172032 132.076 25.3652 508.816 770.039 1436.57 1436.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1970 0.000128 2048 350 2016 143360 11.5158 14.3318 525.88 419.164 970.964 971.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 380 6.4e-05 512 87 320 114688 26.6186 6.4305 21.1633 192.737 247.188 247.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 350 0.001024 4096 107 1568 3808 2.70035 18.6722 103.832 125.248 125.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 560 0.000256 4096 165 2944 39424 19.9094 13.8245 437.109 414.974 885.921 886.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1080 6.4e-05 2048 360 992 222208 57.3478 28.4054 471.634 837.63 1395.17 1395.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 950 0.000512 512 210 736 28672 1.61558 0.902432 11.5372 49.4364 63.6192 63.7358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1980 0.000256 512 230 1472 71232 2.33888 1.74938 59.3644 51.7461 115.311 115.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1190 0.001024 2048 390 544 14112 1.36458 10.223 52.4453 64.0746 64.1317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1260 0.000512 2048 180 1824 34944 3.48147 81.2073 104.791 189.523 189.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 530 3.2e-05 1024 195 2592 172032 141.801 26.2477 419.751 807.837 1395.91 1396.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1970 0.000128 2048 350 2016 143136 11.5548 14.3589 432.315 419.006 877.308 877.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 380 6.4e-05 512 87 320 129024 27.2663 6.56832 19.7469 202.215 256.042 256.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 350 0.001024 4096 107 1568 3696 2.69981 14.8195 103.718 121.283 121.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 560 0.000256 4096 165 2944 38976 19.9283 13.7912 356.561 412.713 803.093 803.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1080 6.4e-05 2048 360 992 220416 57.7972 28.4198 385.863 837.013 1309.25 1309.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 950 0.000512 512 210 736 26880 1.66755 0.909152 9.02781 49.4859 61.2203 61.3358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1980 0.000256 512 230 1472 73440 2.36544 1.77712 103.332 52.4355 160.028 160.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1190 0.001024 2048 390 544 14280 1.36038 16.8144 52.37 70.5904 70.6478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1260 0.000512 2048 180 1824 35160 3.484 138.064 104.914 246.507 246.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 530 3.2e-05 1024 195 2592 215040 135.35 26.4993 879.003 824.931 1866.06 1866.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1970 0.000128 2048 350 2016 143520 11.5773 14.3585 742.354 419.296 1187.66 1187.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 380 6.4e-05 512 87 320 138240 27.2562 6.63357 35.0878 206.434 275.652 275.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 350 0.001024 4096 107 1568 4080 2.71872 28.0178 104.747 135.524 135.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 560 0.000256 4096 165 2944 40320 20.09 13.9558 638.161 418.29 1090.6 1090.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1080 6.4e-05 2048 360 992 220800 57.6161 28.3197 665.337 835.437 1586.87 1587.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 950 0.000512 512 210 736 29760 1.62934 0.923648 17.1774 51.7469 71.6036 71.7206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1980 0.000256 512 230 1472 72960 2.35664 1.77158 72.3881 52.514 129.147 129.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1190 0.001024 2048 390 544 14160 1.36339 12.1743 52.3759 65.9561 66.0132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1260 0.000512 2048 180 1824 35040 3.47891 99.625 104.918 208.066 208.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 530 3.2e-05 1024 195 2592 184320 142.49 26.4684 547.188 825.08 1541.51 1541.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1970 0.000128 2048 350 2016 143520 11.5468 14.3729 530.473 419.513 975.981 976.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 380 6.4e-05 512 87 320 122880 28.5869 6.62118 22.8112 206.516 264.775 264.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 350 0.001024 4096 107 1568 3840 2.70746 19.2799 104.099 126.129 126.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 560 0.000256 4096 165 2944 40320 20.0604 13.9551 448.93 418.93 901.979 902.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1080 6.4e-05 2048 360 992 218880 57.8422 28.3363 468.095 835.689 1390.13 1390.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 950 0.000512 512 210 736 28800 1.6599 0.929376 11.4952 49.9581 64.1708 64.2865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1980 0.000256 512 230 1472 73440 2.37334 1.77766 61.8554 52.5481 118.673 118.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1190 0.001024 2048 390 544 14040 1.36397 10.1013 52.3301 63.8391 63.8966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1260 0.000512 2048 180 1824 34920 3.48714 81.6947 104.82 190.047 190.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 530 3.2e-05 1024 195 2592 92160 144.894 23.9555 227.454 742.112 1138.69 1138.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1970 0.000128 2048 350 2016 142560 11.6039 14.388 437.391 418.194 881.652 881.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 380 6.4e-05 512 87 320 92160 27.4703 6.06208 14.7109 185.808 234.293 234.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 350 0.001024 4096 107 1568 3600 2.7057 15.9355 103.364 122.049 122.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 560 0.000256 4096 165 2944 40320 20.1511 13.9741 374.836 419.142 828.205 828.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1080 6.4e-05 2048 360 992 218880 57.9997 28.4119 387.581 836.535 1310.69 1310.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 950 0.000512 512 210 736 28800 1.61629 0.90528 9.79126 49.3831 61.8254 61.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1980 0.000256 512 230 1472 73728 2.35635 1.77152 100.262 52.4397 156.951 157.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1190 0.001024 2048 390 544 14336 1.36541 17.0794 52.4985 70.9889 71.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1260 0.000512 2048 180 1824 35072 3.46112 139.471 104.616 247.592 247.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 530 3.2e-05 1024 195 2592 196608 142.027 26.8274 820.632 835.25 1825.02 1825.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1970 0.000128 2048 350 2016 143360 11.5175 14.3502 745.273 418.659 1189.88 1189.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 380 6.4e-05 512 87 320 131072 28.4477 6.70806 33.4125 209.013 277.824 278.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 350 0.001024 4096 107 1568 4096 2.71565 28.7971 104.8 136.357 136.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 560 0.000256 4096 165 2944 40448 20.0165 13.9225 632.964 418.36 1085.37 1085.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1080 6.4e-05 2048 360 992 221184 57.3954 28.2827 664.212 836.459 1586.51 1586.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 950 0.000512 512 210 736 29696 1.51027 0.940736 16.4954 51.252 70.3264 70.4469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1980 0.000256 512 230 1472 73728 2.36355 1.77162 73.7035 52.5259 130.48 130.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1190 0.001024 2048 390 544 14080 1.36093 11.5458 52.1622 65.1116 65.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1260 0.000512 2048 180 1824 34816 3.44883 94.2227 104.275 201.996 202.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 530 3.2e-05 1024 195 2592 131072 146.959 25.8028 371.667 791.51 1336.22 1336.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1970 0.000128 2048 350 2016 142848 11.5343 14.3422 502.247 418.275 946.475 946.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 380 6.4e-05 512 87 320 98304 29.2352 6.53734 17.4233 198.118 251.564 251.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 350 0.001024 4096 107 1568 3840 2.70067 18.1125 104.109 124.965 125.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 560 0.000256 4096 165 2944 39936 20.094 13.9428 422.474 418.979 875.594 875.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1080 6.4e-05 2048 360 992 221184 57.3914 28.4312 449.306 835.747 1371.04 1371.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 950 0.000512 512 210 736 26624 1.62531 0.88064 10.2689 47.8747 60.7801 60.8948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1980 0.000256 512 230 1472 72192 2.33718 1.75443 61.2293 51.9592 117.398 117.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1190 0.001024 2048 390 544 13824 1.35248 10.2627 51.8595 63.5206 63.5769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1260 0.000512 2048 180 1824 34560 3.4345 83.8574 104.006 191.344 191.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 530 3.2e-05 1024 195 2592 98304 154.076 27.1991 247.603 792.219 1221.37 1221.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1970 0.000128 2048 350 2016 142080 11.5115 14.3479 454.169 417.59 897.695 897.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 380 6.4e-05 512 87 320 98304 29.2759 6.53312 16.1426 198.346 250.535 250.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 350 0.001024 4096 107 1568 3840 2.71792 17.0348 104.865 124.66 124.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 560 0.000256 4096 165 2944 38400 19.9673 13.8118 375.281 414.521 823.682 823.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1080 6.4e-05 2048 360 992 215040 57.417 27.9234 396.575 825.726 1307.8 1307.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 950 0.000512 512 210 736 27648 1.62509 0.886784 9.84813 49.0297 61.5131 61.6326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1980 0.000256 512 230 1480 73984 2.35251 1.77357 78.0343 52.588 134.864 134.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1190 0.001024 2048 390 560 14272 1.36509 23.6283 52.5142 77.549 77.6063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1260 0.000512 2048 180 1840 35232 3.49002 108.005 104.962 216.502 216.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 530 3.2e-05 1024 195 2600 212992 137.973 26.8247 684.798 835.827 1685.7 1685.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1970 0.000128 2048 350 2000 143680 11.5445 14.3872 573.332 419.385 1018.72 1018.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 380 6.4e-05 512 87 320 114688 29.856 6.70493 22.0506 209.123 267.979 268.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 350 0.001024 4096 107 1560 4288 2.72179 42.4038 104.972 150.14 150.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 560 0.000256 4096 165 2960 40320 20.0651 13.9489 500.859 419.483 954.457 954.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1080 6.4e-05 2048 360 1000 223232 57.4703 28.3167 944.23 838.572 1868.76 1868.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 950 0.000512 512 210 760 30208 1.64742 0.936672 13.3573 51.2118 67.284 67.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1980 0.000256 512 230 1480 73728 2.34877 1.77072 51.655 52.3883 108.283 108.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1190 0.001024 2048 390 560 14208 1.36634 23.6009 52.3837 77.3953 77.4516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1260 0.000512 2048 180 1840 35200 3.48774 69.1364 104.865 177.531 177.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 530 3.2e-05 1024 195 2600 212992 138.043 26.8206 440.415 835.089 1440.64 1440.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1970 0.000128 2048 350 2000 143616 11.5548 14.3486 368.95 419.167 814.1 814.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 380 6.4e-05 512 87 320 114688 29.9593 6.70163 34.613 208.954 280.465 280.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 350 0.001024 4096 107 1560 4224 2.71872 41.227 104.704 148.692 148.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 560 0.000256 4096 165 2960 39936 20.05 13.918 326.763 417.891 778.726 778.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1080 6.4e-05 2048 360 1000 223232 57.552 28.3396 940.499 837.898 1864.45 1864.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 950 0.000512 512 210 760 30208 1.64093 0.936864 8.55565 51.2076 62.4738 62.5845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1980 0.000256 512 230 1480 73920 2.36806 1.77907 86.6454 52.5921 143.5 143.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1190 0.001024 2048 390 560 14280 1.36774 26.9046 52.5553 80.8712 80.9303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1260 0.000512 2048 180 1840 35200 3.48086 123.565 104.895 231.986 232.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 530 3.2e-05 1024 195 2600 215040 138.148 26.9388 778.976 838.651 1782.99 1783.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1970 0.000128 2048 350 2000 143680 11.5916 14.4867 653.54 419.401 1099.1 1099.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 380 6.4e-05 512 87 320 117760 29.7796 6.73792 25.7419 209.869 272.372 272.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 350 0.001024 4096 107 1560 4280 2.72179 46.4438 104.97 154.182 154.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 560 0.000256 4096 165 2960 40320 20.1691 13.9755 559.788 419.525 1013.56 1013.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1080 6.4e-05 2048 360 1000 223360 57.4913 28.4357 613.102 839.204 1538.4 1538.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 950 0.000512 512 210 760 30080 1.63382 0.923648 15.7657 50.075 68.5368 68.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1980 0.000256 512 230 1480 73600 2.33808 1.76947 57.4257 52.5005 114.153 114.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1190 0.001024 2048 390 560 14240 1.37062 26.8812 52.5516 80.8467 80.9048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1260 0.000512 2048 180 1840 35120 3.48003 78.7179 104.768 187.011 187.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 530 3.2e-05 1024 195 2600 204800 137.573 26.4621 479.508 824.713 1468.54 1468.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1970 0.000128 2048 350 2000 143680 11.5589 14.4097 415.879 419.413 861.338 861.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 380 6.4e-05 512 87 320 112640 29.5241 6.62323 16.2265 206.365 258.976 259.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 350 0.001024 4096 107 1560 4240 2.73126 45.9634 104.96 153.7 153.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 560 0.000256 4096 165 2960 40000 20.036 13.9298 354.228 418.011 806.31 806.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1080 6.4e-05 2048 360 1000 222720 57.5907 28.3279 1066.07 838.601 1990.76 1990.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 950 0.000512 512 210 760 29440 1.63302 0.9256 9.57856 49.8378 62.1086 62.2224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1980 0.000256 512 230 1480 73440 2.36122 1.77104 47.9128 52.3828 104.544 104.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1190 0.001024 2048 390 560 14160 1.64045 26.6845 52.4049 80.7753 80.8314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1260 0.000512 2048 180 1840 35040 3.47376 64.4069 104.587 172.513 172.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 530 3.2e-05 1024 195 2600 184320 142.645 26.4929 353.644 824.144 1347.2 1347.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1970 0.000128 2048 350 2000 143520 11.561 14.3624 340.712 418.842 785.55 785.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 380 6.4e-05 512 87 320 107520 30.1382 9.05869 12.897 206.24 258.578 258.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 350 0.001024 4096 107 1560 4200 2.72362 45.5393 104.871 153.176 153.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 560 0.000256 4096 165 2960 39840 20.1198 13.9564 305.573 417.926 757.677 757.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1080 6.4e-05 2048 360 1000 220800 57.807 28.2993 1062.32 834.64 1983.23 1983.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 950 0.000512 512 210 760 29760 1.62838 0.923136 8.1977 49.849 60.7278 60.8379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1980 0.000256 512 230 1480 73920 2.35338 1.77482 82.1491 52.4632 138.856 138.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1190 0.001024 2048 390 560 14256 1.36602 14.2273 52.4689 68.1043 68.1599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1260 0.000512 2048 180 1840 35184 3.47914 113.517 104.78 221.822 221.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 530 3.2e-05 1024 195 2600 208896 136.539 26.4561 706.52 824.07 1693.87 1694.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1970 0.000128 2048 350 2000 143712 11.5662 14.3579 601.506 419.215 1046.72 1046.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 380 6.4e-05 512 87 320 110592 29.7232 6.62451 22.1221 206.197 264.908 265.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 350 0.001024 4096 107 1560 4272 2.74019 24.0597 104.874 131.719 131.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 560 0.000256 4096 165 2960 40128 20.0677 13.9596 512.99 418.491 965.618 965.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1080 6.4e-05 2048 360 1000 222720 57.3699 28.4518 541.77 836.541 1464.3 1464.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 950 0.000512 512 210 760 29952 1.63542 0.927744 13.7444 50.0529 66.4921 66.6087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1980 0.000256 512 230 1480 73728 2.34765 1.77357 53.8169 52.5407 110.596 110.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1190 0.001024 2048 390 560 14208 1.36477 9.47718 52.5117 63.3944 63.4515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1260 0.000512 2048 180 1840 35136 3.4816 74.8245 104.868 183.217 183.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 530 3.2e-05 1024 195 2600 196608 139.271 26.6711 433.941 824.83 1424.98 1425.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1970 0.000128 2048 350 2000 143616 11.5364 14.371 395.372 419.417 840.769 840.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 380 6.4e-05 512 87 320 110592 29.7151 6.61715 14.9774 206.398 257.953 258.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 350 0.001024 4096 107 1560 4224 2.72413 15.9107 104.962 123.639 123.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 560 0.000256 4096 165 2960 39936 20.0772 13.9366 334.592 419.097 787.803 787.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1080 6.4e-05 2048 360 1000 222720 57.3073 28.5059 380.996 837.342 1304.31 1304.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 950 0.000512 512 210 760 29184 1.64096 0.921088 8.89078 49.8518 61.4332 61.5444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1980 0.000256 512 230 1480 73728 2.34544 1.77194 45.0217 52.4352 101.688 101.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1190 0.001024 2048 390 560 14112 1.64662 24.2053 52.3788 78.2747 78.3307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1260 0.000512 2048 180 1840 34992 3.46522 60.8038 104.595 168.907 168.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 530 3.2e-05 1024 195 2600 184320 134.512 25.8297 337.638 791.838 1290.09 1290.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1970 0.000128 2048 350 2000 143424 11.5529 14.4772 324.402 419.447 769.952 770.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 380 6.4e-05 512 87 320 92160 29.8517 6.54224 10.6927 198.145 245.468 245.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 350 0.001024 4096 107 1560 4176 2.72384 39.8971 104.941 147.604 147.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 560 0.000256 4096 165 2960 39744 20.0794 13.9428 273.114 418.256 725.494 725.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1080 6.4e-05 2048 360 1000 221184 57.3524 28.3238 317.495 835.26 1238.59 1238.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 950 0.000512 512 210 760 28800 1.63286 0.915264 7.3311 49.6862 59.7017 59.8081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1980 0.000256 512 230 1480 73920 2.36048 1.77341 110.006 52.5079 166.762 166.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1190 0.001024 2048 390 560 14224 1.36582 20.4963 52.4363 74.3396 74.3977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1260 0.000512 2048 180 1840 35168 3.4792 162.566 104.834 270.923 270.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 530 3.2e-05 1024 195 2600 200704 139.269 26.5681 983.035 827.439 1976.59 1976.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1970 0.000128 2048 350 2000 143584 11.5896 14.3565 860.964 419.262 1306.25 1306.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 380 6.4e-05 512 87 320 114688 29.5455 6.64611 32.9826 207.028 276.443 276.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 350 0.001024 4096 107 1560 4256 2.74224 34.0214 104.908 141.717 141.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 560 0.000256 4096 165 2960 40096 20.1341 13.9674 726.607 418.826 1179.64 1179.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1080 6.4e-05 2048 360 1000 223104 57.4306 28.4176 783.899 837.124 1707.04 1707.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 950 0.000512 512 210 760 30016 1.65229 0.936448 20.7461 51.2599 74.7298 74.8455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1980 0.000256 512 230 1480 73920 2.35171 1.77155 71.183 52.4988 127.919 128.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1190 0.001024 2048 390 560 14112 1.35782 12.7231 52.2404 66.3645 66.4207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1260 0.000512 2048 180 1840 35056 3.46931 102.716 104.589 210.819 210.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 530 3.2e-05 1024 195 2600 172032 141.781 26.2434 526.757 807.557 1502.62 1502.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1970 0.000128 2048 350 2000 143584 11.5548 14.4141 542.422 419.046 987.515 987.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 380 6.4e-05 512 87 320 100352 29.9308 6.56848 18.7268 202.092 257.558 257.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 350 0.001024 4096 107 1560 4144 2.7097 21.31 104.517 128.58 128.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 560 0.000256 4096 165 2960 39872 20.0753 13.9525 457.518 418.765 910.413 910.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1080 6.4e-05 2048 360 1000 222208 57.4019 28.3054 489.871 836.494 1412.23 1412.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 950 0.000512 512 210 760 29568 1.63766 0.923648 12.5756 49.9227 65.1836 65.3017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1980 0.000256 512 230 1480 73920 2.37328 1.77389 60.6683 52.5928 117.525 117.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1190 0.001024 2048 390 560 14112 1.36966 10.7399 52.4552 64.6071 64.6628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1260 0.000512 2048 180 1840 34944 3.46282 82.8416 104.554 190.903 190.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 530 3.2e-05 1024 195 2600 172032 141.987 26.2656 428.464 808.51 1405.51 1405.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1970 0.000128 2048 350 2000 143136 11.5655 14.3667 440.572 422.996 889.577 889.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 380 6.4e-05 512 87 320 107520 29.2789 6.57818 16.9137 202.34 255.352 255.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 350 0.001024 4096 107 1560 4032 2.70458 16.384 104.394 123.526 123.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 560 0.000256 4096 165 2960 39648 25.9201 13.9715 370.08 424.251 834.326 834.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1080 6.4e-05 2048 360 1000 223104 60.8292 28.3828 447.766 842.595 1379.74 1379.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 950 0.000512 512 210 760 28224 1.62973 0.902624 9.8145 49.39 61.8689 61.9772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1980 0.000256 512 230 1480 73728 2.34909 1.76947 102.687 52.4385 159.363 159.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1190 0.001024 2048 390 560 14208 1.35782 18.9429 52.4224 72.7681 72.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1260 0.000512 2048 180 1840 35200 3.49338 151.716 104.986 260.24 260.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 530 3.2e-05 1024 195 2600 212992 137.942 26.8288 957.384 835.883 1958.32 1958.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1970 0.000128 2048 350 2000 143616 11.5511 14.336 800.337 419.531 1245.83 1245.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 380 6.4e-05 512 87 320 114688 29.8728 6.70179 31.1744 209.149 277.138 277.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 350 0.001024 4096 107 1560 4224 2.72589 31.2581 104.807 138.835 138.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 560 0.000256 4096 165 2960 39936 20.0372 13.9306 676.209 418.4 1128.68 1128.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1080 6.4e-05 2048 360 1000 223232 57.3221 28.3068 728.162 839.434 1653.39 1653.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 950 0.000512 512 210 760 30208 1.63763 0.935936 19.4997 51.2288 73.4314 73.5458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1980 0.000256 512 230 1480 73728 2.36058 1.77222 66.1231 52.4787 122.849 122.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1190 0.001024 2048 390 560 14080 1.35933 12.094 52.252 65.7484 65.8117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1260 0.000512 2048 180 1840 35072 3.47546 95.0311 104.779 203.33 203.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 530 3.2e-05 1024 195 2600 196608 142.017 26.8225 549.005 835.865 1553.99 1554.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1970 0.000128 2048 350 2000 143360 11.5344 14.3408 504.512 419.164 949.628 949.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 380 6.4e-05 512 87 320 114688 29.9039 6.70515 20.4251 209.168 266.439 266.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 350 0.001024 4096 107 1560 4096 2.70832 19.6428 104.445 126.84 126.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 560 0.000256 4096 165 2960 39936 20.0582 13.9269 433.274 418.578 885.943 886.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1080 6.4e-05 2048 360 1000 221184 57.4038 28.3208 461.502 836.042 1383.43 1383.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 950 0.000512 512 210 760 29696 1.66298 0.941568 12.0101 51.2677 66.0104 66.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1980 0.000256 512 230 1480 72960 2.35696 1.77062 53.2253 52.3457 109.812 109.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1190 0.001024 2048 390 560 14016 1.36192 10.2071 52.2557 63.8677 63.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1260 0.000512 2048 180 1840 34944 3.46538 77.3333 104.607 185.45 185.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 530 3.2e-05 1024 195 2600 147456 144.034 25.8143 336.494 791.971 1298.58 1298.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1970 0.000128 2048 350 2000 143232 11.526 14.3329 410.988 419.072 855.991 856.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 380 6.4e-05 512 87 320 98304 29.2273 6.53901 14.4512 198.212 248.676 248.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 350 0.001024 4096 107 1560 4032 2.70819 16.3745 104.444 123.57 123.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 560 0.000256 4096 165 2960 39168 20.0385 13.9126 345.156 417.54 796.75 796.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1080 6.4e-05 2048 360 1000 221184 57.1368 28.1723 373.713 833.398 1292.58 1292.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 950 0.000512 512 210 760 29184 1.64528 0.9256 9.62934 49.9172 62.2474 62.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1980 0.000256 512 230 1480 74016 2.36672 1.77898 106.767 52.6035 163.631 163.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1190 0.001024 2048 390 560 14184 1.36611 19.274 52.3168 73.0006 73.0563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1260 0.000512 2048 180 1840 35136 3.47184 155.902 104.687 264.105 264.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 530 3.2e-05 1024 195 2600 202752 136.186 26.2761 943.419 815.666 1921.82 1922.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1970 0.000128 2048 350 2000 143568 11.5692 14.3711 820.038 418.822 1264.88 1264.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 380 6.4e-05 512 87 320 110592 29.405 6.58227 30.9642 204.102 271.293 271.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 350 0.001024 4096 107 1560 4248 2.72998 32.0432 104.852 139.668 139.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 560 0.000256 4096 165 2960 40032 20.183 13.9678 695.577 419.326 1149.16 1149.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1080 6.4e-05 2048 360 1000 223488 57.3954 28.385 744.04 837.462 1667.44 1667.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 950 0.000512 512 210 760 29952 1.63411 0.926912 19.4005 49.9346 72.0241 72.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1980 0.000256 512 230 1480 73728 2.34608 1.76979 74.4377 52.4435 131.106 131.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1190 0.001024 2048 390 560 14112 1.35782 12.9823 52.3756 66.757 66.8139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1260 0.000512 2048 180 1840 34992 3.46925 101.869 104.598 209.98 210.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 530 3.2e-05 1024 195 2600 184320 134.483 25.8285 556.674 791.821 1509.07 1509.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1970 0.000128 2048 350 2000 143424 11.561 14.3647 534.504 419.42 979.923 980
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 380 6.4e-05 512 87 320 92160 29.8447 6.53904 17.2124 198.157 251.983 252.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 350 0.001024 4096 107 1560 4176 2.71853 20.997 104.95 128.709 128.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 560 0.000256 4096 165 2960 39744 20.0765 13.9431 451.484 418.273 903.876 903.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1080 6.4e-05 2048 360 1000 221184 57.4022 28.299 479.553 835.255 1400.66 1400.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 950 0.000512 512 210 760 28800 1.63354 0.91472 11.8321 49.6272 64.1352 64.2477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1980 0.000256 512 230 1480 73440 2.36454 1.77245 64.9383 52.4401 121.628 121.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1190 0.001024 2048 390 560 14040 1.36602 11.3336 52.3324 65.0737 65.1307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1260 0.000512 2048 180 1840 34992 3.47978 89.6068 104.701 197.833 197.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 530 3.2e-05 1024 195 2600 165888 145.733 26.2818 440.234 816.051 1428.57 1428.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1970 0.000128 2048 350 2000 143424 11.5724 14.4209 471.288 418.877 916.231 916.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 380 6.4e-05 512 87 320 110592 29.4343 6.58432 18.0233 204.226 258.509 258.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 350 0.001024 4096 107 1560 4104 2.72269 17.8339 104.869 125.47 125.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 560 0.000256 4096 165 2960 39744 20.126 13.9646 399.508 418.313 852.015 852.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1080 6.4e-05 2048 360 1000 221184 57.5737 28.3229 422.809 834.765 1343.63 1343.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 950 0.000512 512 210 760 29376 1.6289 0.917664 10.5512 49.6546 62.8803 62.9963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1980 0.000256 512 230 1480 72576 2.33834 1.75933 58.1591 52.1173 114.49 114.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1190 0.001024 2048 390 560 13824 1.3537 9.72966 51.9548 63.082 63.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1260 0.000512 2048 180 1840 34848 3.46666 79.2299 104.539 187.278 187.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 530 3.2e-05 1024 195 2600 147456 143.872 25.8566 348.982 791.538 1310.53 1310.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1970 0.000128 2048 350 2000 142848 11.5124 14.3304 418.169 418.071 862.164 862.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 380 6.4e-05 512 87 320 73728 31.5528 6.53475 11.1602 198.142 247.633 247.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 350 0.001024 4096 107 1560 4032 2.72438 16.8974 104.888 124.553 124.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 560 0.000256 4096 165 2960 39168 19.9717 13.8507 349.953 415.786 799.671 799.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1080 6.4e-05 2048 360 1000 216576 57.4954 28.0767 368.717 829.018 1283.47 1283.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 950 0.000512 512 210 760 27648 1.60141 0.882688 9.20586 48.9585 60.7779 60.8952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1980 0.000256 512 230 1480 73600 2.33821 1.76554 104.707 52.4136 161.34 161.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1190 0.001024 2048 390 560 14240 1.36429 18.2987 52.5514 72.2581 72.3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1260 0.000512 2048 180 1840 35120 3.47245 146.987 104.791 255.294 255.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 530 3.2e-05 1024 195 2600 204800 137.513 26.4658 889.944 824.913 1879.11 1879.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1970 0.000128 2048 350 2000 143680 11.5528 14.3841 772.119 419.568 1217.7 1217.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 380 6.4e-05 512 87 320 112640 29.5504 6.62195 29.7055 206.409 272.525 272.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 350 0.001024 4096 107 1560 4240 2.73536 30.6442 104.972 138.395 138.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 560 0.000256 4096 165 2960 40000 20.0273 13.9298 655.159 418.487 1107.7 1107.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1080 6.4e-05 2048 360 1000 222720 57.4248 28.3573 695.687 838.879 1620.51 1620.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 950 0.000512 512 210 760 29440 1.63133 0.924032 17.9756 49.8503 70.5102 70.6234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1980 0.000256 512 230 1480 72960 2.33782 1.76454 71.6385 52.2448 128.099 128.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1190 0.001024 2048 390 560 14080 1.3609 12.5742 52.4172 66.3949 66.4515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1260 0.000512 2048 180 1840 35040 3.48579 99.1227 104.792 207.444 207.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 530 3.2e-05 1024 195 2600 204800 137.392 26.4739 606.025 824.986 1595.15 1595.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1970 0.000128 2048 350 2000 143360 11.5161 14.3392 521.691 418.861 966.481 966.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 380 6.4e-05 512 87 320 102400 30.5001 6.61709 18.8993 206.464 262.721 262.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 350 0.001024 4096 107 1560 4160 2.72035 19.7742 104.969 127.505 127.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 560 0.000256 4096 165 2960 39680 19.9465 13.8584 441.439 416.736 892.082 892.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1080 6.4e-05 2048 360 1000 222720 57.3294 28.3846 471.31 838.908 1396.09 1396.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 950 0.000512 512 210 760 29440 1.6343 0.925472 12.3078 49.8919 64.8919 65.0076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1980 0.000256 512 230 1480 72960 2.35862 1.77152 63.0293 52.5033 119.776 119.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1190 0.001024 2048 390 560 13920 1.35581 10.0904 52.121 63.6088 63.6666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1260 0.000512 2048 180 1840 34800 3.46528 82.7966 104.34 190.648 190.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 530 3.2e-05 1024 195 2600 184320 142.539 26.4765 457.951 824.945 1452.18 1452.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1970 0.000128 2048 350 2000 143520 11.5503 14.373 439.314 419.43 884.741 884.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 380 6.4e-05 512 87 320 92160 31.4116 6.62938 14.4853 206.473 259.241 259.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 350 0.001024 4096 107 1560 4080 2.71738 16.8301 104.958 124.552 124.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 560 0.000256 4096 165 2960 39360 20.1225 13.9497 368.239 418.798 821.212 821.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1080 6.4e-05 2048 360 1000 218880 57.8537 28.4099 389.621 835.534 1311.58 1311.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 950 0.000512 512 210 760 28800 1.6713 0.928864 10.1705 49.9451 62.842 62.9596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1980 0.000256 512 230 1480 71680 2.34659 1.75341 56.313 51.8726 112.399 112.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1190 0.001024 2048 390 560 13760 1.35296 9.68909 51.8656 62.9511 63.0093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1260 0.000512 2048 180 1840 34880 3.47546 82.4361 104.697 190.651 190.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 530 3.2e-05 1024 195 2600 163840 134.234 25.3645 396.397 769.523 1325.79 1326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1970 0.000128 2048 350 2000 142720 11.5448 14.3755 432.004 418.108 876.109 876.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 380 6.4e-05 512 87 320 81920 29.7402 6.43942 12.5637 192.643 241.625 241.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 350 0.001024 4096 107 1560 3840 2.70163 14.9873 104.026 121.759 121.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 560 0.000256 4096 165 2960 38400 19.9711 13.8089 362.189 413.84 809.906 810
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1080 6.4e-05 2048 360 1000 215040 57.3607 27.9244 377.125 824.894 1287.47 1287.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 950 0.000512 512 210 760 28160 1.69389 0.928352 9.76042 49.9799 62.4887 62.6027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1980 0.000256 512 230 1480 73728 2.35056 1.77549 100.723 52.483 157.447 157.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1190 0.001024 2048 390 560 14208 1.36397 17.1254 52.446 70.9798 71.0432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1260 0.000512 2048 180 1840 35136 3.47562 138.115 104.753 246.387 246.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 530 3.2e-05 1024 195 2600 196608 139.191 26.4303 797.848 823.917 1787.67 1787.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1970 0.000128 2048 350 2000 143616 11.5386 14.4179 725.786 420.738 1172.56 1172.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 380 6.4e-05 512 87 320 110592 29.7084 6.6176 27.5105 206.172 270.251 270.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 350 0.001024 4096 107 1560 4224 2.72547 28.6085 104.847 136.225 136.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 560 0.000256 4096 165 2960 39936 20.0537 13.9819 616.611 418.638 1069.39 1069.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1080 6.4e-05 2048 360 1000 222720 57.2358 28.3311 655.516 836.356 1577.61 1577.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 950 0.000512 512 210 760 29184 1.64115 0.9216 16.9169 49.8256 69.4337 69.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1980 0.000256 512 230 1480 72960 2.35379 1.76406 69.9552 52.3428 126.537 126.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1190 0.001024 2048 390 560 14016 1.36602 12.5312 52.2567 66.196 66.2528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1260 0.000512 2048 180 1840 34944 3.46214 97.5746 104.61 205.69 205.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 530 3.2e-05 1024 195 2600 147456 144.008 27.0541 428.646 791.97 1391.95 1392.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1970 0.000128 2048 350 2000 143232 11.5323 14.4529 515.592 419.076 960.727 960.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 380 6.4e-05 512 87 320 98304 29.2245 6.5375 17.6252 198.218 251.844 252.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 350 0.001024 4096 107 1560 4032 2.7135 19.9019 104.459 127.116 127.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 560 0.000256 4096 165 2960 39168 20.0648 13.9125 430.886 417.55 882.518 882.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1080 6.4e-05 2048 360 1000 221184 57.1355 28.234 464.375 833.417 1383.32 1383.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 950 0.000512 512 210 760 29184 1.64506 0.92592 11.7432 49.9182 64.3565 64.4692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1980 0.000256 512 230 1480 72576 2.33882 1.76262 59.4534 52.1052 115.774 115.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1190 0.001024 2048 390 560 13824 1.35142 9.83786 51.9549 63.1866 63.2426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1260 0.000512 2048 180 1840 34848 3.47306 80.7383 104.519 188.775 188.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 530 3.2e-05 1024 195 2600 147456 143.893 25.8062 357.226 791.43 1318.62 1318.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1970 0.000128 2048 350 2000 142848 11.52 14.3901 424.683 417.954 868.62 868.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 380 6.4e-05 512 87 320 73728 31.5541 6.53606 11.3247 198.114 247.766 247.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 350 0.001024 4096 107 1560 4032 2.72454 17.2357 104.87 124.873 124.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 560 0.000256 4096 165 2960 39168 19.9681 13.8506 355.946 415.651 805.52 805.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1080 6.4e-05 2048 360 1000 216576 57.4805 28.0022 374.837 829.324 1289.8 1289.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 950 0.000512 512 210 760 27648 1.60224 0.88864 9.31926 47.8839 59.8255 59.9411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1980 0.000256 512 230 1480 72192 2.34163 1.75718 54.5109 52.4252 111.146 111.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1190 0.001024 2048 390 560 13824 1.38989 9.89184 52.7206 64.0475 64.1082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1260 0.000512 2048 180 1840 34560 3.44998 75.5057 105.025 184.021 184.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 530 3.2e-05 1024 195 2600 98304 154.061 25.8148 224.841 799.335 1204.32 1204.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1970 0.000128 2048 350 2000 142080 11.5435 14.3314 397.574 421.272 844.804 844.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 380 6.4e-05 512 87 320 98304 29.2586 6.53456 14.1684 200.118 250.32 250.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 350 0.001024 4096 107 1560 3840 2.70394 14.8455 105.378 122.97 123.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 560 0.000256 4096 165 2960 38400 19.9641 13.8118 328.378 422.991 785.248 785.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1080 6.4e-05 2048 360 1000 215040 57.417 27.9293 352.387 837.484 1275.38 1275.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 950 0.000512 512 210 760 27648 1.62227 0.888832 9.20998 49.2337 61.0811 61.1991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1980 0.000256 512 230 1480 73600 2.37696 1.7801 101.753 52.531 158.557 158.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1190 0.001024 2048 390 560 14200 1.36755 17.9204 52.4506 71.7813 71.8418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1260 0.000512 2048 180 1840 35100 3.48365 142.281 104.696 250.504 250.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 530 3.2e-05 1024 195 2600 204800 137.606 26.5294 870.214 824.136 1858.76 1858.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1970 0.000128 2048 350 2000 143400 11.6244 14.374 754.34 418.801 1199.21 1199.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 380 6.4e-05 512 87 320 102400 30.5734 6.64051 26.3909 206.224 270.072 270.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 350 0.001024 4096 107 1560 4200 2.72656 29.962 104.766 137.497 137.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 560 0.000256 4096 165 2960 40000 20.2191 13.9774 641.195 419.549 1095.04 1095.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1080 6.4e-05 2048 360 1000 222400 57.6737 28.3915 680.205 837.292 1603.72 1603.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 950 0.000512 512 210 760 29600 1.63082 0.925088 17.3057 49.8327 69.8262 69.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1980 0.000256 512 230 1480 72800 2.3648 1.76976 73.922 52.3272 130.5 130.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1190 0.001024 2048 390 560 14000 1.35667 12.3576 52.1871 65.9448 65.9987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1260 0.000512 2048 180 1840 35000 3.4775 97.833 104.694 206.048 206.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 530 3.2e-05 1024 195 2600 204800 137.716 26.5032 593.928 824.274 1582.7 1582.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1970 0.000128 2048 350 2000 143200 11.5917 14.6999 512.39 419.01 957.763 957.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 380 6.4e-05 512 87 320 102400 30.5998 6.62992 18.2284 206.296 261.99 262.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 350 0.001024 4096 107 1560 4000 2.70214 19.755 104.231 126.731 126.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 560 0.000256 4096 165 2960 39200 20.1025 13.9407 427.859 417.421 879.421 879.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1080 6.4e-05 2048 360 1000 220800 57.4485 28.244 460.438 833.101 1379.39 1379.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 950 0.000512 512 210 760 28800 1.65382 0.927744 11.6908 49.8956 64.2979 64.4137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1980 0.000256 512 230 1480 72000 2.36013 1.76138 61.4772 51.9433 117.656 117.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1190 0.001024 2048 390 560 13800 1.34758 10.6007 51.9594 63.9508 64.0061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1260 0.000512 2048 180 1840 34800 3.46813 83.4971 104.503 191.513 191.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 530 3.2e-05 1024 195 2600 153600 149.386 26.5193 384.107 825.022 1385.31 1385.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1970 0.000128 2048 350 2000 142800 11.5835 14.4445 442.874 417.976 886.952 887.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 380 6.4e-05 512 87 320 76800 32.8752 6.63789 12.3316 206.526 258.605 258.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 350 0.001024 4096 107 1560 3900 2.7039 16.8835 104.305 123.935 123.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 560 0.000256 4096 165 2960 38400 20.0732 13.8281 370.196 413.966 818.168 818.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1080 6.4e-05 2048 360 1000 220800 58.0058 28.3899 398.857 838.28 1323.69 1323.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 950 0.000512 512 210 760 28800 1.67258 0.929728 10.1418 49.9891 62.86 62.9716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1980 0.000256 512 230 1480 72000 2.33501 1.75366 57.4015 51.9276 113.532 113.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1190 0.001024 2048 390 560 13600 1.34621 9.56006 51.6572 62.6084 62.6648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1260 0.000512 2048 180 1840 34800 3.47914 77.1581 104.707 185.386 185.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 530 3.2e-05 1024 195 2600 204800 137.548 26.4773 472.636 824.628 1461.57 1461.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1970 0.000128 2048 350 2000 142400 11.5118 14.3462 406.524 417.436 849.889 849.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 380 6.4e-05 512 87 320 102400 30.5508 6.63021 15.0251 206.453 258.895 259.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 350 0.001024 4096 107 1560 3600 2.67824 15.6611 103.166 121.55 121.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 560 0.000256 4096 165 2960 38400 19.9634 13.8301 337.543 414.238 785.673 785.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1080 6.4e-05 2048 360 1000 217600 56.9392 27.9979 361.485 825.444 1272.02 1272.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 950 0.000512 512 210 760 28800 1.68902 0.933312 9.81232 50.0308 62.5956 62.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1980 0.000256 512 230 1488 73984 2.35043 1.77565 86.9656 52.577 143.785 143.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1190 0.001024 2048 390 528 14560 1.36192 24.7132 52.4742 78.592 78.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1260 0.000512 2048 180 1824 35264 3.4857 117.271 104.933 225.735 225.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 530 3.2e-05 1024 195 2592 221184 136.067 26.818 767.809 835.615 1766.59 1766.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1970 0.000128 2048 350 2016 143616 11.5334 14.3544 623.046 419.281 1068.29 1068.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 380 6.4e-05 512 87 336 126976 28.7569 6.70842 28.7699 209.126 273.6 273.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 350 0.001024 4096 107 1584 4032 2.7177 46.3975 104.829 153.99 154.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 560 0.000256 4096 165 2976 41216 20.0422 13.9467 553.203 419.381 1006.68 1006.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1080 6.4e-05 2048 360 1008 215040 58.7575 28.3136 1005.73 838.439 1931.41 1931.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 950 0.000512 512 210 768 29696 1.64739 0.9328 14.8271 51.2014 68.7425 68.8528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1980 0.000256 512 230 1488 73728 2.35568 1.7703 54.6593 52.4402 111.34 111.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1190 0.001024 2048 390 528 14528 1.36659 24.6176 52.4928 78.5216 78.5777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1260 0.000512 2048 180 1824 35200 3.47446 75.3725 104.875 183.765 183.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 530 3.2e-05 1024 195 2592 212992 137.991 26.9041 476.424 835.873 1477.46 1477.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1970 0.000128 2048 350 2016 143616 11.554 14.3483 401.994 419.552 847.521 847.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 380 6.4e-05 512 87 336 122880 29.1783 6.70637 44.1084 209.148 289.38 289.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 350 0.001024 4096 107 1584 3968 2.71555 45.8949 104.691 153.346 153.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 560 0.000256 4096 165 2976 40960 20.0148 13.926 362.767 418.373 815.18 815.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1080 6.4e-05 2048 360 1008 215040 58.8407 28.385 1001.46 838.73 1927.59 1927.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 950 0.000512 512 210 768 29696 1.65622 0.934976 9.47536 51.2268 63.4219 63.5293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1980 0.000256 512 230 1488 73728 2.34848 1.77318 45.785 52.5365 102.558 102.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1190 0.001024 2048 390 528 14496 1.63248 25.7495 52.4858 79.9164 79.9721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1260 0.000512 2048 180 1824 35136 3.46698 62.2845 104.77 170.565 170.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 530 3.2e-05 1024 195 2592 196608 139.231 26.4377 363.428 824.727 1354.1 1354.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1970 0.000128 2048 350 2016 143424 11.527 14.37 332.141 419.341 777.454 777.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 380 6.4e-05 512 87 336 122880 28.5903 6.61299 44.4784 206.428 286.352 286.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 350 0.001024 4096 107 1584 3936 2.71382 45.089 104.663 152.508 152.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 560 0.000256 4096 165 2976 41088 20.011 13.9295 306.076 419.05 759.17 759.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1080 6.4e-05 2048 360 1008 213504 58.9651 28.3315 996.209 837.24 1920.92 1921.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 950 0.000512 512 210 768 29184 1.63811 0.919616 7.69258 49.8519 60.2325 60.3484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1980 0.000256 512 230 1488 73920 2.37078 1.78134 82.3974 52.5947 139.258 139.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1190 0.001024 2048 390 528 14560 1.36602 13.6094 52.5108 67.5292 67.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1260 0.000512 2048 180 1824 35240 3.48026 112.481 104.921 220.928 220.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 530 3.2e-05 1024 195 2592 225280 135.887 26.9783 755.788 838.595 1757.54 1757.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1970 0.000128 2048 350 2016 143600 11.5881 14.3669 603.36 419.461 1048.85 1048.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 380 6.4e-05 512 87 336 128000 28.8473 6.73117 27.4074 209.821 273.045 273.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 350 0.001024 4096 107 1584 4040 2.74227 39.2289 104.939 146.955 147.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 560 0.000256 4096 165 2976 41120 20.1412 13.992 523.399 419.621 977.261 977.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1080 6.4e-05 2048 360 1008 215040 58.8715 28.3628 551.987 838.604 1477.99 1478.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 950 0.000512 512 210 768 29440 1.65299 0.931936 13.6985 50.0298 66.4411 66.5539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1980 0.000256 512 230 1488 73600 2.3407 1.76947 53.8467 52.4098 110.479 110.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1190 0.001024 2048 390 528 14480 1.36806 22.1816 52.4081 76.0001 76.0575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1260 0.000512 2048 180 1824 35200 3.48195 74.1533 104.919 182.599 182.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 530 3.2e-05 1024 195 2592 204800 137.584 26.4686 450.512 824.902 1439.75 1439.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1970 0.000128 2048 350 2016 143520 11.5569 14.35 396.41 419.596 841.989 842.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 380 6.4e-05 512 87 336 122880 28.5826 6.62272 17.719 206.447 259.611 259.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 350 0.001024 4096 107 1584 4000 2.73203 38.7288 104.944 146.447 146.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 560 0.000256 4096 165 2976 40640 20.0277 13.9244 340.507 418.038 792.602 792.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1080 6.4e-05 2048 360 1008 215040 58.6986 28.3267 377.024 838.702 1302.91 1303.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 950 0.000512 512 210 768 28800 1.65136 0.923744 9.01158 49.8953 61.6179 61.7275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1980 0.000256 512 230 1488 73440 2.3679 1.77152 44.9924 52.428 101.675 101.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1190 0.001024 2048 390 528 14400 1.64659 23.9774 52.2957 77.9653 78.0231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1260 0.000512 2048 180 1824 35160 3.48355 60.1253 104.907 168.56 168.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 530 3.2e-05 1024 195 2592 215040 135.328 26.4973 387.948 825.044 1375.09 1375.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1970 0.000128 2048 350 2016 143280 11.5827 14.4195 323.942 419.209 769.225 769.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 380 6.4e-05 512 87 336 122880 28.6235 6.63162 14.9116 206.473 256.883 257.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 350 0.001024 4096 107 1584 3960 2.72723 38.3332 104.933 146.037 146.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 560 0.000256 4096 165 2976 40800 20.085 13.949 293.473 418.208 745.816 745.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1080 6.4e-05 2048 360 1008 213120 59.2051 28.3364 926.887 835.347 1849.95 1850.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 950 0.000512 512 210 768 28800 1.65216 0.925696 7.58755 49.8659 60.1644 60.2747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1980 0.000256 512 230 1488 73728 2.34906 1.77357 107.282 52.4617 163.983 164.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1190 0.001024 2048 390 528 14544 1.36202 19.1961 52.4329 73.0371 73.0992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1260 0.000512 2048 180 1824 35232 3.4857 157.267 104.823 265.618 265.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 530 3.2e-05 1024 195 2592 208896 136.389 26.4639 992.653 824.137 1979.92 1980.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1970 0.000128 2048 350 2016 143616 11.5569 14.4301 842.879 419.109 1288.05 1288.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 380 6.4e-05 512 87 336 122880 28.5789 6.62912 36.6674 206.196 278.309 278.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 350 0.001024 4096 107 1584 4032 2.73818 31.4813 104.845 139.111 139.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 560 0.000256 4096 165 2976 41088 20.0274 13.9568 722.448 418.488 1175.03 1175.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1080 6.4e-05 2048 360 1008 214272 69.6492 28.3935 741.935 840.304 1680.44 1680.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 950 0.000512 512 210 768 29568 1.65088 0.928736 20.4029 50.0516 73.1627 73.2774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1980 0.000256 512 230 1488 73728 2.3513 1.772 69.4455 52.5108 126.201 126.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1190 0.001024 2048 390 528 14496 1.36304 12.071 52.4474 65.9237 65.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1260 0.000512 2048 180 1824 35136 3.47024 98.9942 104.704 207.211 207.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 530 3.2e-05 1024 195 2592 196608 139.143 26.5204 583.348 824.256 1573.54 1573.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1970 0.000128 2048 350 2016 143424 11.522 14.4327 529.225 419.056 974.31 974.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 380 6.4e-05 512 87 336 122880 28.5417 6.61914 23.9808 206.262 265.642 265.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 350 0.001024 4096 107 1584 3936 2.71565 19.1755 104.599 126.533 126.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 560 0.000256 4096 165 2976 41088 19.9886 13.9346 458.312 418.807 911.147 911.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1080 6.4e-05 2048 360 1008 213504 58.8081 28.3043 504.739 837.273 1429.29 1429.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 950 0.000512 512 210 768 29184 1.63904 0.917568 12.4689 49.8351 64.9898 65.0983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1980 0.000256 512 230 1488 73152 2.35146 1.77078 58.5987 52.3986 115.236 115.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1190 0.001024 2048 390 528 14400 1.36378 30.1848 52.3148 83.9062 83.9598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1260 0.000512 2048 180 1824 35136 3.4816 79.6592 104.822 188.009 188.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 530 3.2e-05 1024 195 2592 184320 134.499 25.8355 442.067 791.272 1393.95 1394.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1970 0.000128 2048 350 2016 143424 11.5594 14.4908 427.482 419.123 872.731 872.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 380 6.4e-05 512 87 336 110592 28.1108 6.5448 17.8425 198.023 250.754 250.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 350 0.001024 4096 107 1584 3888 2.71357 58.0924 104.587 165.438 165.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 560 0.000256 4096 165 2976 40896 20.0107 13.9461 367.812 417.976 819.844 819.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1080 6.4e-05 2048 360 1008 211968 59.0042 28.3911 418.619 834.671 1340.84 1340.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 950 0.000512 512 210 768 28800 1.6327 0.919456 10.2187 49.605 62.5126 62.6168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1980 0.000256 512 230 1488 72960 2.35571 1.76749 49.9054 52.3131 106.457 106.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1190 0.001024 2048 390 528 14400 1.61622 32.5849 52.4543 86.7013 86.7596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1260 0.000512 2048 180 1824 34944 3.46061 67.1744 104.449 175.126 175.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 530 3.2e-05 1024 195 2592 147456 144.011 25.8087 300.502 791.436 1262.03 1262.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1970 0.000128 2048 350 2016 143232 11.5323 14.3707 362.076 418.796 806.851 806.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 380 6.4e-05 512 87 336 98304 29.2292 6.54371 13.5006 198.082 247.596 247.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 350 0.001024 4096 107 1584 3840 2.70746 56.5186 104.604 163.873 163.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 560 0.000256 4096 165 2976 40704 20.0084 13.9198 310.202 417.279 761.515 761.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1080 6.4e-05 2048 360 1008 211968 58.7161 28.2355 1217.52 833.124 2137.77 2137.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 950 0.000512 512 210 768 29184 1.64691 0.924384 8.75802 49.891 61.3506 61.4605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1980 0.000256 512 230 1488 73696 2.36544 1.77347 102.675 52.5073 159.437 159.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1190 0.001024 2048 390 528 14560 1.36602 17.8995 52.539 71.8469 71.9031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1260 0.000512 2048 180 1824 35224 3.48534 146.234 104.894 254.656 254.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 530 3.2e-05 1024 195 2592 215040 135.843 26.5645 944.992 827.457 1935.13 1935.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1970 0.000128 2048 350 2016 143584 11.5919 14.3938 779.611 419.339 1225.01 1225.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 380 6.4e-05 512 87 336 121856 28.8649 6.64922 34.1327 207.041 276.927 277.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 350 0.001024 4096 107 1584 4032 2.74685 29.1356 104.964 136.891 136.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 560 0.000256 4096 165 2976 40992 20.1168 13.9607 667.366 418.999 1120.55 1120.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1080 6.4e-05 2048 360 1008 214144 58.952 28.3537 689.311 837.273 1614.05 1614.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 950 0.000512 512 210 768 29568 1.66109 0.937312 19.3324 51.2562 73.3169 73.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1980 0.000256 512 230 1488 73472 2.35389 1.77357 67.3381 52.507 124.091 124.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1190 0.001024 2048 390 528 14448 1.36438 11.1641 52.3573 64.9305 64.9878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1260 0.000512 2048 180 1824 35168 3.48387 91.8524 104.817 200.199 200.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 530 3.2e-05 1024 195 2592 200704 134.877 28.0515 556.305 807.689 1527.2 1527.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1970 0.000128 2048 350 2016 143584 11.5454 14.4036 492.216 419.12 937.36 937.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 380 6.4e-05 512 87 336 114688 28.5417 7.70403 21.2988 202.641 260.422 260.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 350 0.001024 4096 107 1584 3920 2.7136 17.8603 104.584 125.201 125.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 560 0.000256 4096 165 2976 40768 20.0253 13.9571 420.65 418.833 873.576 873.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1080 6.4e-05 2048 360 1008 213248 58.9843 28.3278 435.15 836.821 1359.44 1359.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 950 0.000512 512 210 768 28672 1.65882 0.924192 11.7841 49.9218 64.4205 64.5339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1980 0.000256 512 230 1488 73248 2.3745 1.7768 56.084 52.5496 112.9 112.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1190 0.001024 2048 390 528 14448 1.36806 9.15443 52.5175 63.0812 63.1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1260 0.000512 2048 180 1824 35112 3.48509 75.5941 104.833 183.956 184.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 530 3.2e-05 1024 195 2592 172032 141.903 26.2697 390.011 807.86 1366.31 1366.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1970 0.000128 2048 350 2016 143136 11.5671 14.3755 403.606 418.716 848.341 848.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 380 6.4e-05 512 87 336 107520 29.2743 6.58096 16.7767 202.177 255.043 255.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 350 0.001024 4096 107 1584 3864 2.71517 15.4153 104.597 122.77 122.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 560 0.000256 4096 165 2976 40992 20.1155 13.9681 349.599 419.183 802.966 803.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1080 6.4e-05 2048 360 1008 212352 59.2916 28.5277 355.922 836.883 1280.78 1280.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 950 0.000512 512 210 768 28224 1.62598 0.90128 9.48358 49.3688 61.5075 61.6231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1980 0.000256 512 230 1488 72576 2.33654 1.75309 49.4926 52.0254 105.722 105.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1190 0.001024 2048 390 528 14336 1.6304 9.53267 52.4058 63.616 63.6887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1260 0.000512 2048 180 1824 34944 3.46522 67.8367 104.606 175.951 176.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 530 3.2e-05 1024 195 2592 172032 132.04 25.3604 352.393 770.033 1280.1 1280.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1970 0.000128 2048 350 2016 143360 11.5196 14.4652 364.789 419.295 810.146 810.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 380 6.4e-05 512 87 336 86016 29.3231 6.43104 12.5201 192.741 241.253 241.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 350 0.001024 4096 107 1584 3808 2.72797 50.5343 104.671 157.977 158.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 560 0.000256 4096 165 2976 39424 19.9008 13.822 304.686 415.063 753.576 753.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1080 6.4e-05 2048 360 1008 211456 59.1469 28.2911 362.526 837.619 1287.74 1287.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 950 0.000512 512 210 768 26880 1.65936 0.902176 8.41491 49.4254 60.5293 60.6398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1980 0.000256 512 230 1488 73728 2.34771 1.77184 97.5067 52.3967 154.139 154.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1190 0.001024 2048 390 528 14528 1.36416 17.0366 52.4444 70.8877 70.9447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1260 0.000512 2048 180 1824 35200 3.46726 139.022 104.796 247.33 247.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 530 3.2e-05 1024 195 2592 212992 137.885 26.8226 887.253 835.194 1887.43 1887.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1970 0.000128 2048 350 2016 143616 11.5481 14.3749 751.507 419.214 1196.72 1196.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 380 6.4e-05 512 87 336 122880 29.1254 6.70605 34.096 208.977 279.143 279.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 350 0.001024 4096 107 1584 3968 2.71696 28.3425 104.606 135.708 135.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 560 0.000256 4096 165 2976 40960 20.0072 13.9263 645.435 418.011 1097.48 1097.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1080 6.4e-05 2048 360 1008 215040 58.6444 28.3484 670.946 838.074 1596.18 1596.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 950 0.000512 512 210 768 29696 1.65539 0.93632 18.0515 51.2034 71.975 72.0916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1980 0.000256 512 230 1488 73728 2.35539 1.77146 64.3741 52.4802 121.096 121.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1190 0.001024 2048 390 528 14464 1.36262 11.3787 52.4911 65.2793 65.3325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1260 0.000512 2048 180 1824 35072 3.4665 89.291 104.703 197.503 197.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 530 3.2e-05 1024 195 2592 196608 142.042 26.8288 520.613 835.959 1525.71 1525.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1970 0.000128 2048 350 2016 143360 11.5256 14.3483 485.663 418.948 930.556 930.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 380 6.4e-05 512 87 336 114688 29.8857 6.70925 20.6954 209.19 266.724 266.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 350 0.001024 4096 107 1584 3840 2.70726 17.9118 104.339 125.003 125.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 560 0.000256 4096 165 2976 40960 20.0154 13.9249 418.609 418.982 871.636 871.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1080 6.4e-05 2048 360 1008 212992 58.7553 28.3494 431.001 836.084 1354.35 1354.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 950 0.000512 512 210 768 29696 1.66112 0.937984 11.4602 51.2648 65.453 65.5691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1980 0.000256 512 230 1488 72960 2.35136 1.76963 52.5411 52.3053 109.081 109.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1190 0.001024 2048 390 528 14400 1.58157 9.80096 52.4452 63.8723 63.9289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1260 0.000512 2048 180 1824 34944 3.46083 73.7546 104.435 181.694 181.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 530 3.2e-05 1024 195 2592 147456 144.02 25.8232 321.121 791.338 1282.57 1282.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1970 0.000128 2048 350 2016 143232 11.5278 14.3584 404.804 418.799 849.562 849.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 380 6.4e-05 512 87 336 98304 29.2212 6.53453 15.1627 198.049 249.209 249.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 350 0.001024 4096 107 1584 3840 2.71165 14.9045 104.587 122.247 122.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 560 0.000256 4096 165 2976 40704 20.0148 13.913 351.237 417.281 802.55 802.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1080 6.4e-05 2048 360 1008 211968 58.6791 28.457 361.625 833.29 1282.21 1282.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 950 0.000512 512 210 768 29184 1.64832 0.925632 9.4624 49.8931 62.0608 62.1806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1980 0.000256 512 230 1488 73728 2.35885 1.7745 47.821 52.525 104.597 104.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1190 0.001024 2048 390 528 14336 1.65738 8.92141 52.457 63.0828 63.1408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1260 0.000512 2048 180 1824 34816 3.45293 65.3578 104.277 173.13 173.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 530 3.2e-05 1024 195 2592 131072 146.934 25.8103 252.496 791.513 1217.03 1217.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1970 0.000128 2048 350 2016 142848 11.5487 14.3668 354.833 418.271 799.096 799.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 380 6.4e-05 512 87 336 98304 29.2381 6.53466 13.9355 198.118 248.065 248.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 350 0.001024 4096 107 1584 3584 2.69046 12.4138 103.566 118.714 118.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 560 0.000256 4096 165 2976 40960 20.032 13.9392 312.026 419.04 765.148 765.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1080 6.4e-05 2048 360 1008 212992 58.7777 28.2968 320.403 835.816 1243.45 1243.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 950 0.000512 512 210 768 26624 1.6273 0.878656 7.86419 47.8854 58.3831 58.4977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1980 0.000256 512 230 1488 73728 2.37085 1.78003 102.3 52.5905 159.157 159.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1190 0.001024 2048 390 528 14544 1.36806 16.6852 52.5495 70.6452 70.7013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1260 0.000512 2048 180 1824 35208 3.48285 137.633 104.921 246.079 246.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 530 3.2e-05 1024 195 2592 202752 136.171 26.2737 831.247 816.637 1810.61 1810.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1970 0.000128 2048 350 2016 143568 11.5646 14.361 738.863 419.572 1184.43 1184.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 380 6.4e-05 512 87 336 119808 28.5143 6.58214 32.5912 204.341 272.267 272.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 350 0.001024 4096 107 1584 3960 2.71011 27.2013 104.686 134.642 134.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 560 0.000256 4096 165 2976 41184 20.1429 13.9722 644.271 419.528 1098.02 1098.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1080 6.4e-05 2048 360 1008 214272 58.9472 28.3926 650.5 838.422 1576.42 1576.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 950 0.000512 512 210 768 29376 1.64637 0.929792 17.8283 49.9615 70.4957 70.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1980 0.000256 512 230 1488 73152 2.34832 1.77136 71.8626 52.4444 128.54 128.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1190 0.001024 2048 390 528 14400 1.35792 11.9194 52.3537 65.6738 65.7285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1260 0.000512 2048 180 1824 35136 3.48397 96.727 104.905 205.161 205.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 530 3.2e-05 1024 195 2592 184320 134.435 25.833 530.713 791.897 1483.15 1483.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1970 0.000128 2048 350 2016 143424 11.5552 14.5481 513.442 419.463 959.083 959.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 380 6.4e-05 512 87 336 110592 28.1144 6.54378 21.0306 198.18 254.107 254.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 350 0.001024 4096 107 1584 3888 2.70547 19.5645 104.67 126.984 127.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 560 0.000256 4096 165 2976 40896 20.0396 13.9468 443.726 418.32 896.138 896.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1080 6.4e-05 2048 360 1008 211968 59.0294 28.3279 447.853 835.535 1370.9 1371.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 950 0.000512 512 210 768 28800 1.62944 0.91392 11.9034 49.6282 64.2036 64.3209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1980 0.000256 512 230 1488 73440 2.36848 1.77373 61.506 52.4494 118.211 118.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1190 0.001024 2048 390 528 14256 1.35782 9.91027 52.1195 63.4292 63.4872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1260 0.000512 2048 180 1824 34992 3.46989 81.3875 104.623 189.524 189.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 530 3.2e-05 1024 195 2592 165888 145.753 26.282 404.323 816.044 1392.67 1392.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1970 0.000128 2048 350 2016 143424 11.5683 14.3708 435.574 418.911 880.495 880.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 380 6.4e-05 512 87 336 110592 29.4216 6.58842 17.9556 204.253 258.455 258.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 350 0.001024 4096 107 1584 3672 2.69872 15.85 103.81 122.402 122.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 560 0.000256 4096 165 2976 40608 20.0824 13.9604 373.058 418.629 825.827 825.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1080 6.4e-05 2048 360 1008 210816 59.2704 28.3614 378.003 834.835 1300.63 1300.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 950 0.000512 512 210 768 27648 1.66886 0.91728 9.82349 49.6492 62.1857 62.3002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1980 0.000256 512 230 1488 72576 2.34307 1.76115 57.7443 52.1556 114.117 114.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1190 0.001024 2048 390 528 14112 1.35222 9.56826 51.9709 62.9349 62.9978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1260 0.000512 2048 180 1824 34848 3.45907 81.4173 104.518 189.437 189.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 530 3.2e-05 1024 195 2592 147456 143.84 25.8191 361.253 792.184 1323.37 1323.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1970 0.000128 2048 350 2016 142848 11.5241 14.3352 436.787 418.312 881.035 881.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 380 6.4e-05 512 87 336 110592 28.1052 6.53517 18.5087 198.278 251.671 251.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 350 0.001024 4096 107 1584 3744 2.71142 16.3441 104.675 123.773 123.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 560 0.000256 4096 165 2976 40320 19.9384 13.8527 373.972 416.067 823.932 824.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1080 6.4e-05 2048 360 1008 207360 58.9821 28.0106 373.363 829.616 1290.13 1290.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 950 0.000512 512 210 768 27648 1.60006 0.887232 9.59667 47.903 60.1195 60.2333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1980 0.000256 512 230 1488 73600 2.34326 1.77424 101.735 52.4093 158.375 158.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1190 0.001024 2048 390 528 14480 1.3607 16.5581 52.3987 70.3628 70.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1260 0.000512 2048 180 1824 35200 3.48544 137.046 104.92 245.495 245.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 530 3.2e-05 1024 195 2592 204800 137.513 26.4679 826.755 824.916 1815.93 1816.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1970 0.000128 2048 350 2016 143520 11.5671 14.3493 729.508 419.521 1175.02 1175.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 380 6.4e-05 512 87 336 122880 28.5759 6.62256 32.79 206.47 274.704 274.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 350 0.001024 4096 107 1584 4000 2.72195 27.6224 104.942 135.33 135.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 560 0.000256 4096 165 2976 40640 20.0216 13.9348 629.231 418.038 1081.33 1081.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1080 6.4e-05 2048 360 1008 215040 58.7091 28.3382 644.096 838.793 1570.1 1570.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 950 0.000512 512 210 768 28800 1.64979 0.924832 17.1342 49.8444 69.6803 69.7979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1980 0.000256 512 230 1488 72960 2.34477 1.76128 71.128 52.2436 127.591 127.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1190 0.001024 2048 390 528 14400 1.35987 11.9619 52.4099 65.7736 65.8311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1260 0.000512 2048 180 1824 35040 3.4657 97.4781 104.704 205.691 205.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 530 3.2e-05 1024 195 2592 204800 137.367 26.4438 599.346 825.006 1588.44 1588.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1970 0.000128 2048 350 2016 143040 11.5217 14.3544 522.339 418.87 967.162 967.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 380 6.4e-05 512 87 336 122880 28.5722 6.62797 23.772 206.482 265.692 265.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 350 0.001024 4096 107 1584 3840 2.71126 18.7861 104.513 126.052 126.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 560 0.000256 4096 165 2976 40320 19.9593 13.8895 446.768 416.743 897.466 897.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1080 6.4e-05 2048 360 1008 215040 58.6034 28.3066 463.271 838.927 1389.27 1389.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 950 0.000512 512 210 768 28160 1.66515 0.925696 11.7755 49.8972 64.3913 64.5018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1980 0.000256 512 230 1488 72960 2.36173 1.7735 60.6583 52.4663 117.375 117.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1190 0.001024 2048 390 528 14160 1.35536 9.85907 51.9352 63.1924 63.2484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1260 0.000512 2048 180 1824 35040 3.48243 81.1051 104.823 189.454 189.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 530 3.2e-05 1024 195 2592 184320 142.545 26.4812 447.19 824.353 1440.84 1441.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1970 0.000128 2048 350 2016 143040 11.5591 14.3833 432.042 419.188 877.246 877.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 380 6.4e-05 512 87 336 122880 28.5947 6.63347 19.7657 206.326 261.56 261.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 350 0.001024 4096 107 1584 3840 2.72403 15.874 104.853 123.493 123.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 560 0.000256 4096 165 2976 40320 20.0526 13.9516 371.17 418.914 824.193 824.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1080 6.4e-05 2048 360 1008 211200 59.1231 28.3484 377.153 834.999 1299.78 1299.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 950 0.000512 512 210 768 28800 1.65414 0.9264 10.3151 49.9243 62.9486 63.0616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1980 0.000256 512 230 1488 71680 2.34221 1.75718 55.2383 51.8814 111.331 111.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1190 0.001024 2048 390 528 14080 1.35379 9.92861 51.932 63.2581 63.3131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1260 0.000512 2048 180 1824 34880 3.46538 75.649 104.618 183.778 183.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 530 3.2e-05 1024 195 2592 163840 134.216 25.3873 372.835 769.604 1302.31 1302.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1970 0.000128 2048 350 2016 142720 11.5348 14.377 403.029 418.145 847.159 847.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 380 6.4e-05 512 87 336 81920 29.7483 6.44301 12.9267 192.665 242.016 242.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 350 0.001024 4096 107 1584 3520 2.69299 14.9035 103.566 121.206 121.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 560 0.000256 4096 165 2976 39680 19.9287 13.8139 342.532 413.819 790.197 790.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1080 6.4e-05 2048 360 1008 209920 58.1618 27.997 349.796 825.558 1261.67 1261.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 950 0.000512 512 210 768 28160 1.69437 0.932736 9.29283 49.9972 62.0498 62.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1980 0.000256 512 230 1450 73856 2.35107 1.77747 85.8403 52.5867 142.668 142.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1190 0.001024 2048 390 550 14368 1.36595 26.0055 52.5173 79.932 79.9867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1260 0.000512 2048 180 1850 35200 3.49155 122.864 104.934 231.334 231.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 530 3.2e-05 1024 195 2600 221184 136.029 26.8124 793.526 835.827 1792.47 1792.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1970 0.000128 2048 350 2000 143808 11.5282 14.374 647.34 419.619 1092.94 1093.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 380 6.4e-05 512 87 300 122880 29.0913 6.7097 27.0717 209.123 272.238 272.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 350 0.001024 4096 107 1550 4384 2.7177 47.1646 104.961 154.886 154.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 560 0.000256 4096 165 2950 40448 20.0547 13.9513 564.48 419.546 1018.14 1018.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1080 6.4e-05 2048 360 1000 224768 57.2091 28.3857 1042.72 846.411 1974.89 1975.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 950 0.000512 512 210 750 29696 1.64893 0.935744 14.7385 51.7804 69.2343 69.3412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1980 0.000256 512 230 1450 73472 2.35034 1.76787 56.8262 52.4396 113.5 113.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1190 0.001024 2048 390 550 14336 1.36605 25.9905 52.5292 79.9309 79.9872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1260 0.000512 2048 180 1850 35136 3.47792 78.4527 104.849 186.826 186.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 530 3.2e-05 1024 195 2600 212992 137.947 26.8248 495.587 835.871 1496.51 1496.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1970 0.000128 2048 350 2000 143744 11.5466 14.3667 411.451 419.46 856.898 856.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 380 6.4e-05 512 87 300 122880 29.1942 6.71213 36.1071 209.148 281.408 281.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 350 0.001024 4096 107 1550 4352 2.72173 46.9693 104.97 154.707 154.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 560 0.000256 4096 165 2950 40192 20.0084 13.9203 366.732 418.339 819.106 819.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1080 6.4e-05 2048 360 1000 224256 57.3742 28.2858 1034.77 838.738 1959.34 1959.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 950 0.000512 512 210 750 29696 1.65398 0.937984 9.51766 51.2297 63.4749 63.5876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1980 0.000256 512 230 1450 73728 2.34691 1.77152 47.496 52.5445 104.273 104.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1190 0.001024 2048 390 550 14304 1.65274 27.4944 52.5271 81.7214 81.7766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1260 0.000512 2048 180 1850 35136 3.48979 64.6479 104.934 173.114 173.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 530 3.2e-05 1024 195 2600 196608 139.229 26.4581 376.174 824.906 1367.04 1367.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1970 0.000128 2048 350 2000 143616 11.5244 14.3518 338.363 419.43 783.743 783.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 380 6.4e-05 512 87 300 110592 29.7122 6.61491 36.7013 206.481 279.743 279.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 350 0.001024 4096 107 1550 4320 2.72723 46.0233 104.961 153.756 153.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 560 0.000256 4096 165 2950 40320 20.0508 13.9364 307.189 419.138 760.42 760.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1080 6.4e-05 2048 360 1000 224256 57.1959 28.3005 1039.52 837.434 1962.62 1962.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 950 0.000512 512 210 750 29184 1.64141 0.919872 7.92842 49.8552 60.4766 60.5932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1980 0.000256 512 230 1450 73920 2.36758 1.77971 80.8665 52.5427 137.671 137.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1190 0.001024 2048 390 550 14360 1.36602 14.2623 52.474 68.1436 68.1984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1260 0.000512 2048 180 1850 35200 3.48432 114.725 104.856 223.109 223.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 530 3.2e-05 1024 195 2600 225280 135.876 26.9398 766.528 837.781 1767.41 1767.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1970 0.000128 2048 350 2000 143840 11.5975 14.3606 602.041 419.006 1047.08 1047.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 380 6.4e-05 512 87 300 122880 29.3469 6.72576 25.0141 209.619 270.94 271.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 350 0.001024 4096 107 1550 4360 2.73574 41.2921 104.778 148.85 148.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 560 0.000256 4096 165 2950 40480 20.146 13.9696 518.264 419.489 971.97 972.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1080 6.4e-05 2048 360 1000 224640 57.3308 28.4182 567.068 837.792 1490.76 1490.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 950 0.000512 512 210 750 29440 1.64349 0.922368 14.4934 50.0325 67.2212 67.3251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1980 0.000256 512 230 1450 73600 2.33402 1.77002 53.1268 52.3955 109.743 109.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1190 0.001024 2048 390 550 14320 1.36397 22.9896 52.5159 76.9135 76.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1260 0.000512 2048 180 1850 35120 3.47632 73.9308 104.827 182.279 182.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 530 3.2e-05 1024 195 2600 204800 137.648 26.475 447.662 824.691 1436.76 1436.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1970 0.000128 2048 350 2000 143840 11.5685 14.3955 388.174 419.467 833.682 833.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 380 6.4e-05 512 87 300 112640 29.5383 6.62358 15.244 206.359 258.005 258.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 350 0.001024 4096 107 1550 4320 2.72346 41.259 104.855 148.881 148.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 560 0.000256 4096 165 2950 40000 20.0388 13.9308 329.506 418.381 781.962 782.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1080 6.4e-05 2048 360 1000 224000 57.2286 28.3745 379.488 838.52 1303.78 1303.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 950 0.000512 512 210 750 28800 1.65277 0.9216 8.74886 49.8699 61.3287 61.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1980 0.000256 512 230 1450 73440 2.36189 1.77344 44.6515 52.4345 101.334 101.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1190 0.001024 2048 390 550 14280 1.63418 24.388 52.5311 78.5999 78.6573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1260 0.000512 2048 180 1850 35040 3.4767 61.5261 104.743 169.79 169.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 530 3.2e-05 1024 195 2600 215040 135.322 26.5001 392.829 824.948 1379.88 1380.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1970 0.000128 2048 350 2000 143520 11.5835 14.4017 322.806 419.242 768.108 768.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 380 6.4e-05 512 87 300 107520 30.1259 6.63098 12.3873 206.489 255.874 256.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 350 0.001024 4096 107 1550 4200 2.71085 40.2616 104.446 147.459 147.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 560 0.000256 4096 165 2950 39840 20.1254 13.9554 287.29 418.237 739.713 739.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1080 6.4e-05 2048 360 1000 222720 57.6348 28.3218 943.818 835.844 1865.79 1865.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 950 0.000512 512 210 750 28800 1.65744 0.923648 7.34282 49.8747 59.9303 60.0359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1980 0.000256 512 230 1450 72960 2.34502 1.7607 39.365 52.2439 95.8288 95.9261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1190 0.001024 2048 390 550 14240 1.63475 25.9227 52.533 80.1359 80.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1260 0.000512 2048 180 1850 35040 3.47341 53.0939 104.851 161.461 161.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 530 3.2e-05 1024 195 2600 204800 137.419 26.4404 323.311 824.994 1312.44 1312.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1970 0.000128 2048 350 2000 143360 11.5343 14.4487 277.364 418.926 722.346 722.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 380 6.4e-05 512 87 300 102400 30.5296 6.6145 26.0314 206.455 269.873 270.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 350 0.001024 4096 107 1550 4160 2.71155 39.8889 104.445 147.087 147.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 560 0.000256 4096 165 2950 39680 19.9721 13.8584 250.1 416.744 700.777 700.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1080 6.4e-05 2048 360 1000 222720 57.5457 28.3287 926.549 838.981 1851.57 1851.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 950 0.000512 512 210 750 28160 1.66851 0.923648 6.28902 49.9055 58.9193 59.0275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1980 0.000256 512 230 1450 73728 2.35267 1.77562 104.472 52.4551 161.17 161.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1190 0.001024 2048 390 550 14352 1.36483 19.3184 52.4593 73.1866 73.2419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1260 0.000512 2048 180 1850 35184 3.49366 156.535 104.815 264.888 264.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 530 3.2e-05 1024 195 2600 208896 136.384 26.4602 981.185 823.925 1968.24 1968.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1970 0.000128 2048 350 2000 143808 11.5596 14.4085 823.232 419.093 1268.37 1268.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 380 6.4e-05 512 87 300 116736 29.1988 6.62118 32.1255 206.151 274.339 274.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 350 0.001024 4096 107 1550 4368 2.74022 32.9971 104.849 140.628 140.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 560 0.000256 4096 165 2950 40320 20.0586 13.9474 698.716 418.483 1151.32 1151.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1080 6.4e-05 2048 360 1000 224256 57.141 28.5063 751.468 836.393 1673.68 1673.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 950 0.000512 512 210 750 29568 1.64784 0.929728 19.3366 50.0518 72.0956 72.2084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1980 0.000256 512 230 1450 73728 2.34518 1.7751 67.5105 52.5406 124.283 124.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1190 0.001024 2048 390 550 14304 1.36387 12.2924 52.518 66.2171 66.2718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1260 0.000512 2048 180 1850 35136 3.49325 98.345 104.919 206.802 206.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 530 3.2e-05 1024 195 2600 196608 139.209 26.4199 571.276 824.82 1562 1562.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1970 0.000128 2048 350 2000 143616 11.5302 14.3421 511.042 419.429 956.415 956.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 380 6.4e-05 512 87 300 110592 29.7041 6.6209 19.8006 206.398 262.763 262.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 350 0.001024 4096 107 1550 4320 2.72579 20.6152 104.948 128.331 128.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 560 0.000256 4096 165 2950 40320 20.0302 13.9339 437.783 419.146 890.992 891.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1080 6.4e-05 2048 360 1000 224256 57.0407 28.448 467.757 837.528 1390.93 1391.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 950 0.000512 512 210 750 29184 1.63824 0.919168 11.8644 49.856 64.4046 64.5199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1980 0.000256 512 230 1450 73152 2.35072 1.77152 56.1011 52.3966 112.734 112.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1190 0.001024 2048 390 550 14256 1.36704 10.1895 52.4774 64.0771 64.1336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1260 0.000512 2048 180 1850 34992 3.47549 79.6163 104.579 187.715 187.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 530 3.2e-05 1024 195 2600 184320 134.534 25.8349 437.698 791.253 1389.6 1389.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1970 0.000128 2048 350 2000 143712 11.5634 14.3976 418.646 419.353 864.033 864.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 380 6.4e-05 512 87 300 92160 29.8327 6.54458 13.9822 198.018 248.615 248.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 350 0.001024 4096 107 1550 4176 2.72998 58.7629 104.346 165.88 165.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 560 0.000256 4096 165 2950 39744 20.0731 13.9466 352.289 418.055 804.462 804.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1080 6.4e-05 2048 360 1000 223488 57.0619 28.2808 421.683 834.723 1341.91 1342.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 950 0.000512 512 210 750 28800 1.64397 0.915968 9.56602 49.617 61.8759 61.9808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1980 0.000256 512 230 1450 72960 2.35184 1.7688 49.0765 52.2891 105.599 105.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1190 0.001024 2048 390 550 14208 1.63459 33.3676 52.4724 87.5223 87.5766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1260 0.000512 2048 180 1850 34944 3.47546 67.5702 104.556 175.645 175.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 530 3.2e-05 1024 195 2600 147456 144.058 25.8075 299.042 791.103 1260.28 1260.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1970 0.000128 2048 350 2000 143232 11.5343 14.3328 354.228 418.618 798.787 798.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 380 6.4e-05 512 87 300 98304 29.2349 6.53994 12.6228 197.999 246.639 246.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 350 0.001024 4096 107 1550 4224 2.72163 60.1156 104.837 167.718 167.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 560 0.000256 4096 165 2950 39936 19.9885 13.9141 301.51 417.79 753.305 753.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1080 6.4e-05 2048 360 1000 221184 57.1537 28.1595 362.565 832.494 1280.53 1280.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 950 0.000512 512 210 750 29184 1.64669 0.927488 8.34358 49.8952 60.9475 61.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1980 0.000256 512 230 1450 73696 2.36595 1.77766 98.9911 52.5213 155.771 155.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1190 0.001024 2048 390 550 14336 1.36397 17.7648 52.4948 71.668 71.7241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1260 0.000512 2048 180 1850 35168 3.47978 143.52 104.912 251.956 252.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 530 3.2e-05 1024 195 2600 215040 135.859 26.5622 930.257 827.62 1920.58 1920.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1970 0.000128 2048 350 2000 143808 11.5814 14.3785 755.165 419.414 1200.61 1200.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 380 6.4e-05 512 87 300 114688 29.5398 6.64973 29.6599 207.074 273.162 273.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 350 0.001024 4096 107 1550 4312 2.73088 30.5213 104.704 138.002 138.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 560 0.000256 4096 165 2950 40320 20.1337 13.9641 639.086 419.541 1092.83 1092.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1080 6.4e-05 2048 360 1000 224000 57.3578 28.3577 694.169 855.565 1635.63 1635.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 950 0.000512 512 210 750 29568 1.66246 0.935552 18.2449 51.2666 72.2349 72.3497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1980 0.000256 512 230 1450 73472 2.35462 1.77344 65.4595 52.5092 122.214 122.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1190 0.001024 2048 390 550 14224 1.35824 11.3481 52.2981 65.0489 65.1059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1260 0.000512 2048 180 1850 35056 3.4768 91.2786 104.671 199.47 199.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 530 3.2e-05 1024 195 2600 200704 134.874 26.2485 549.025 807.701 1518.13 1518.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1970 0.000128 2048 350 2000 143808 11.563 14.3585 479.088 419.124 924.21 924.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 380 6.4e-05 512 87 300 100352 29.9413 6.57245 17.3249 202.125 256.203 256.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 350 0.001024 4096 107 1550 4256 2.71155 19.3342 104.609 126.697 126.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 560 0.000256 4096 165 2950 40320 20.0675 13.9571 409.663 419.117 862.907 863.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1080 6.4e-05 2048 360 1000 224000 57.1962 28.352 440.393 836.65 1362.75 1362.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 950 0.000512 512 210 750 28672 1.66026 0.923648 11.1569 49.9288 63.7993 63.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1980 0.000256 512 230 1450 73248 2.37498 1.776 54.4891 52.5439 111.297 111.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1190 0.001024 2048 390 550 14112 1.47395 9.31162 52.1552 62.9832 63.0399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1260 0.000512 2048 180 1850 34944 3.46976 74.7704 104.581 182.865 182.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 530 3.2e-05 1024 195 2600 172032 141.869 26.2657 385.849 807.746 1362.01 1362.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1970 0.000128 2048 350 2000 143472 11.5828 14.3584 392.82 418.723 837.558 837.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 380 6.4e-05 512 87 300 107520 29.285 6.5785 15.5555 202.15 253.812 253.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 350 0.001024 4096 107 1550 4200 2.70893 15.7868 104.605 123.142 123.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 560 0.000256 4096 165 2950 40320 20.138 13.9857 337.093 419.188 790.509 790.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1080 6.4e-05 2048 360 1000 223104 57.4372 28.3603 360.51 837.277 1283.74 1283.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 950 0.000512 512 210 750 28224 1.62573 0.904544 9.14986 49.3689 61.178 61.2915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1980 0.000256 512 230 1450 72576 2.33443 1.75651 47.7323 52.0303 103.97 104.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1190 0.001024 2048 390 550 14112 1.64509 9.57978 52.3539 63.6267 63.6899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1260 0.000512 2048 180 1850 34944 3.47622 67.0898 104.763 175.374 175.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 530 3.2e-05 1024 195 2600 172032 132.085 25.359 347.394 770.122 1275.24 1275.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1970 0.000128 2048 350 2000 143360 11.5241 14.3667 353.536 419.262 798.767 798.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 380 6.4e-05 512 87 300 86016 29.3314 6.43757 11.4633 192.766 240.241 240.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 350 0.001024 4096 107 1550 4032 2.72317 50.3757 104.11 157.254 157.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 560 0.000256 4096 165 2950 39424 19.9211 13.8227 298.256 415.094 747.2 747.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1080 6.4e-05 2048 360 1000 222208 57.3593 28.3379 360.546 837.724 1284.13 1284.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 950 0.000512 512 210 750 26880 1.65971 0.90112 7.8777 49.4306 60.0046 60.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1980 0.000256 512 230 1450 73472 2.34797 1.77386 94.766 52.3884 151.39 151.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1190 0.001024 2048 390 550 14336 1.36192 17.7089 52.4676 71.5807 71.6367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1260 0.000512 2048 180 1850 35136 3.47485 140.989 104.748 249.255 249.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 530 3.2e-05 1024 195 2600 212992 137.905 26.8213 892.637 835.072 1892.71 1892.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1970 0.000128 2048 350 2000 143744 11.5487 14.4404 745.951 419.158 1191.17 1191.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 380 6.4e-05 512 87 300 122880 29.1102 6.7087 31.9091 208.947 276.91 277.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 350 0.001024 4096 107 1550 4352 2.72544 29.7546 104.863 137.385 137.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 560 0.000256 4096 165 2950 40192 20.0122 13.9305 634.437 417.941 1086.42 1086.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1080 6.4e-05 2048 360 1000 224256 57.1423 28.3119 683.359 838.142 1607.11 1607.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 950 0.000512 512 210 750 29696 1.65478 0.937984 17.2407 51.2087 71.17 71.2859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1980 0.000256 512 230 1450 73216 2.36198 1.77123 63.2868 52.4811 120.015 120.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1190 0.001024 2048 390 550 14208 1.35942 11.2702 52.3522 65.024 65.0834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1260 0.000512 2048 180 1850 35072 3.4857 92.0829 104.849 200.46 200.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 530 3.2e-05 1024 195 2600 196608 142.035 26.8224 531.566 835.94 1536.64 1536.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1970 0.000128 2048 350 2000 143360 11.5232 14.3281 479.806 419.042 924.776 924.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 380 6.4e-05 512 87 300 114688 29.9183 6.7112 19.7023 209.266 265.839 266.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 350 0.001024 4096 107 1550 4224 2.71075 19.8721 104.618 127.245 127.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 560 0.000256 4096 165 2950 39936 20.0719 13.9337 413.07 418.628 865.81 865.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1080 6.4e-05 2048 360 1000 223232 57.0953 28.2747 441.364 836.138 1363.04 1363.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 950 0.000512 512 210 750 29696 1.66173 0.939264 11.2307 51.2724 65.2362 65.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1980 0.000256 512 230 1450 72960 2.35786 1.76957 53.3003 52.2985 109.843 109.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1190 0.001024 2048 390 550 14208 1.49981 9.63082 52.4755 63.6493 63.7073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1260 0.000512 2048 180 1850 34944 3.47523 76.793 104.571 184.884 184.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 530 3.2e-05 1024 195 2600 147456 143.998 25.822 332.376 791.262 1293.75 1293.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1970 0.000128 2048 350 2000 143232 11.5328 14.3441 406.399 418.768 851.121 851.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 380 6.4e-05 512 87 300 98304 29.2356 6.53501 14.5195 198.037 248.568 248.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 350 0.001024 4096 107 1550 4224 2.72483 17.291 104.855 124.916 124.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 560 0.000256 4096 165 2950 39936 20.0375 13.9162 348.596 417.186 799.84 799.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1080 6.4e-05 2048 360 1000 221184 57.1497 28.2276 374.213 833.021 1292.78 1292.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 950 0.000512 512 210 750 29184 1.65114 0.92624 9.39661 49.8925 61.9963 62.1179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1980 0.000256 512 230 1450 72704 2.37347 1.77472 47.218 52.522 104.005 104.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1190 0.001024 2048 390 550 14080 1.64864 9.59398 52.3141 63.6026 63.6641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1260 0.000512 2048 180 1850 34816 3.46112 67.1497 104.423 175.076 175.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 530 3.2e-05 1024 195 2600 131072 146.952 25.8068 259.111 791.518 1223.66 1223.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1970 0.000128 2048 350 2000 142848 11.5511 14.3241 357.677 418.263 801.892 801.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 380 6.4e-05 512 87 300 98304 29.2458 6.53642 13.3138 198.118 247.456 247.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 350 0.001024 4096 107 1550 4096 2.71155 14.6924 104.537 121.984 122.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 560 0.000256 4096 165 2950 39936 20.0796 13.9479 311.022 419.05 764.202 764.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1080 6.4e-05 2048 360 1000 221184 57.4175 28.3116 330.934 835.814 1252.64 1252.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 950 0.000512 512 210 750 26624 1.62957 0.881792 7.67792 47.8724 58.1912 58.3057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1980 0.000256 512 230 1450 73728 2.36413 1.78176 105.052 52.5294 161.844 161.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1190 0.001024 2048 390 550 14328 1.36662 18.1613 52.4506 72.0206 72.0788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1260 0.000512 2048 180 1850 35136 3.47898 146.809 104.739 255.074 255.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 530 3.2e-05 1024 195 2600 202752 136.158 26.3659 876.037 815.629 1854.47 1854.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1970 0.000128 2048 350 2000 143712 11.572 14.4677 765.935 418.864 1210.91 1210.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 380 6.4e-05 512 87 300 110592 29.4083 6.57648 29.1963 204.09 269.514 269.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 350 0.001024 4096 107 1550 4320 2.72262 30.933 104.704 138.404 138.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 560 0.000256 4096 165 2950 40320 20.1438 13.9676 657.789 419.194 1111.2 1111.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1080 6.4e-05 2048 360 1000 224640 57.2954 28.5111 699.895 837.492 1623.36 1623.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 950 0.000512 512 210 750 29376 1.64531 0.930144 17.8068 51.3803 71.8957 72.0101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1980 0.000256 512 230 1450 73152 2.34928 1.77277 73.2952 52.3973 129.928 130.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1190 0.001024 2048 390 550 14256 1.36397 13.2003 52.4726 67.0811 67.1355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1260 0.000512 2048 180 1850 34992 3.47466 104.09 104.577 212.187 212.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 530 3.2e-05 1024 195 2600 184320 134.47 25.8273 566.854 791.232 1518.66 1518.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1970 0.000128 2048 350 2000 143712 11.5599 14.3865 544.823 419.107 989.949 990.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 380 6.4e-05 512 87 300 92160 29.8351 6.54096 17.923 198.02 252.559 252.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 350 0.001024 4096 107 1550 4176 2.71261 21.1173 104.342 128.215 128.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 560 0.000256 4096 165 2950 39744 20.359 13.9346 462.342 417.961 914.697 914.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1080 6.4e-05 2048 360 1000 223488 57.0712 28.3087 495.497 834.641 1415.68 1415.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 950 0.000512 512 210 750 28800 1.63107 0.911968 12.2247 49.6088 64.5047 64.6185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1980 0.000256 512 230 1450 73440 2.36416 1.77363 62.9347 52.4975 119.686 119.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1190 0.001024 2048 390 550 14040 1.36013 10.6202 52.1391 64.1626 64.2189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1260 0.000512 2048 180 1850 34992 3.4831 85.6842 104.872 194.082 194.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 530 3.2e-05 1024 195 2600 165888 145.718 26.2755 422.01 816.798 1411.08 1411.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1970 0.000128 2048 350 2000 143424 11.5638 14.3524 447.16 419.318 892.471 892.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 380 6.4e-05 512 87 300 110592 29.4078 7.00534 17.6073 204.432 258.69 258.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 350 0.001024 4096 107 1550 4104 2.70771 17.4343 104.448 124.634 124.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 560 0.000256 4096 165 2950 39744 20.1306 13.9532 378.591 418.747 831.524 831.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1080 6.4e-05 2048 360 1000 221184 57.5444 28.3443 403.727 835.609 1325.38 1325.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 950 0.000512 512 210 750 27648 1.67082 0.917376 9.87347 49.6824 62.2742 62.3924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1980 0.000256 512 230 1450 72576 2.34208 1.76045 57.3339 52.1798 113.73 113.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1190 0.001024 2048 390 550 14112 1.36416 9.88381 52.4767 63.7697 63.8259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1260 0.000512 2048 180 1850 34848 3.46934 81.4938 104.577 189.585 189.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 530 3.2e-05 1024 195 2600 147456 143.936 25.813 358.265 791.53 1319.82 1320.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1970 0.000128 2048 350 2000 142848 11.5282 14.4507 424.355 417.954 868.363 868.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 380 6.4e-05 512 87 300 73728 31.5597 7.46086 11.6605 198.113 249.033 249.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 350 0.001024 4096 107 1550 4032 2.71011 16.7024 104.348 123.804 123.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 560 0.000256 4096 165 2950 39168 19.9825 13.8465 355.421 415.717 805.072 805.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1080 6.4e-05 2048 360 1000 221184 56.7684 28.0596 386.455 829.1 1300.54 1300.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 950 0.000512 512 210 750 27648 1.6023 0.882912 9.53414 47.8922 60.0407 60.1572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1980 0.000256 512 230 1450 73440 2.37651 1.77562 55.76 52.5428 112.568 112.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1190 0.001024 2048 390 550 14040 1.36403 9.95654 52.4736 63.8372 63.8918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1260 0.000512 2048 180 1850 34560 3.45139 74.3453 103.995 181.835 181.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 530 3.2e-05 1024 195 2600 92160 144.828 23.9537 207.309 742.088 1118.45 1118.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1970 0.000128 2048 350 2000 142560 11.5884 14.3708 387.677 418.13 831.841 831.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 380 6.4e-05 512 87 300 46080 31.7063 6.05843 7.56746 185.804 231.378 231.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 350 0.001024 4096 107 1550 3960 2.72179 16.1995 104.343 123.308 123.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 560 0.000256 4096 165 2950 38880 20.2531 13.9715 323.964 419.187 777.48 777.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1080 6.4e-05 2048 360 1000 218880 58.0093 28.3812 349.378 835.861 1271.79 1271.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 950 0.000512 512 210 750 25920 1.68486 0.902688 8.26086 49.3681 60.346 60.4593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1980 0.000256 512 230 1450 73600 2.33843 1.76742 100.491 52.3582 157.07 157.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1190 0.001024 2048 390 550 14320 1.36595 17.1766 52.4684 71.0542 71.1155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1260 0.000512 2048 180 1850 35120 3.47744 140.756 104.922 249.198 249.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 530 3.2e-05 1024 195 2600 204800 137.494 26.4604 861.114 824.118 1849.46 1849.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1970 0.000128 2048 350 2000 143840 11.5509 14.3691 742.603 419.17 1187.77 1187.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 380 6.4e-05 512 87 300 112640 29.535 6.62486 28.9672 206.211 271.577 271.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 350 0.001024 4096 107 1550 4320 2.7185 29.3028 104.78 136.844 136.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 560 0.000256 4096 165 2950 40000 20.0265 13.9219 630.692 417.718 1082.46 1082.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1080 6.4e-05 2048 360 1000 224000 57.2145 28.33 676.053 839.131 1600.89 1601.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 950 0.000512 512 210 750 28800 1.65136 0.926912 16.5648 49.825 69.0968 69.2142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1980 0.000256 512 230 1450 72960 2.34237 1.76493 72.0182 52.1961 128.435 128.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1190 0.001024 2048 390 550 14240 1.36374 12.1876 52.478 66.0732 66.1299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1260 0.000512 2048 180 1850 35040 3.47546 98.5202 104.749 206.786 206.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 530 3.2e-05 1024 195 2600 204800 137.379 26.4372 593.817 824.221 1582.12 1582.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1970 0.000128 2048 350 2000 143360 11.5242 14.3729 510.304 418.481 954.754 954.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 380 6.4e-05 512 87 300 102400 30.4883 6.6192 18.6069 206.274 262.232 262.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 350 0.001024 4096 107 1550 4160 2.70781 19.7267 104.35 126.828 126.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 560 0.000256 4096 165 2950 39680 19.9395 13.8603 433.155 416.35 883.402 883.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1080 6.4e-05 2048 360 1000 222720 57.324 28.3084 463.52 838.149 1387.46 1387.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 950 0.000512 512 210 750 28160 1.6641 0.925952 11.0456 49.8766 63.6427 63.7574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1980 0.000256 512 230 1450 72960 2.36173 1.77302 60.5968 52.5035 117.346 117.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1190 0.001024 2048 390 550 14160 1.36397 10.3815 52.5165 64.3056 64.3624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1260 0.000512 2048 180 1850 34800 3.46726 82.4693 104.398 190.378 190.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 530 3.2e-05 1024 195 2600 184320 142.552 26.4822 453.456 824.934 1447.69 1447.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1970 0.000128 2048 350 2000 143520 11.5641 14.4389 433.328 419.476 878.883 878.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 380 6.4e-05 512 87 300 92160 31.4222 6.62822 14.6825 206.474 259.444 259.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 350 0.001024 4096 107 1550 4080 2.70733 16.6211 104.432 123.804 123.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 560 0.000256 4096 165 2950 39360 20.1355 13.9564 368.228 418.858 821.275 821.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1080 6.4e-05 2048 360 1000 222720 57.157 28.3317 392.618 836.137 1314.4 1314.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 950 0.000512 512 210 750 28800 1.65789 0.928288 10.0746 49.949 62.74 62.8531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1980 0.000256 512 230 1450 71680 2.34598 1.75514 55.6197 51.8731 111.708 111.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1190 0.001024 2048 390 550 14080 1.36326 10.1521 52.4761 64.0356 64.0983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1260 0.000512 2048 180 1850 34880 3.47405 76.37 104.746 184.637 184.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 530 3.2e-05 1024 195 2600 163840 134.211 25.3715 375.153 769.507 1304.52 1304.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1970 0.000128 2048 350 2000 142720 11.54 14.4133 398.398 418.029 842.456 842.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 380 6.4e-05 512 87 300 81920 29.749 6.43686 12.1815 192.636 241.243 241.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 350 0.001024 4096 107 1550 3840 2.69328 15.2884 103.487 121.513 121.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 560 0.000256 4096 165 2950 38400 19.9535 13.8141 330.526 413.768 778.164 778.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1080 6.4e-05 2048 360 1000 215040 57.3894 28.0157 349.921 824.788 1260.27 1260.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 950 0.000512 512 210 750 28160 1.69661 0.931808 9.07226 49.9805 61.8116 61.9296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1980 0.000256 512 230 1450 72000 2.34038 1.75514 56.2668 51.9745 112.452 112.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1190 0.001024 2048 390 550 14000 1.3656 9.23149 52.5256 63.1676 63.2253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1260 0.000512 2048 180 1850 34800 3.48112 73.2183 104.847 181.592 181.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 530 3.2e-05 1024 195 2600 204800 137.585 26.4736 447.415 825.308 1437.06 1437.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1970 0.000128 2048 350 2000 142400 11.5298 14.3734 379.424 417.795 823.196 823.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 380 6.4e-05 512 87 300 102400 30.5726 6.63158 14.5157 206.621 258.58 258.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 350 0.001024 4096 107 1550 4000 2.71722 15.2919 104.874 122.929 122.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 560 0.000256 4096 165 2950 38400 19.9526 13.8295 317.515 414.587 765.991 766.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1080 6.4e-05 2048 360 1000 217600 56.9495 27.9772 339.089 825.813 1249.99 1250.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 950 0.000512 512 210 750 28800 1.68704 0.93184 8.9368 50.0567 61.7433 61.8563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1980 0.000256 512 230 1500 73856 2.34659 1.77917 82.9887 52.6424 139.872 139.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1190 0.001024 2048 390 540 14464 1.36384 21.7293 52.523 75.6609 75.7183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1260 0.000512 2048 180 1860 35168 3.47955 114.202 104.894 222.621 222.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 530 3.2e-05 1024 195 2580 212992 137.858 26.8736 711.147 835.739 1711.9 1712.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1970 0.000128 2048 350 2040 143552 11.5409 14.489 606.782 419.439 1052.33 1052.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 380 6.4e-05 512 87 300 102400 30.9535 6.71446 19.8992 209.102 266.903 267.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 350 0.001024 4096 107 1560 4288 2.7255 41.261 104.962 148.993 149.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 560 0.000256 4096 165 2940 40320 20.0745 13.9506 516.34 419.451 969.915 970.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1080 6.4e-05 2048 360 1020 218624 58.2908 28.3686 939.943 838.489 1865.26 1865.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 950 0.000512 512 210 780 30208 1.63808 0.938208 13.8968 51.2011 67.8046 67.9162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1980 0.000256 512 230 1500 73472 2.356 1.77206 54.3579 52.3875 110.985 111.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1190 0.001024 2048 390 540 14400 1.36048 21.7053 52.3946 75.5047 75.5599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1260 0.000512 2048 180 1860 35136 3.46931 75.2255 104.802 183.54 183.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 530 3.2e-05 1024 195 2580 212992 137.943 26.8188 467.231 835.027 1467.29 1467.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1970 0.000128 2048 350 2040 143488 11.5453 14.3872 398.203 419.044 843.254 843.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 380 6.4e-05 512 87 300 98304 31.3517 6.70685 13.0197 208.936 260.255 260.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 350 0.001024 4096 107 1560 4224 2.71811 40.4283 104.694 147.888 147.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 560 0.000256 4096 165 2940 39936 20.0506 13.9237 342.748 418.161 794.99 795.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1080 6.4e-05 2048 360 1020 218112 58.4558 28.3154 931.208 837.896 1856.04 1856.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 950 0.000512 512 210 780 30208 1.64202 0.939808 9.30454 51.1925 63.2077 63.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1980 0.000256 512 230 1500 73728 2.35085 1.76998 45.5703 52.4968 102.299 102.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1190 0.001024 2048 390 540 14400 1.63226 23.5201 52.4889 77.6848 77.7421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1260 0.000512 2048 180 1860 35040 3.47005 60.4066 104.633 168.553 168.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 530 3.2e-05 1024 195 2580 196608 139.192 26.5073 353.456 824.122 1343.55 1343.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1970 0.000128 2048 350 2040 143424 11.5277 14.3768 321.917 419.043 766.938 767.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 380 6.4e-05 512 87 300 98304 30.8455 6.61914 27.5126 206.289 271.506 271.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 350 0.001024 4096 107 1560 4224 2.71837 40.5709 104.876 148.209 148.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 560 0.000256 4096 165 2940 39936 20.0258 13.9346 281.929 418.801 734.79 734.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1080 6.4e-05 2048 360 1020 218112 58.2983 28.2837 935.878 836.703 1859.32 1859.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 950 0.000512 512 210 780 29184 1.63661 0.920896 7.69507 49.8252 60.2102 60.3206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1980 0.000256 512 230 1500 73216 2.35917 1.76947 39.8109 52.4337 96.4847 96.5828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1190 0.001024 2048 390 540 14336 1.63104 24.6054 52.406 78.6877 78.7488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1260 0.000512 2048 180 1860 35072 3.4823 52.5657 104.806 160.898 160.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 530 3.2e-05 1024 195 2580 196608 142.078 26.8215 305.754 835.183 1310.11 1310.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1970 0.000128 2048 350 2040 143104 11.5384 14.3618 278.666 418.629 723.27 723.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 380 6.4e-05 512 87 300 98304 31.4425 6.70528 27.8355 208.994 275.22 275.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 350 0.001024 4096 107 1560 4096 2.70816 38.5649 104.362 145.68 145.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 560 0.000256 4096 165 2940 39936 20.0578 13.9263 247.22 418.239 699.542 699.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1080 6.4e-05 2048 360 1020 217088 58.4152 28.2829 923.627 835.396 1845.88 1846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 950 0.000512 512 210 780 29696 1.65786 0.935936 6.86931 51.2402 60.8361 60.9505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1980 0.000256 512 230 1500 73760 2.36736 1.78176 106.36 52.576 163.2 163.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1190 0.001024 2048 390 540 14440 1.36198 18.9942 52.4552 72.854 72.9154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1260 0.000512 2048 180 1860 35160 3.48413 157.727 104.87 266.125 266.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 530 3.2e-05 1024 195 2580 215040 138.01 26.9436 1007.12 838.316 2010.68 2010.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1970 0.000128 2048 350 2040 143520 11.594 14.4108 838.023 419.269 1283.37 1283.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 380 6.4e-05 512 87 300 102400 31.1688 6.73178 26.9511 209.75 274.836 275.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 350 0.001024 4096 107 1560 4280 2.74067 61.3478 104.937 169.068 169.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 560 0.000256 4096 165 2940 40320 20.1481 13.9776 695.455 419.386 1149.07 1149.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1080 6.4e-05 2048 360 1020 218880 58.2236 28.3423 774.874 839.483 1701.08 1701.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 950 0.000512 512 210 780 30080 1.63741 0.931008 20.2769 50.0226 72.9953 73.1047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1980 0.000256 512 230 1500 73280 2.34522 1.76538 68.5127 52.3577 125.095 125.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1190 0.001024 2048 390 540 14400 1.36448 31.9186 52.4457 85.7736 85.8275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1260 0.000512 2048 180 1860 35120 3.48275 99.0028 104.806 207.334 207.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 530 3.2e-05 1024 195 2580 204800 137.509 26.4729 593.4 824.112 1581.77 1581.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1970 0.000128 2048 350 2040 143520 11.5446 14.3694 522.002 419.117 967.107 967.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 380 6.4e-05 512 87 300 92160 31.4032 6.62464 15.8078 206.221 260.297 260.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 350 0.001024 4096 107 1560 4240 2.72461 60.741 104.873 168.382 168.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 560 0.000256 4096 165 2940 40000 20.0153 13.9345 433.606 417.633 885.29 885.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1080 6.4e-05 2048 360 1020 218880 58.0997 28.3136 503.029 838.444 1428.04 1428.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 950 0.000512 512 210 780 29440 1.63104 0.925696 12.318 49.8138 64.8282 64.9381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1980 0.000256 512 230 1500 73440 2.36515 1.77034 57.7362 52.3818 114.367 114.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1190 0.001024 2048 390 540 14280 1.35802 29.5708 52.224 83.1965 83.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1260 0.000512 2048 180 1860 35040 3.47834 80.0625 104.698 188.282 188.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 530 3.2e-05 1024 195 2580 184320 142.639 26.4952 436.957 824.168 1430.53 1430.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1970 0.000128 2048 350 2040 143280 11.5729 14.3706 425.144 418.79 869.949 870.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 380 6.4e-05 512 87 300 92160 31.4304 6.63347 13.4123 206.232 257.947 258.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 350 0.001024 4096 107 1560 4200 2.71872 60.1231 104.877 167.763 167.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 560 0.000256 4096 165 2940 39840 20.1133 13.9499 351.438 417.848 803.449 803.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1080 6.4e-05 2048 360 1020 216960 58.4564 28.3832 1271.7 834.587 2193.29 2193.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 950 0.000512 512 210 780 29760 1.62992 0.923648 10.2212 49.8402 62.7429 62.8523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1980 0.000256 512 230 1500 72960 2.34317 1.75936 50.2179 52.2042 106.639 106.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1190 0.001024 2048 390 540 14240 1.62416 29.9627 52.2363 83.8704 83.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1260 0.000512 2048 180 1860 35040 3.4857 67.842 104.823 176.192 176.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 530 3.2e-05 1024 195 2580 204800 137.435 26.4721 410.524 824.356 1399.06 1399.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1970 0.000128 2048 350 2040 143040 11.5205 14.4507 359.43 418.534 804.013 804.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 380 6.4e-05 512 87 300 81920 32.3793 6.61914 10.2126 206.302 255.757 255.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 350 0.001024 4096 107 1560 4160 2.72262 59.7163 104.891 167.374 167.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 560 0.000256 4096 165 2940 39680 19.9609 13.8547 321.048 416.416 771.383 771.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1080 6.4e-05 2048 360 1020 217600 58.266 28.3914 1225.07 839.174 2151.07 2151.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 950 0.000512 512 210 780 29440 1.63933 0.923712 8.92326 49.8694 61.4859 61.5928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1980 0.000256 512 230 1500 73728 2.35139 1.77235 101.503 52.5138 158.257 158.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1190 0.001024 2048 390 540 14448 1.36038 17.3113 52.5302 71.2459 71.3033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1260 0.000512 2048 180 1860 35136 3.47174 144.001 104.858 252.376 252.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 530 3.2e-05 1024 195 2580 196608 139.318 26.4637 846.786 824.842 1837.69 1837.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1970 0.000128 2048 350 2040 143520 11.5579 14.4292 768.924 419.564 1214.55 1214.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 380 6.4e-05 512 87 300 98304 30.8438 6.62717 23.8932 206.386 267.993 268.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 350 0.001024 4096 107 1560 4272 2.74445 30.2728 104.972 138.03 138.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 560 0.000256 4096 165 2940 40128 20.0686 13.9551 634.18 418.957 1087.27 1087.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1080 6.4e-05 2048 360 1020 218112 58.1577 28.3476 682.637 837.321 1606.62 1606.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 950 0.000512 512 210 780 29952 1.6393 0.929792 18.704 50.0656 71.4662 71.5802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1980 0.000256 512 230 1500 73728 2.34781 1.77168 66.7395 52.5474 123.519 123.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1190 0.001024 2048 390 540 14400 1.37146 11.0098 52.5292 64.9527 65.0082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1260 0.000512 2048 180 1860 35040 3.46989 90.8431 104.727 199.085 199.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 530 3.2e-05 1024 195 2580 196608 139.178 26.4581 531.121 824.88 1521.91 1522.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1970 0.000128 2048 350 2040 143424 11.5266 14.4486 482.699 419.363 928.107 928.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 380 6.4e-05 512 87 300 98304 30.8126 6.61901 16.1087 206.418 260.203 260.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 350 0.001024 4096 107 1560 4224 2.72208 18.5626 104.97 126.298 126.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 560 0.000256 4096 165 2940 39936 20.054 13.9399 399.669 419.129 852.897 852.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1080 6.4e-05 2048 360 1020 218112 58.0442 28.34 429.651 837.345 1353.54 1353.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 950 0.000512 512 210 780 29184 1.63635 0.920096 11.6276 49.8459 64.1599 64.2762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1980 0.000256 512 230 1500 73152 2.35315 1.76947 55.1166 52.4431 111.794 111.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1190 0.001024 2048 390 540 14256 1.35389 9.43174 52.2691 63.0988 63.1583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1260 0.000512 2048 180 1860 34992 3.47603 74.424 104.722 182.667 182.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 530 3.2e-05 1024 195 2580 147456 144.101 25.9086 326.505 791.918 1288.71 1288.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1970 0.000128 2048 350 2040 143424 11.5634 14.4258 397.844 419.536 843.446 843.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 380 6.4e-05 512 87 300 73728 31.5823 6.54771 10.0746 198.182 246.629 246.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 350 0.001024 4096 107 1560 4176 2.72045 15.9536 104.964 123.681 123.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 560 0.000256 4096 165 2940 39744 20.0585 13.9353 328.493 418.386 780.979 781.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1080 6.4e-05 2048 360 1020 216576 58.2505 28.2937 388.252 835.415 1310.37 1310.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 950 0.000512 512 210 780 28800 1.63395 0.913408 9.47232 49.6232 61.7754 61.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1980 0.000256 512 230 1500 72960 2.3528 1.76394 48.9644 52.3391 105.535 105.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1190 0.001024 2048 390 540 14208 1.62202 28.7436 52.2655 82.6767 82.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1260 0.000512 2048 180 1860 34944 3.46931 67.1225 104.708 175.343 175.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 530 3.2e-05 1024 195 2580 147456 144.03 25.8109 294.583 791.938 1256.64 1256.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1970 0.000128 2048 350 2040 143232 11.5351 14.3305 357.696 423.598 807.237 807.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 380 6.4e-05 512 87 300 73728 31.5694 6.53926 9.46688 198.188 246.008 246.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 350 0.001024 4096 107 1560 4032 2.70835 49.3627 104.428 156.545 156.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 560 0.000256 4096 165 2940 39168 20.0477 13.9107 292.563 417.503 744.126 744.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1080 6.4e-05 2048 360 1020 215040 58.2153 28.2187 351.173 833.304 1271.07 1271.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 950 0.000512 512 210 780 29184 1.64934 0.924576 8.52499 49.9068 61.1417 61.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1980 0.000256 512 230 1500 72960 2.36195 1.772 43.3073 52.5069 100.063 100.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1190 0.001024 2048 390 540 14160 1.64442 28.5925 52.2708 82.5555 82.6143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1260 0.000512 2048 180 1860 34800 3.46749 58.1553 104.458 166.123 166.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 530 3.2e-05 1024 195 2580 184320 142.529 26.4705 318.224 825.004 1312.5 1312.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1970 0.000128 2048 350 2040 143040 11.5571 14.3585 310.458 419.469 755.915 755.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 380 6.4e-05 512 87 300 92160 31.4278 6.62733 10.2998 206.491 255.084 255.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 350 0.001024 4096 107 1560 4080 2.72109 49.8336 104.962 157.56 157.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 560 0.000256 4096 165 2940 39360 20.1357 13.9524 254.712 418.96 707.867 707.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1080 6.4e-05 2048 360 1020 215040 58.5387 28.332 1118.17 835.589 2040.8 2040.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 950 0.000512 512 210 780 28800 1.67155 0.932576 7.41498 49.9433 60.0912 60.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1980 0.000256 512 230 1500 73696 2.3633 1.77325 95.5789 52.5124 152.338 152.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1190 0.001024 2048 390 540 14448 1.36758 17.0352 52.5412 70.9877 71.0442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1260 0.000512 2048 180 1860 35168 3.49184 138.473 104.957 246.965 247.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 530 3.2e-05 1024 195 2580 200704 139.242 26.5656 820.597 827.521 1814.2 1814.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1970 0.000128 2048 350 2040 143472 11.5812 14.3707 734.421 419.366 1179.81 1179.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 380 6.4e-05 512 87 300 100352 30.857 6.64867 23.9632 207.065 268.772 268.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 350 0.001024 4096 107 1560 4256 2.71779 29.1641 104.919 136.843 136.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 560 0.000256 4096 165 2940 40096 20.1332 13.9638 607.112 418.935 1060.25 1060.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1080 6.4e-05 2048 360 1020 217728 58.3663 28.3607 653.957 837.227 1578.06 1578.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 950 0.000512 512 210 780 30016 1.65024 0.933792 17.4091 51.2781 71.3979 71.5125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1980 0.000256 512 230 1500 73472 2.3608 1.77459 64.3556 52.5078 121.113 121.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1190 0.001024 2048 390 540 14336 1.35994 10.6046 52.3589 64.367 64.4219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1260 0.000512 2048 180 1860 35056 3.47357 88.4982 104.721 196.736 196.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 530 3.2e-05 1024 195 2580 172032 141.814 26.2472 447.936 807.703 1423.97 1424.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1970 0.000128 2048 350 2040 143360 11.5623 14.3762 466.255 419.121 911.386 911.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 380 6.4e-05 512 87 300 86016 31.2425 6.57398 13.8214 202.122 253.999 254.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 350 0.001024 4096 107 1560 4144 2.71299 18.5945 104.542 125.894 125.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 560 0.000256 4096 165 2940 39872 20.0909 13.9517 386.816 418.847 839.806 839.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1080 6.4e-05 2048 360 1020 216832 58.3725 28.3356 414.392 836.661 1337.92 1338.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 950 0.000512 512 210 780 29568 1.64205 0.925632 11.0362 49.9156 63.6463 63.7601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1980 0.000256 512 230 1500 73248 2.3769 1.77398 54.1569 52.5366 110.961 111.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1190 0.001024 2048 390 540 14280 1.36195 9.42694 52.3489 63.1825 63.2412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1260 0.000512 2048 180 1860 34944 3.46899 73.2408 104.558 181.311 181.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 530 3.2e-05 1024 195 2580 172032 141.896 26.2636 376.038 807.734 1352.19 1352.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1970 0.000128 2048 350 2040 143136 11.5732 14.3725 391.193 418.677 835.888 835.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 380 6.4e-05 512 87 300 86016 31.2883 6.57408 11.7177 202.135 251.955 252.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 350 0.001024 4096 107 1560 4032 2.70678 15.4828 104.216 122.446 122.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 560 0.000256 4096 165 2940 39648 20.2092 13.9796 323.358 419.151 776.801 776.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1080 6.4e-05 2048 360 1020 217728 58.3818 28.3484 352.7 836.741 1276.33 1276.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 950 0.000512 512 210 780 28224 1.64042 0.907872 9.21994 49.3577 61.2542 61.3737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1980 0.000256 512 230 1500 72576 2.3337 1.75568 47.2945 51.9773 103.478 103.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1190 0.001024 2048 390 540 14112 1.62013 9.68922 52.055 63.4113 63.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1260 0.000512 2048 180 1860 34944 3.4743 64.9523 104.72 173.19 173.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 530 3.2e-05 1024 195 2580 114688 145.811 25.3577 219.671 769.394 1160.51 1160.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1970 0.000128 2048 350 2040 142912 11.4995 14.3647 342.986 418.808 787.73 787.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 380 6.4e-05 512 87 300 57344 31.9258 6.43331 7.27418 192.638 238.507 238.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 350 0.001024 4096 107 1560 4032 2.7175 12.6668 104.532 119.958 120.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 560 0.000256 4096 165 2940 38528 19.9615 13.8216 274.76 414.629 723.273 723.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1080 6.4e-05 2048 360 1020 215040 58.5876 28.2947 305.865 836.924 1229.83 1229.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 950 0.000512 512 210 780 28672 1.61853 0.900608 8.06765 49.3926 60.1109 60.2228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1980 0.000256 512 230 1500 72800 2.35779 1.76333 42.6004 52.169 99.0044 99.0992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1190 0.001024 2048 390 540 14000 1.63642 9.68794 51.91 63.2793 63.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1260 0.000512 2048 180 1860 34720 3.45843 56.7034 104.268 164.473 164.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 530 3.2e-05 1024 195 2580 143360 139.432 25.3996 243.17 769.482 1177.76 1177.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1970 0.000128 2048 350 2040 142800 11.5913 14.3644 302.44 418.363 746.828 746.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 380 6.4e-05 512 87 300 71680 30.7471 6.4399 8.08234 192.622 238.125 238.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 350 0.001024 4096 107 1560 3920 2.70746 43.0903 104.232 150.074 150.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 560 0.000256 4096 165 2940 39200 20.0804 13.8834 249.52 416.234 699.819 699.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1080 6.4e-05 2048 360 1020 215040 58.1553 28.1359 307.775 829.883 1224.11 1224.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 950 0.000512 512 210 780 29120 1.64528 0.921056 7.3816 49.7398 59.818 59.9276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1980 0.000256 512 230 1500 73472 2.3528 1.77347 91.1341 52.3899 147.766 147.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1190 0.001024 2048 390 540 14400 1.36192 15.865 52.3952 69.6654 69.7197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1260 0.000512 2048 180 1860 35136 3.48365 128.618 104.812 236.956 237.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 530 3.2e-05 1024 195 2580 212992 137.879 26.8476 812.668 835.213 1812.88 1813.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1970 0.000128 2048 350 2040 143488 11.5486 14.5042 695.963 419.098 1141.19 1141.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 380 6.4e-05 512 87 300 98304 31.3442 6.70435 22.8524 208.959 270.098 270.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 350 0.001024 4096 107 1560 4224 2.72064 27.409 104.71 134.884 134.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 560 0.000256 4096 165 2940 39936 20.042 13.9302 570.235 417.914 1022.23 1022.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1080 6.4e-05 2048 360 1020 218112 58.1891 28.3341 620.44 838.453 1545.58 1545.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 950 0.000512 512 210 780 30208 1.49654 0.935936 16.7251 51.1956 70.4827 70.5976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1980 0.000256 512 230 1500 73216 2.35891 1.77174 62.1578 52.4842 118.888 118.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1190 0.001024 2048 390 540 14336 1.35984 10.7827 52.4492 64.6345 64.6884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1260 0.000512 2048 180 1860 35072 3.4881 87.3103 104.902 195.744 195.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 530 3.2e-05 1024 195 2580 196608 142.038 26.8472 495.968 835.94 1501.06 1501.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1970 0.000128 2048 350 2040 143104 11.5316 14.4098 468.146 418.958 913.116 913.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 380 6.4e-05 512 87 300 98304 31.3521 6.7072 15.9674 209.184 263.448 263.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 350 0.001024 4096 107 1560 4096 2.70838 18.4135 104.453 125.62 125.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 560 0.000256 4096 165 2940 39936 20.0449 13.9282 393.317 418.618 846.01 846.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1080 6.4e-05 2048 360 1020 217088 58.1035 28.246 422.737 836.084 1345.33 1345.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 950 0.000512 512 210 780 29696 1.66211 0.9392 11.2431 51.2619 65.2351 65.3499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1980 0.000256 512 230 1500 72960 2.3543 1.76826 52.2107 52.3466 108.796 108.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1190 0.001024 2048 390 540 14208 1.35782 9.01757 52.269 62.6867 62.7432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1260 0.000512 2048 180 1860 34944 3.4768 72.174 104.722 180.416 180.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 530 3.2e-05 1024 195 2580 147456 144.065 25.8619 309.508 791.972 1271.68 1271.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1970 0.000128 2048 350 2040 143232 11.5343 14.3877 390.365 419.136 835.501 835.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 380 6.4e-05 512 87 300 73728 31.5761 6.53914 10.4805 198.215 247.048 247.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 350 0.001024 4096 107 1560 4032 2.70998 15.9621 104.45 123.165 123.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 560 0.000256 4096 165 2940 39168 20.0447 13.9162 321.385 417.62 773.072 773.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1080 6.4e-05 2048 360 1020 215040 58.2368 28.173 350.156 833.419 1270.14 1270.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 950 0.000512 512 210 780 29184 1.64742 0.927008 9.35206 49.9095 61.9661 62.0855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1980 0.000256 512 230 1500 72704 2.37043 1.77766 46.2687 52.5287 103.061 103.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1190 0.001024 2048 390 540 14080 1.62141 10.5357 52.0634 64.2645 64.3215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1260 0.000512 2048 180 1860 34816 3.46317 65.7089 104.476 173.691 173.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 530 3.2e-05 1024 195 2580 131072 146.984 25.8104 247.718 791.512 1212.3 1212.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1970 0.000128 2048 350 2040 142848 11.5477 14.4076 357.417 418.279 801.727 801.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 380 6.4e-05 512 87 300 65536 32.2274 6.53763 8.68717 198.12 245.813 245.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 350 0.001024 4096 107 1560 3840 2.69594 13.2608 103.686 119.687 119.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 560 0.000256 4096 165 2940 39936 20.0737 13.9432 302.948 419.051 756.124 756.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1080 6.4e-05 2048 360 1020 217088 58.1243 28.2675 327.836 835.803 1250.19 1250.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 950 0.000512 512 210 780 26624 1.62387 0.88064 7.78755 47.8807 58.301 58.4175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1980 0.000256 512 230 1500 71680 2.35453 1.75293 41.6202 51.9189 97.7632 97.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1190 0.001024 2048 390 540 14080 1.62419 10.5902 52.2738 64.5345 64.5924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1260 0.000512 2048 180 1860 34880 3.48118 60.1972 104.9 168.62 168.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 530 3.2e-05 1024 195 2580 163840 134.216 25.3713 283.653 770.183 1213.71 1213.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1970 0.000128 2048 350 2040 142720 11.5456 14.3319 326.69 422.618 775.262 775.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 380 6.4e-05 512 87 300 40960 33.6027 6.43757 5.67453 192.81 238.766 238.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 350 0.001024 4096 107 1560 3840 2.70832 12.6676 104.106 119.526 119.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 560 0.000256 4096 165 2940 38400 19.9751 13.8198 265.924 414.123 713.944 714.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1080 6.4e-05 2048 360 1020 209920 58.1759 27.9337 288.463 830.59 1205.33 1205.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 950 0.000512 512 210 780 28160 1.69645 0.929216 7.60061 50.0007 60.3551 60.4731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1980 0.000256 512 230 1472 73728 2.3471 1.77267 80.5059 52.5806 137.326 137.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1190 0.001024 2048 390 576 14112 1.36541 22.7165 52.4763 76.601 76.6628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1260 0.000512 2048 180 1856 35200 3.48416 112.62 104.958 221.107 221.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 530 3.2e-05 1024 195 2624 212992 137.878 26.8431 708.753 835.718 1709.47 1709.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1970 0.000128 2048 350 2048 143616 11.5241 14.3595 597.937 419.42 1043.32 1043.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 380 6.4e-05 512 87 320 110592 30.293 6.71539 22.5159 209.095 268.857 269.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 350 0.001024 4096 107 1600 3872 2.72083 37.3851 104.824 144.973 145.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 560 0.000256 4096 165 2944 39552 20.1116 13.9495 502.141 419.437 955.743 955.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1080 6.4e-05 2048 360 1024 212992 59.1953 28.2976 899.683 838.528 1825.87 1826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 950 0.000512 512 210 768 30464 1.56435 0.93952 13.8163 51.2019 67.6518 67.7584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1980 0.000256 512 230 1472 73472 2.34758 1.76947 53.0051 52.3798 109.615 109.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1190 0.001024 2048 390 576 14080 1.36211 22.7901 52.4291 76.6269 76.6821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1260 0.000512 2048 180 1856 35136 3.476 72.4717 104.759 180.751 180.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 530 3.2e-05 1024 195 2624 212992 137.921 26.8246 455.844 834.906 1455.76 1455.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1970 0.000128 2048 350 2048 143616 11.5461 14.338 384.788 419.05 829.792 829.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 380 6.4e-05 512 87 320 106496 30.6227 6.7072 14.5436 208.907 261.019 261.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 350 0.001024 4096 107 1600 3840 2.71398 36.905 104.71 144.372 144.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 560 0.000256 4096 165 2944 39168 20.0672 13.9224 327.222 417.898 779.21 779.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1080 6.4e-05 2048 360 1024 212992 59.3001 28.3794 895.026 837.71 1820.58 1820.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 950 0.000512 512 210 768 30208 1.63981 0.935744 9.02125 51.2013 62.9225 63.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1980 0.000256 512 230 1472 73344 2.35523 1.77402 44.282 52.4946 101.022 101.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1190 0.001024 2048 390 576 14016 1.63091 24.1029 52.3555 78.1349 78.1912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1260 0.000512 2048 180 1856 35136 3.48381 59.5354 104.872 167.936 167.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 530 3.2e-05 1024 195 2624 196608 139.211 26.4356 350.861 824.146 1340.92 1341.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1970 0.000128 2048 350 2048 143424 11.52 14.3748 316.955 419.045 761.967 762.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 380 6.4e-05 512 87 320 98304 30.8974 6.62118 28.8424 206.313 272.914 273.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 350 0.001024 4096 107 1600 3744 2.70979 36.1078 104.391 143.253 143.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 560 0.000256 4096 165 2944 39168 20.1065 13.9366 273.597 418.812 726.55 726.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1080 6.4e-05 2048 360 1024 211968 59.3041 28.3553 891.171 836.591 1815.58 1815.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 950 0.000512 512 210 768 29952 1.61613 0.919488 7.62538 49.8278 60.1237 60.2323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1980 0.000256 512 230 1472 73216 2.36186 1.77373 39.0365 52.4715 95.7571 95.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1190 0.001024 2048 390 576 13952 1.63078 25.961 52.3093 79.9461 80.0032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1260 0.000512 2048 180 1856 35072 3.48157 51.4733 104.858 159.854 159.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 530 3.2e-05 1024 195 2624 196608 142.115 26.8534 301.921 835.764 1306.92 1307.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1970 0.000128 2048 350 2048 143360 11.5363 14.4305 274.068 418.904 719.011 719.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 380 6.4e-05 512 87 320 98304 31.4689 6.7031 29.0467 209.14 276.602 276.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 350 0.001024 4096 107 1600 3712 2.71171 35.5421 104.464 142.76 142.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 560 0.000256 4096 165 2944 38912 20.1266 13.9278 238.609 418.997 691.76 691.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1080 6.4e-05 2048 360 1024 210944 59.3622 28.383 885.188 835.981 1809.07 1809.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 950 0.000512 512 210 768 29696 1.65997 0.935488 6.58758 51.2674 60.5814 60.6987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1980 0.000256 512 230 1472 73760 2.36544 1.77776 103.276 52.5929 160.124 160.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1190 0.001024 2048 390 576 14120 1.36397 19.1228 52.5211 73.0506 73.1075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1260 0.000512 2048 180 1856 35160 3.47955 151.862 104.878 260.263 260.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 530 3.2e-05 1024 195 2624 215040 138.021 26.9404 972.636 838.656 1976.53 1976.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1970 0.000128 2048 350 2048 143600 11.5941 14.3869 807.913 419.457 1253.43 1253.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 380 6.4e-05 512 87 320 112640 30.3058 6.73549 30.1873 209.817 277.282 277.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 350 0.001024 4096 107 1600 3880 2.72282 53.7211 104.919 161.405 161.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 560 0.000256 4096 165 2944 39520 20.2217 13.9749 660.316 419.605 1114.22 1114.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1080 6.4e-05 2048 360 1024 213120 59.199 28.4692 742.605 838.744 1669.18 1669.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 950 0.000512 512 210 768 30080 1.63245 0.93184 19.3385 50.0266 72.0587 72.1662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1980 0.000256 512 230 1472 73280 2.33952 1.77149 66.3188 52.3888 122.927 123.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1190 0.001024 2048 390 576 14080 1.3649 30.1611 52.5109 84.0807 84.1372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1260 0.000512 2048 180 1856 35120 3.4801 93.5569 104.843 201.922 201.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 530 3.2e-05 1024 195 2624 204800 137.473 26.4627 568.554 824.609 1557.38 1557.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1970 0.000128 2048 350 2048 143520 11.5507 14.3714 493.469 419.363 938.826 938.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 380 6.4e-05 512 87 320 102400 30.5224 6.62118 17.9502 206.341 261.668 261.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 350 0.001024 4096 107 1600 3840 2.71974 53.4699 104.882 161.114 161.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 560 0.000256 4096 165 2944 39040 20.0938 13.933 399.352 417.879 851.36 851.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1080 6.4e-05 2048 360 1024 212480 59.1168 28.3411 473.501 838.427 1399.54 1399.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 950 0.000512 512 210 768 29440 1.63664 0.925568 11.6141 49.8343 64.1433 64.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1980 0.000256 512 230 1472 73440 2.36358 1.77098 54.6693 52.3839 111.3 111.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1190 0.001024 2048 390 576 14040 1.36298 30.5485 52.4778 84.4307 84.4873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1260 0.000512 2048 180 1856 35040 3.48074 76.6905 104.673 184.887 184.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 530 3.2e-05 1024 195 2624 184320 142.622 26.493 420.296 824.142 1413.82 1414.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1970 0.000128 2048 350 2048 143280 11.5683 14.4343 407.016 418.845 851.937 852.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 380 6.4e-05 512 87 320 107520 30.1053 6.63757 15.5256 206.236 258.748 258.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 350 0.001024 4096 107 1600 3720 2.71181 51.5884 104.386 158.736 158.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 560 0.000256 4096 165 2944 38880 20.1835 13.9481 331.001 417.83 783.059 783.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1080 6.4e-05 2048 360 1024 211200 59.2758 28.4345 457.185 834.578 1379.63 1379.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 950 0.000512 512 210 768 29760 1.63254 0.923648 9.5575 49.8439 62.0857 62.1998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1980 0.000256 512 230 1472 72960 2.34589 1.76378 48.454 52.2011 104.879 104.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1190 0.001024 2048 390 576 13920 1.62966 32.7844 52.2732 86.7337 86.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1260 0.000512 2048 180 1856 35040 3.4793 65.7592 104.796 174.078 174.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 530 3.2e-05 1024 195 2624 204800 137.445 26.4622 402.236 824.324 1390.73 1390.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1970 0.000128 2048 350 2048 143040 11.5244 14.342 348.732 418.529 793.2 793.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 380 6.4e-05 512 87 320 102400 30.4852 6.62054 13.1094 206.294 256.748 256.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 350 0.001024 4096 107 1600 3680 2.71037 51.269 104.408 158.429 158.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 560 0.000256 4096 165 2944 38400 20.0358 13.8584 302.27 416.6 752.865 752.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1080 6.4e-05 2048 360 1024 212480 59.0783 28.2868 1172.03 838.24 2097.79 2097.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 950 0.000512 512 210 768 29440 1.63603 0.924608 8.53277 49.8731 61.0958 61.2033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1980 0.000256 512 230 1472 72800 2.37082 1.77357 43.1271 52.3701 99.7595 99.8544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1190 0.001024 2048 390 576 13800 1.63907 30.9012 52.1004 84.6858 84.7462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1260 0.000512 2048 180 1856 35000 3.48365 59.8548 104.87 168.255 168.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 530 3.2e-05 1024 195 2624 204800 137.8 26.4949 366.259 824.968 1355.79 1356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1970 0.000128 2048 350 2048 143200 11.5916 14.5306 318.928 419.421 764.542 764.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 380 6.4e-05 512 87 320 102400 30.6041 6.63347 11.9464 206.47 255.893 256.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 350 0.001024 4096 107 1600 3600 2.70541 48.6268 104.265 155.639 155.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 560 0.000256 4096 165 2944 38400 20.2199 13.9444 278.571 417.832 730.673 730.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1080 6.4e-05 2048 360 1024 211200 59.1962 28.3555 1258.92 834.104 2180.75 2180.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 950 0.000512 512 210 768 28800 1.66045 0.92672 7.53482 49.9225 60.1726 60.2832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1980 0.000256 512 230 1472 73536 2.3425 1.77357 97.8987 52.4646 154.589 154.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1190 0.001024 2048 390 576 14112 1.36602 17.4584 52.4718 71.34 71.3953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1260 0.000512 2048 180 1856 35184 3.4879 139.633 104.863 248.027 248.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 530 3.2e-05 1024 195 2624 196608 139.295 26.4622 825.559 824.121 1815.71 1815.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1970 0.000128 2048 350 2048 143616 11.5572 14.3711 745.586 419.166 1190.75 1190.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 380 6.4e-05 512 87 320 104448 30.3134 6.62502 25.7932 206.183 269.152 269.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 350 0.001024 4096 107 1600 3840 2.70704 26.7736 104.644 134.167 134.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 560 0.000256 4096 165 2944 39360 20.1102 13.9492 605.412 418.553 1058.13 1058.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1080 6.4e-05 2048 360 1024 211968 59.1234 28.3133 655.591 836.515 1579.7 1579.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 950 0.000512 512 210 768 30336 1.62666 0.927744 18.0701 50.0445 70.7974 70.9112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1980 0.000256 512 230 1472 73344 2.35117 1.77347 63.9677 52.5458 120.751 120.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1190 0.001024 2048 390 576 14016 1.36515 11.2333 52.4042 65.0458 65.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1260 0.000512 2048 180 1856 35136 3.49322 87.5801 104.974 196.091 196.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 530 3.2e-05 1024 195 2624 196608 139.2 26.6687 516.867 824.924 1507.93 1508.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1970 0.000128 2048 350 2048 143424 11.5207 14.3381 464.832 419.389 910.156 910.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 380 6.4e-05 512 87 320 98304 30.818 6.61504 16.6262 206.414 260.709 260.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 350 0.001024 4096 107 1600 3744 2.70944 16.8018 104.489 124.043 124.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 560 0.000256 4096 165 2944 39168 20.1145 13.9342 376.005 419.15 829.304 829.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1080 6.4e-05 2048 360 1024 211968 59.0476 28.2972 409.866 837.397 1334.77 1334.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 950 0.000512 512 210 768 29952 1.62374 0.9216 11.3127 49.8504 63.8377 63.9565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1980 0.000256 512 230 1472 73152 2.35402 1.77219 52.9812 52.4503 109.671 109.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1190 0.001024 2048 390 576 13968 1.36102 9.0153 52.4022 62.8218 62.8761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1260 0.000512 2048 180 1856 34992 3.47309 71.6309 104.71 179.856 179.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 530 3.2e-05 1024 195 2624 147456 144.103 25.8367 317.383 791.998 1279.59 1279.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1970 0.000128 2048 350 2048 143424 11.5548 14.3907 383.322 419.518 828.857 828.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 380 6.4e-05 512 87 320 92160 29.8201 6.54541 12.8198 198.209 247.637 247.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 350 0.001024 4096 107 1600 3744 2.70947 13.652 104.752 121.16 121.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 560 0.000256 4096 165 2944 39168 20.1215 13.9387 310.666 418.379 763.203 763.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1080 6.4e-05 2048 360 1024 209664 59.3328 28.2839 369.571 835.449 1292.8 1292.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 950 0.000512 512 210 768 28800 1.62976 0.91136 8.97856 49.6299 61.2817 61.3891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1980 0.000256 512 230 1472 72960 2.35094 1.76829 47.2024 52.3112 103.749 103.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1190 0.001024 2048 390 576 13824 1.6431 28.8407 52.105 82.6338 82.6914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1260 0.000512 2048 180 1856 34944 3.47139 64.2335 104.625 172.372 172.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 530 3.2e-05 1024 195 2624 147456 143.977 25.815 282.119 791.422 1243.61 1243.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1970 0.000128 2048 350 2048 143232 11.5335 14.3625 340.2 418.781 784.951 785.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 380 6.4e-05 512 87 320 73728 31.5802 6.53414 9.61149 198.086 246.055 246.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 350 0.001024 4096 107 1600 3648 2.7095 43.4711 104.411 150.635 150.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 560 0.000256 4096 165 2944 38400 20.1383 13.9085 273.166 417.274 724.588 724.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1080 6.4e-05 2048 360 1024 208896 59.1941 28.1948 331.167 832.978 1251.7 1251.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 950 0.000512 512 210 768 29184 1.64643 0.927296 7.83242 49.8946 60.4363 60.5463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1980 0.000256 512 230 1472 72960 2.36381 1.77046 41.4185 52.4601 98.1248 98.2221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1190 0.001024 2048 390 576 13920 1.63347 31.2054 52.4868 85.3721 85.4284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1260 0.000512 2048 180 1856 34800 3.46461 55.6662 104.354 163.526 163.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 530 3.2e-05 1024 195 2624 184320 142.524 26.4743 310.652 824.329 1304.25 1304.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1970 0.000128 2048 350 2048 143040 11.5636 14.382 298.846 419.176 744.042 744.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 380 6.4e-05 512 87 320 92160 31.4094 6.62122 10.578 206.316 255.159 255.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 350 0.001024 4096 107 1600 3600 2.71014 43.0298 104.389 150.171 150.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 560 0.000256 4096 165 2944 38400 20.2132 13.9491 239.328 418.559 692.151 692.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1080 6.4e-05 2048 360 1024 211200 59.1336 28.3221 301.901 834.955 1224.47 1224.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 950 0.000512 512 210 768 28800 1.65946 0.927264 7.31504 49.9231 59.9558 60.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1980 0.000256 512 230 1472 73472 2.36803 1.77581 91.4818 52.4694 148.21 148.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1190 0.001024 2048 390 576 14112 1.36698 16.8078 52.4953 70.7137 70.7731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1260 0.000512 2048 180 1856 35168 3.49462 132.012 104.849 240.398 240.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 530 3.2e-05 1024 195 2624 200704 139.276 26.5713 785.567 826.816 1778.5 1778.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1970 0.000128 2048 350 2048 143584 11.5751 14.3756 699.709 418.954 1144.69 1144.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 380 6.4e-05 512 87 320 107520 30.2184 6.64771 26.0924 207.638 270.835 271.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 350 0.001024 4096 107 1600 3864 2.71808 25.6963 104.819 133.276 133.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 560 0.000256 4096 165 2944 39424 20.17 13.9653 573.278 418.529 1026.04 1026.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1080 6.4e-05 2048 360 1024 212352 59.2629 28.331 617.51 836.471 1541.73 1541.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 950 0.000512 512 210 768 30464 1.52262 0.940896 16.5306 51.2373 70.36 70.4722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1980 0.000256 512 230 1472 73472 2.35274 1.77261 61.8179 52.5557 118.616 118.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1190 0.001024 2048 390 576 14000 1.36128 10.7358 52.4041 64.5407 64.5986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1260 0.000512 2048 180 1856 35056 3.48163 83.386 104.794 191.706 191.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 530 3.2e-05 1024 195 2624 172032 141.839 26.2474 426.234 808.442 1403.04 1403.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1970 0.000128 2048 350 2048 143584 11.5692 14.3591 444.339 419.569 889.912 889.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 380 6.4e-05 512 87 320 100352 29.9036 6.57053 16.0514 202.305 255.067 255.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 350 0.001024 4096 107 1600 3808 2.7177 16.3039 104.919 123.982 124.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 560 0.000256 4096 165 2944 39424 20.1543 13.9613 363.895 419.586 817.7 817.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1080 6.4e-05 2048 360 1024 211456 59.2308 28.457 394.113 837.47 1319.43 1319.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 950 0.000512 512 210 768 29568 1.64272 0.923904 10.5055 49.9465 63.1456 63.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1980 0.000256 512 230 1472 73248 2.37773 1.77613 51.9916 52.5313 108.795 108.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1190 0.001024 2048 390 576 13944 1.62202 9.03363 52.342 63.0418 63.0969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1260 0.000512 2048 180 1856 34944 3.46947 70.0071 104.515 178.034 178.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 530 3.2e-05 1024 195 2624 172032 141.912 26.2738 363.345 807.555 1339.36 1339.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1970 0.000128 2048 350 2048 143136 11.569 14.3667 374.824 418.622 819.455 819.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 380 6.4e-05 512 87 320 86016 31.2812 6.57818 11.8909 202.099 252.085 252.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 350 0.001024 4096 107 1600 3696 2.71309 14.2049 104.492 121.454 121.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 560 0.000256 4096 165 2944 38976 20.2651 13.9722 306.583 419.562 760.485 760.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1080 6.4e-05 2048 360 1024 212352 59.2813 28.4771 336.142 836.622 1260.68 1260.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 950 0.000512 512 210 768 28224 1.63142 0.901024 8.70442 49.3625 60.7227 60.8338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1980 0.000256 512 230 1472 72576 2.32938 1.75923 45.11 52.0229 101.334 101.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1190 0.001024 2048 390 576 13888 1.64534 10.115 52.3987 64.2038 64.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1260 0.000512 2048 180 1856 34944 3.48083 61.918 104.783 170.223 170.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 530 3.2e-05 1024 195 2624 114688 145.801 25.3644 212.398 770.038 1153.88 1154.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1970 0.000128 2048 350 2048 143360 11.521 14.3244 329.629 419.166 774.713 774.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 380 6.4e-05 512 87 320 86016 29.3395 6.43734 11.0243 192.799 239.845 240.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 350 0.001024 4096 107 1600 3584 2.70746 11.1294 104.303 118.185 118.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 560 0.000256 4096 165 2944 38528 19.9423 13.8229 265.342 414.981 714.189 714.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1080 6.4e-05 2048 360 1024 211456 59.13 28.3709 295.099 838.109 1220.86 1220.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 950 0.000512 512 210 768 28672 1.62896 0.907968 7.78746 49.4268 59.8805 60.0011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1980 0.000256 512 230 1472 72800 2.35782 1.76742 40.8776 52.1561 97.2725 97.3685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1190 0.001024 2048 390 576 13720 1.6281 10.053 52.0439 63.7675 63.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1260 0.000512 2048 180 1856 34720 3.45869 54.0528 104.225 161.778 161.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 530 3.2e-05 1024 195 2624 143360 139.43 25.3999 235.464 769.32 1169.88 1170.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1970 0.000128 2048 350 2048 142800 11.5855 14.4119 291.276 418.349 735.697 735.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 380 6.4e-05 512 87 320 71680 30.7564 6.44083 8.26912 192.581 238.282 238.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 350 0.001024 4096 107 1600 3640 2.71974 10.4052 104.801 117.968 118.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 560 0.000256 4096 165 2944 38080 20.1789 13.8762 230.478 416.048 680.679 680.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1080 6.4e-05 2048 360 1024 206080 59.5517 28.2122 292.836 829.762 1210.52 1210.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 950 0.000512 512 210 768 29120 1.64083 0.919616 7.0153 49.733 59.4392 59.5522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1980 0.000256 512 230 1472 73472 2.35206 1.77206 89.1762 52.3893 145.803 145.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1190 0.001024 2048 390 576 14080 1.36378 16.6947 52.4307 70.5337 70.5884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1260 0.000512 2048 180 1856 35136 3.4825 128.168 104.78 236.474 236.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 530 3.2e-05 1024 195 2624 212992 137.93 26.8151 809.614 835.072 1809.7 1809.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1970 0.000128 2048 350 2048 143616 11.5487 14.3421 687.892 419.277 1133.13 1133.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 380 6.4e-05 512 87 320 106496 30.6136 6.70758 25.9397 209.394 272.893 273.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 350 0.001024 4096 107 1600 3840 2.72186 25.5311 104.735 133.03 133.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 560 0.000256 4096 165 2944 39168 20.087 13.925 561.465 417.967 1013.55 1013.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1080 6.4e-05 2048 360 1024 212992 59.0164 28.3469 615.22 837.919 1540.66 1540.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 950 0.000512 512 210 768 30208 1.64141 0.93584 16.4379 51.1987 70.3432 70.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1980 0.000256 512 230 1472 73216 2.35523 1.77152 60.2769 52.427 116.946 117.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1190 0.001024 2048 390 576 13952 1.3625 11.2865 52.2642 64.9567 65.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1260 0.000512 2048 180 1856 35072 3.47725 85.0943 104.923 193.537 193.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 530 3.2e-05 1024 195 2624 196608 142.004 26.8184 486.661 835.107 1490.86 1491.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1970 0.000128 2048 350 2048 143360 11.539 14.4484 460.059 418.535 904.655 904.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 380 6.4e-05 512 87 320 98304 31.3692 6.70883 16.58 208.98 263.881 264.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 350 0.001024 4096 107 1600 3712 2.71309 16.4623 104.39 123.608 123.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 560 0.000256 4096 165 2944 38912 20.1388 13.9279 377.685 418.259 830.113 830.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1080 6.4e-05 2048 360 1024 210944 59.074 28.3156 412.514 835.315 1335.37 1335.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 950 0.000512 512 210 768 29696 1.66454 0.938368 10.7353 51.2404 64.7074 64.8233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1980 0.000256 512 230 1472 72960 2.35363 1.76742 49.9485 52.3373 106.525 106.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1190 0.001024 2048 390 576 13824 1.356 9.36608 52.1319 62.8978 62.9548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1260 0.000512 2048 180 1856 34944 3.46794 70.146 104.686 178.343 178.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 530 3.2e-05 1024 195 2624 147456 144.063 25.8246 302.431 791.885 1264.47 1264.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1970 0.000128 2048 350 2048 143232 11.5351 14.3258 380.759 419.09 825.783 825.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 380 6.4e-05 512 87 320 73728 31.5766 6.53549 10.8685 198.193 247.412 247.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 350 0.001024 4096 107 1600 3648 2.71155 13.0469 104.467 120.268 120.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 560 0.000256 4096 165 2944 38400 20.1523 13.913 308.511 417.699 760.38 760.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1080 6.4e-05 2048 360 1024 208896 59.194 28.1518 337.611 833.321 1258.43 1258.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 950 0.000512 512 210 768 29184 1.65094 0.92512 8.79744 49.912 61.4105 61.5233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1980 0.000256 512 230 1472 72704 2.37571 1.77341 44.7151 52.5615 101.537 101.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1190 0.001024 2048 390 576 13824 1.62608 11.1922 52.3136 65.1757 65.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1260 0.000512 2048 180 1856 34816 3.46528 63.3619 104.522 171.394 171.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 530 3.2e-05 1024 195 2624 131072 146.967 25.8028 242.385 792.142 1207.57 1207.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1970 0.000128 2048 350 2048 142848 11.535 14.3766 347.968 418.562 792.513 792.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 380 6.4e-05 512 87 320 65536 32.2468 6.53514 8.93776 198.26 246.216 246.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 350 0.001024 4096 107 1600 3584 2.70918 13.4246 104.478 120.655 120.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 560 0.000256 4096 165 2944 38912 20.1544 13.9434 286.536 419.274 740.005 740.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1080 6.4e-05 2048 360 1024 208896 59.4509 28.3583 313.674 836.385 1238.03 1238.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 950 0.000512 512 210 768 26624 1.62854 0.882304 7.45427 47.8804 57.9723 58.0861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1980 0.000256 512 230 1472 71680 2.3519 1.75206 39.9091 51.8733 95.9986 96.0975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1190 0.001024 2048 390 576 13760 1.6481 10.9967 52.2684 64.9588 65.0159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1260 0.000512 2048 180 1856 34880 3.4775 59.1371 104.78 167.436 167.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 530 3.2e-05 1024 195 2624 163840 134.244 25.3706 279.336 769.501 1208.73 1208.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1970 0.000128 2048 350 2048 142720 11.5399 14.362 319.47 418.042 763.489 763.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 380 6.4e-05 512 87 320 81920 29.7402 6.43462 10.3409 192.641 239.394 239.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 350 0.001024 4096 107 1600 3520 2.70944 12.8447 104.389 119.984 120.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 560 0.000256 4096 165 2944 37120 20.0875 13.8158 254.588 413.785 702.381 702.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1080 6.4e-05 2048 360 1024 204800 59.0057 27.9331 283.032 824.824 1194.95 1195.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 950 0.000512 512 210 768 28160 1.68013 0.931392 7.62998 49.9823 60.3572 60.4745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1980 0.000256 512 230 1472 72192 2.34496 1.75645 38.1817 51.9129 94.315 94.4128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1190 0.001024 2048 390 576 13440 1.63059 10.7209 51.581 63.9774 64.0345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1260 0.000512 2048 180 1856 34560 3.45482 55.0379 104.094 162.628 162.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 530 3.2e-05 1024 195 2624 98304 154.091 25.8109 156.808 791.568 1128.55 1128.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1970 0.000128 2048 350 2048 142080 11.5273 14.3829 299.832 417.247 743.061 743.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 380 6.4e-05 512 87 320 49152 33.8495 6.53926 6.69882 198.179 245.502 245.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 350 0.001024 4096 107 1600 3456 2.70925 11.5456 104.389 118.689 118.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 560 0.000256 4096 165 2944 36864 20.0848 13.806 237.83 414.112 685.938 686.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1080 6.4e-05 2048 360 1024 202752 59.2662 28.0023 296.416 825.031 1208.88 1209.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 950 0.000512 512 210 768 27648 1.62826 0.888832 7.11565 49.006 58.7708 58.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1980 0.000256 512 230 1536 73344 2.36352 1.77971 84.1734 52.5707 141.003 141.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1190 0.001024 2048 390 640 13552 1.37091 23.7623 52.524 77.7012 77.7559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1260 0.000512 2048 180 1920 35088 3.48771 115.671 104.967 224.17 224.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 530 3.2e-05 1024 195 2688 200704 141.02 26.8493 677.627 835.702 1681.48 1681.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1970 0.000128 2048 350 2048 143264 11.5619 14.3608 601.206 419.469 1046.67 1046.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 380 6.4e-05 512 87 384 92160 32.0824 6.71334 35.2741 209.088 283.399 283.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 350 0.001024 4096 107 1664 3280 2.71987 38.3428 104.906 146.013 146.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 560 0.000256 4096 165 2944 38912 20.2773 13.9474 860.195 419.358 1313.88 1313.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1080 6.4e-05 2048 360 1024 194048 62.3533 28.3241 881.347 838.5 1810.68 1810.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 950 0.000512 512 210 768 28544 1.68358 0.936 13.5899 51.2743 67.6127 67.7133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1980 0.000256 512 230 1536 73344 2.35987 1.77389 92.5489 52.5237 149.32 149.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1190 0.001024 2048 390 640 13536 1.37216 26.2226 52.4679 80.1049 80.1628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1260 0.000512 2048 180 1920 35072 3.48637 130.064 104.847 238.444 238.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 530 3.2e-05 1024 195 2688 196608 141.842 26.8164 758.629 834.823 1762.38 1762.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1970 0.000128 2048 350 2048 143168 11.521 14.4126 674.461 418.874 1119.34 1119.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 380 6.4e-05 512 87 384 90112 32.1717 6.70838 23.8532 208.878 271.851 272.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 350 0.001024 4096 107 1664 3264 2.72211 34.2827 104.793 141.842 141.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 560 0.000256 4096 165 2944 38912 20.1634 13.9424 552.977 419.038 1006.22 1006.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1080 6.4e-05 2048 360 1024 194048 62.1454 28.4142 903.269 837.626 1831.61 1831.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 950 0.000512 512 210 768 28416 1.68298 0.93696 15.9829 51.1723 69.9081 70.0197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1980 0.000256 512 230 1536 72960 2.36358 1.76896 62.9381 52.3895 119.571 119.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1190 0.001024 2048 390 640 13504 1.36861 26.1492 52.4899 80.0504 80.1075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1260 0.000512 2048 180 1920 35008 3.48067 84.114 104.796 192.433 192.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 530 3.2e-05 1024 195 2688 196608 141.91 26.8163 491.146 835.08 1495.22 1495.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1970 0.000128 2048 350 2048 143104 11.5528 14.4548 437.675 419.074 882.829 882.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 380 6.4e-05 512 87 384 90112 32.2094 6.7072 16.7404 208.95 264.843 265.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 350 0.001024 4096 107 1664 3200 2.71155 33.5044 104.657 140.914 140.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 560 0.000256 4096 165 2944 38656 20.1468 13.934 363.189 417.887 815.264 815.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1080 6.4e-05 2048 360 1024 193536 62.2481 28.3326 898.776 837.96 1827.47 1827.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 950 0.000512 512 210 768 28160 1.69456 0.935616 10.0838 51.2034 64.0423 64.1481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1980 0.000256 512 230 1536 72960 2.35936 1.77334 52.7847 52.5282 109.561 109.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1190 0.001024 2048 390 640 13440 1.64173 26.0949 52.4411 80.2202 80.2761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1260 0.000512 2048 180 1920 34944 3.47904 68.4284 104.774 176.862 176.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 530 3.2e-05 1024 195 2688 172032 145.749 26.4319 348.176 824.681 1345.3 1345.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1970 0.000128 2048 350 2048 143040 11.524 14.4851 356.633 419.256 801.976 802.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 380 6.4e-05 512 87 384 86016 31.9819 6.6161 13.2532 206.362 258.448 258.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 350 0.001024 4096 107 1664 3168 2.71123 33.215 104.716 140.685 140.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 560 0.000256 4096 165 2944 38784 20.1344 13.9418 302.258 419.101 755.534 755.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1080 6.4e-05 2048 360 1024 193536 62.1459 28.3587 898.998 837.184 1826.84 1826.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 950 0.000512 512 210 768 27648 1.68019 0.920512 8.48931 49.8484 61.0619 61.1717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1980 0.000256 512 230 1536 72704 2.37232 1.77222 46.8138 52.4303 103.505 103.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1190 0.001024 2048 390 640 13440 1.6256 27.2548 52.4921 81.4191 81.4789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1260 0.000512 2048 180 1920 34944 3.4775 61.3291 104.79 169.638 169.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 530 3.2e-05 1024 195 2688 196608 142.02 26.8149 356.011 835.141 1360.26 1360.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1970 0.000128 2048 350 2048 142848 11.5241 14.3336 318.915 418.581 763.428 763.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 380 6.4e-05 512 87 384 81920 32.873 6.70486 11.8342 208.987 260.637 260.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 350 0.001024 4096 107 1664 3072 2.70576 32.0696 104.308 139.127 139.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 560 0.000256 4096 165 2944 38400 20.1701 13.9252 269.507 418.322 722.027 722.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1080 6.4e-05 2048 360 1024 192512 62.2076 28.2668 893.775 835.465 1819.88 1820.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 950 0.000512 512 210 768 27648 1.71632 0.935392 7.66323 51.2444 61.6899 61.7993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1980 0.000256 512 230 1536 72320 2.3511 1.76259 42.1354 52.193 98.5549 98.6513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1190 0.001024 2048 390 640 13280 1.62266 28.9833 52.1502 82.8006 82.8577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1260 0.000512 2048 180 1920 34880 3.48077 56.4411 104.708 164.672 164.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 530 3.2e-05 1024 195 2688 163840 147.674 26.4356 274.364 824.4 1273.15 1273.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1970 0.000128 2048 350 2048 142720 11.5357 14.3358 292.084 418.523 736.553 736.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 380 6.4e-05 512 87 384 81920 32.4272 6.61466 29.0223 206.265 274.57 274.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 350 0.001024 4096 107 1664 3040 2.70522 31.9118 104.302 138.962 139.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 560 0.000256 4096 165 2944 37760 20.1223 13.8629 245.722 416.408 696.214 696.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1080 6.4e-05 2048 360 1024 192000 62.4352 28.3259 893.456 838.631 1823.01 1823.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 950 0.000512 512 210 768 26880 1.70547 0.92448 6.7663 49.8732 59.4017 59.5207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1980 0.000256 512 230 1536 72192 2.36304 1.76941 39.8243 52.2878 96.3574 96.4532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1190 0.001024 2048 390 640 13248 1.63488 28.8308 52.1361 82.6456 82.7007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1260 0.000512 2048 180 1920 34752 3.46922 51.1406 104.421 159.075 159.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 530 3.2e-05 1024 195 2688 147456 144.078 25.8048 228.335 791.121 1189.6 1189.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1970 0.000128 2048 350 2048 142848 11.5282 14.3521 269.616 418.624 714.19 714.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 380 6.4e-05 512 87 384 73728 31.6227 6.53907 26.53 198.003 262.938 263.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 350 0.001024 4096 107 1664 3072 2.71514 32.5014 104.623 139.881 139.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 560 0.000256 4096 165 2944 38400 20.1516 13.921 233.236 417.099 684.508 684.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1080 6.4e-05 2048 360 1024 190464 62.3658 28.2489 883.993 832.512 1807.28 1807.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 950 0.000512 512 210 768 27648 1.68259 0.931136 6.73802 49.8874 59.3672 59.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1980 0.000256 512 230 1536 71680 2.34893 1.75171 36.8483 52.0248 93.0861 93.1799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1190 0.001024 2048 390 640 13216 1.61744 29.508 52.1923 83.3625 83.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1260 0.000512 2048 180 1920 34720 3.46726 49.2421 104.534 157.287 157.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 530 3.2e-05 1024 195 2688 114688 145.784 25.3583 168.253 770.028 1109.69 1109.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1970 0.000128 2048 350 2048 142912 11.5241 14.3398 254.973 419.231 700.14 700.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 380 6.4e-05 512 87 384 57344 31.9295 6.43382 20.8135 192.741 252.158 252.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 350 0.001024 4096 107 1664 2912 2.69926 30.45 104.049 137.239 137.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 560 0.000256 4096 165 2944 37632 20.0217 13.822 217.164 414.982 666.091 666.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1080 6.4e-05 2048 360 1024 193536 62.1725 28.2726 897.252 837.696 1825.57 1825.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 950 0.000512 512 210 768 26880 1.65654 0.902624 6.30803 49.4286 58.4257 58.5404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1980 0.000256 512 230 1536 72704 2.36752 1.77526 36.1003 52.5202 92.8804 92.9753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1190 0.001024 2048 390 640 13312 1.64461 29.2648 52.5011 83.4556 83.5134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1260 0.000512 2048 180 1920 34816 3.47978 45.7318 104.803 154.057 154.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 530 3.2e-05 1024 195 2688 131072 146.984 25.8065 182.791 791.436 1147.3 1147.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1970 0.000128 2048 350 2048 142336 11.5307 14.4428 240.277 418.236 684.56 684.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 380 6.4e-05 512 87 384 65536 32.2861 6.53469 23.7756 198.104 260.943 261.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 350 0.001024 4096 107 1664 2816 2.69427 29.8295 103.624 136.191 136.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 560 0.000256 4096 165 2944 37888 20.2428 13.9469 209.07 418.947 662.308 662.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1080 6.4e-05 2048 360 1024 192512 62.2477 28.2859 890.84 835.739 1817.28 1817.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 950 0.000512 512 210 768 24576 1.67667 0.876544 6.01146 47.8637 56.556 56.6723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1980 0.000256 512 230 1500 72576 2.33677 1.75328 33.1459 51.9658 89.3158 89.4093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1190 0.001024 2048 390 540 14112 1.64192 26.2752 52.0454 80.0085 80.0628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1260 0.000512 2048 180 1860 34944 3.47136 44.2675 104.694 152.474 152.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 530 3.2e-05 1024 195 2580 114688 145.758 25.3604 148.51 769.193 1089.08 1089.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1970 0.000128 2048 350 2040 142912 11.5205 14.3357 232.081 418.699 676.707 676.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 380 6.4e-05 512 87 300 57344 31.9538 6.43318 17.3314 192.528 248.482 248.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 350 0.001024 4096 107 1560 4032 2.70986 38.4759 104.501 145.731 145.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 560 0.000256 4096 165 2940 38528 20.014 13.824 839.448 414.598 1287.99 1288.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1080 6.4e-05 2048 360 1020 215040 58.8196 28.3423 919.293 836.793 1843.4 1843.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 950 0.000512 512 210 780 28672 1.61571 0.897504 5.54205 49.3977 57.5829 57.6951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1980 0.000256 512 230 1472 72576 2.3288 1.75514 32.342 51.977 88.5184 88.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1190 0.001024 2048 390 576 13888 1.64832 26.2869 52.3563 80.3384 80.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1260 0.000512 2048 180 1856 34944 3.4775 42.8012 104.692 151.012 151.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 530 3.2e-05 1024 195 2624 114688 145.81 25.3647 146.512 769.365 1087.33 1087.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1970 0.000128 2048 350 2048 143360 11.5122 14.3236 227.243 418.803 671.954 672.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 380 6.4e-05 512 87 320 86016 29.3547 6.43686 26.7151 192.671 255.423 255.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 350 0.001024 4096 107 1600 3584 2.70598 34.3409 104.216 141.307 141.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 560 0.000256 4096 165 2944 38528 20.023 13.824 829.416 414.62 1278 1278.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1080 6.4e-05 2048 360 1024 211456 59.4601 28.3365 889.714 836.976 1814.66 1814.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 950 0.000512 512 210 768 28672 1.61808 0.90496 5.46358 49.4402 57.5585 57.6758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1980 0.000256 512 230 1450 72800 2.36237 1.76426 32.9268 52.2149 89.3804 89.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1190 0.001024 2048 390 550 14000 1.64659 27.9916 52.2043 81.8878 81.9428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1260 0.000512 2048 180 1850 34720 3.46394 43.5899 104.309 151.406 151.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 530 3.2e-05 1024 195 2600 143360 139.4 25.3997 187.926 770.173 1123.16 1123.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1970 0.000128 2048 350 2000 143360 11.5827 14.3694 228.761 418.756 673.54 673.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 380 6.4e-05 512 87 300 71680 30.8034 6.44403 23.1835 192.794 253.461 253.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 350 0.001024 4096 107 1550 3920 2.69901 36.8173 103.961 143.522 143.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 560 0.000256 4096 165 2950 39200 20.175 13.8813 877.619 416.61 1328.38 1328.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1080 6.4e-05 2048 360 1000 219520 57.5873 28.117 938.264 830.708 1854.83 1854.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 950 0.000512 512 210 750 26880 1.69565 0.920352 5.2985 49.7688 57.81 57.9236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1980 0.000256 512 230 1488 72800 2.35418 1.76413 32.931 52.1512 89.3143 89.4116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1190 0.001024 2048 390 528 14280 1.64864 25.7166 52.3479 79.759 79.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1260 0.000512 2048 180 1824 35000 3.4857 43.1541 104.794 151.477 151.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 530 3.2e-05 1024 195 2592 143360 139.434 25.4024 185.468 769.253 1119.83 1120.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1970 0.000128 2048 350 2016 142800 11.5999 14.3729 229.474 418.26 673.781 673.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 380 6.4e-05 512 87 336 71680 30.7829 6.43891 25.3424 192.569 255.367 255.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 350 0.001024 4096 107 1584 3640 2.70576 35.0393 103.959 141.748 141.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 560 0.000256 4096 165 2976 40320 20.1591 13.884 890.96 416.115 1341.22 1341.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1080 6.4e-05 2048 360 1008 210560 59.042 28.1661 926.055 829.729 1843.16 1843.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 950 0.000512 512 210 768 26880 1.69888 0.91776 5.25066 49.7378 57.7323 57.8497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1980 0.000256 512 230 1472 73728 2.35978 1.77357 37.2172 52.4193 93.8851 93.9799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1190 0.001024 2048 390 544 14336 1.65411 25.129 52.4919 79.3196 79.3767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1260 0.000512 2048 180 1824 35072 3.46787 48.9452 104.58 157.036 157.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 530 3.2e-05 1024 195 2592 196608 142.103 26.8373 289.383 834.963 1293.56 1293.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1970 0.000128 2048 350 2016 143360 11.5323 14.5265 263.22 418.511 707.861 707.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 380 6.4e-05 512 87 320 131072 28.4932 6.70675 43.3828 208.937 287.764 287.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 350 0.001024 4096 107 1568 4096 2.7177 37.3697 104.75 144.882 144.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 560 0.000256 4096 165 2944 40448 20.098 13.9259 868.583 418.192 1320.9 1321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1080 6.4e-05 2048 360 992 221184 57.738 28.2575 911.563 835.303 1833.02 1833.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 950 0.000512 512 210 736 29696 1.65971 0.933504 6.01651 51.2511 59.9932 60.1047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1980 0.000256 512 230 1472 71040 2.35424 1.7567 51.6625 52.0217 107.911 108.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1190 0.001024 2048 390 544 13920 1.64659 32.9536 52.3821 87.0294 87.0871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1260 0.000512 2048 180 1824 34560 3.44758 74.6756 104.263 182.429 182.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 530 3.2e-05 1024 195 2592 122880 156 26.4456 276.009 825.341 1295.73 1295.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1970 0.000128 2048 350 2016 143040 11.518 14.4261 400.204 418.817 849.151 849.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 380 6.4e-05 512 87 320 122880 28.5929 6.62611 51.8283 206.648 293.944 294.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 350 0.001024 4096 107 1568 3360 2.67059 46.4507 102.803 151.967 152.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 560 0.000256 4096 165 2944 38400 19.9644 13.8179 474.913 414.973 923.77 923.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1080 6.4e-05 2048 360 992 215040 57.3801 27.9975 1288.08 826.012 2199.63 2199.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 950 0.000512 512 210 736 26880 1.73597 0.932224 8.56134 51.172 62.5339 62.6442
