.TH "SYSMPU_Register_Masks" 3 "Mon Sep 13 2021" "TP2_G1" \" -*- nroff -*-
.ad l
.nh
.SH NAME
SYSMPU_Register_Masks
.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBSYSMPU_BASE\fP   (0x4000D000u)"
.br
.ti -1c
.RI "#define \fBSYSMPU\fP   ((\fBSYSMPU_Type\fP *)\fBSYSMPU_BASE\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_BASE_ADDRS\fP   { \fBSYSMPU_BASE\fP }"
.br
.ti -1c
.RI "#define \fBSYSMPU_BASE_PTRS\fP   { \fBSYSMPU\fP }"
.br
.in -1c
.SS "CESR - Control/Error Status Register"

.in +1c
.ti -1c
.RI "#define \fBSYSMPU_CESR_VLD_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_CESR_VLD_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_CESR_VLD\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_CESR_VLD_SHIFT\fP)) & \fBSYSMPU_CESR_VLD_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_CESR_NRGD_MASK\fP   (0xF00U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_CESR_NRGD_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_CESR_NRGD\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_CESR_NRGD_SHIFT\fP)) & \fBSYSMPU_CESR_NRGD_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_CESR_NSP_MASK\fP   (0xF000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_CESR_NSP_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_CESR_NSP\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_CESR_NSP_SHIFT\fP)) & \fBSYSMPU_CESR_NSP_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_CESR_HRL_MASK\fP   (0xF0000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_CESR_HRL_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_CESR_HRL\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_CESR_HRL_SHIFT\fP)) & \fBSYSMPU_CESR_HRL_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_CESR_SPERR_MASK\fP   (0xF8000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_CESR_SPERR_SHIFT\fP   (27U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_CESR_SPERR\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_CESR_SPERR_SHIFT\fP)) & \fBSYSMPU_CESR_SPERR_MASK\fP)"
.br
.in -1c
.SS "EAR - Error Address Register, slave port n"

.in +1c
.ti -1c
.RI "#define \fBSYSMPU_EAR_EADDR_MASK\fP   (0xFFFFFFFFU)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EAR_EADDR_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EAR_EADDR\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_EAR_EADDR_SHIFT\fP)) & \fBSYSMPU_EAR_EADDR_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EAR_COUNT\fP   (5U)"
.br
.in -1c
.SS "EDR - Error Detail Register, slave port n"

.in +1c
.ti -1c
.RI "#define \fBSYSMPU_EDR_ERW_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EDR_ERW_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EDR_ERW\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_EDR_ERW_SHIFT\fP)) & \fBSYSMPU_EDR_ERW_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EDR_EATTR_MASK\fP   (0xEU)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EDR_EATTR_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EDR_EATTR\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_EDR_EATTR_SHIFT\fP)) & \fBSYSMPU_EDR_EATTR_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EDR_EMN_MASK\fP   (0xF0U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EDR_EMN_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EDR_EMN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_EDR_EMN_SHIFT\fP)) & \fBSYSMPU_EDR_EMN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EDR_EPID_MASK\fP   (0xFF00U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EDR_EPID_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EDR_EPID\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_EDR_EPID_SHIFT\fP)) & \fBSYSMPU_EDR_EPID_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EDR_EACD_MASK\fP   (0xFFFF0000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EDR_EACD_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EDR_EACD\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_EDR_EACD_SHIFT\fP)) & \fBSYSMPU_EDR_EACD_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_EDR_COUNT\fP   (5U)"
.br
.in -1c
.SS "WORD - Region Descriptor n, Word 0\&.\&.Region Descriptor n, Word 3"

.in +1c
.ti -1c
.RI "#define \fBSYSMPU_WORD_VLD_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_VLD_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_VLD\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_VLD_SHIFT\fP)) & \fBSYSMPU_WORD_VLD_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M0UM_MASK\fP   (0x7U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M0UM_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M0UM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M0UM_SHIFT\fP)) & \fBSYSMPU_WORD_M0UM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M0SM_MASK\fP   (0x18U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M0SM_SHIFT\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M0SM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M0SM_SHIFT\fP)) & \fBSYSMPU_WORD_M0SM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M0PE_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M0PE_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M0PE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M0PE_SHIFT\fP)) & \fBSYSMPU_WORD_M0PE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_ENDADDR_MASK\fP   (0xFFFFFFE0U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_ENDADDR_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_ENDADDR\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_ENDADDR_SHIFT\fP)) & \fBSYSMPU_WORD_ENDADDR_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_SRTADDR_MASK\fP   (0xFFFFFFE0U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_SRTADDR_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_SRTADDR\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_SRTADDR_SHIFT\fP)) & \fBSYSMPU_WORD_SRTADDR_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M1UM_MASK\fP   (0x1C0U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M1UM_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M1UM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M1UM_SHIFT\fP)) & \fBSYSMPU_WORD_M1UM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M1SM_MASK\fP   (0x600U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M1SM_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M1SM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M1SM_SHIFT\fP)) & \fBSYSMPU_WORD_M1SM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M1PE_MASK\fP   (0x800U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M1PE_SHIFT\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M1PE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M1PE_SHIFT\fP)) & \fBSYSMPU_WORD_M1PE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M2UM_MASK\fP   (0x7000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M2UM_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M2UM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M2UM_SHIFT\fP)) & \fBSYSMPU_WORD_M2UM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M2SM_MASK\fP   (0x18000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M2SM_SHIFT\fP   (15U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M2SM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M2SM_SHIFT\fP)) & \fBSYSMPU_WORD_M2SM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_PIDMASK_MASK\fP   (0xFF0000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_PIDMASK_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_PIDMASK\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_PIDMASK_SHIFT\fP)) & \fBSYSMPU_WORD_PIDMASK_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M2PE_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M2PE_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M2PE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M2PE_SHIFT\fP)) & \fBSYSMPU_WORD_M2PE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M3UM_MASK\fP   (0x1C0000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M3UM_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M3UM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M3UM_SHIFT\fP)) & \fBSYSMPU_WORD_M3UM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M3SM_MASK\fP   (0x600000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M3SM_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M3SM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M3SM_SHIFT\fP)) & \fBSYSMPU_WORD_M3SM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M3PE_MASK\fP   (0x800000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M3PE_SHIFT\fP   (23U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M3PE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M3PE_SHIFT\fP)) & \fBSYSMPU_WORD_M3PE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_PID_MASK\fP   (0xFF000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_PID_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_PID\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_PID_SHIFT\fP)) & \fBSYSMPU_WORD_PID_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M4WE_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M4WE_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M4WE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M4WE_SHIFT\fP)) & \fBSYSMPU_WORD_M4WE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M4RE_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M4RE_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M4RE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M4RE_SHIFT\fP)) & \fBSYSMPU_WORD_M4RE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M5WE_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M5WE_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M5WE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M5WE_SHIFT\fP)) & \fBSYSMPU_WORD_M5WE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M5RE_MASK\fP   (0x8000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M5RE_SHIFT\fP   (27U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M5RE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M5RE_SHIFT\fP)) & \fBSYSMPU_WORD_M5RE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M6WE_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M6WE_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M6WE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M6WE_SHIFT\fP)) & \fBSYSMPU_WORD_M6WE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M6RE_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M6RE_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M6RE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M6RE_SHIFT\fP)) & \fBSYSMPU_WORD_M6RE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M7WE_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M7WE_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M7WE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M7WE_SHIFT\fP)) & \fBSYSMPU_WORD_M7WE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M7RE_MASK\fP   (0x80000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M7RE_SHIFT\fP   (31U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_M7RE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M7RE_SHIFT\fP)) & \fBSYSMPU_WORD_M7RE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_COUNT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_WORD_COUNT2\fP   (4U)"
.br
.in -1c
.SS "RGDAAC - Region Descriptor Alternate Access Control n"

.in +1c
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M0UM_MASK\fP   (0x7U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M0UM_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M0UM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M0UM_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M0UM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M0SM_MASK\fP   (0x18U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M0SM_SHIFT\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M0SM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M0SM_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M0SM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M0PE_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M0PE_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M0PE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M0PE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M0PE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M1UM_MASK\fP   (0x1C0U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M1UM_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M1UM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M1UM_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M1UM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M1SM_MASK\fP   (0x600U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M1SM_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M1SM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M1SM_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M1SM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M1PE_MASK\fP   (0x800U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M1PE_SHIFT\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M1PE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M1PE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M1PE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M2UM_MASK\fP   (0x7000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M2UM_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M2UM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M2UM_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M2UM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M2SM_MASK\fP   (0x18000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M2SM_SHIFT\fP   (15U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M2SM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M2SM_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M2SM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M2PE_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M2PE_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M2PE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M2PE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M2PE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M3UM_MASK\fP   (0x1C0000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M3UM_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M3UM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M3UM_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M3UM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M3SM_MASK\fP   (0x600000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M3SM_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M3SM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M3SM_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M3SM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M3PE_MASK\fP   (0x800000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M3PE_SHIFT\fP   (23U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M3PE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M3PE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M3PE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M4WE_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M4WE_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M4WE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M4WE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M4WE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M4RE_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M4RE_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M4RE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M4RE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M4RE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M5WE_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M5WE_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M5WE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M5WE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M5WE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M5RE_MASK\fP   (0x8000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M5RE_SHIFT\fP   (27U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M5RE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M5RE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M5RE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M6WE_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M6WE_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M6WE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M6WE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M6WE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M6RE_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M6RE_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M6RE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M6RE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M6RE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M7WE_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M7WE_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M7WE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M7WE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M7WE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M7RE_MASK\fP   (0x80000000U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M7RE_SHIFT\fP   (31U)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_M7RE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M7RE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M7RE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSYSMPU_RGDAAC_COUNT\fP   (12U)"
.br
.in -1c
.SH "Detailed Description"
.PP 

.SH "Macro Definition Documentation"
.PP 
.SS "#define SYSMPU   ((\fBSYSMPU_Type\fP *)\fBSYSMPU_BASE\fP)"
Peripheral SYSMPU base pointer 
.SS "#define SYSMPU_BASE   (0x4000D000u)"
Peripheral SYSMPU base address 
.SS "#define SYSMPU_BASE_ADDRS   { \fBSYSMPU_BASE\fP }"
Array initializer of SYSMPU peripheral base addresses 
.SS "#define SYSMPU_BASE_PTRS   { \fBSYSMPU\fP }"
Array initializer of SYSMPU peripheral base pointers 
.SS "#define SYSMPU_CESR_HRL(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_CESR_HRL_SHIFT\fP)) & \fBSYSMPU_CESR_HRL_MASK\fP)"

.SS "#define SYSMPU_CESR_HRL_MASK   (0xF0000U)"

.SS "#define SYSMPU_CESR_HRL_SHIFT   (16U)"

.SS "#define SYSMPU_CESR_NRGD(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_CESR_NRGD_SHIFT\fP)) & \fBSYSMPU_CESR_NRGD_MASK\fP)"

.SS "#define SYSMPU_CESR_NRGD_MASK   (0xF00U)"

.SS "#define SYSMPU_CESR_NRGD_SHIFT   (8U)"

.SS "#define SYSMPU_CESR_NSP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_CESR_NSP_SHIFT\fP)) & \fBSYSMPU_CESR_NSP_MASK\fP)"

.SS "#define SYSMPU_CESR_NSP_MASK   (0xF000U)"

.SS "#define SYSMPU_CESR_NSP_SHIFT   (12U)"

.SS "#define SYSMPU_CESR_SPERR(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_CESR_SPERR_SHIFT\fP)) & \fBSYSMPU_CESR_SPERR_MASK\fP)"

.SS "#define SYSMPU_CESR_SPERR_MASK   (0xF8000000U)"

.SS "#define SYSMPU_CESR_SPERR_SHIFT   (27U)"

.SS "#define SYSMPU_CESR_VLD(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_CESR_VLD_SHIFT\fP)) & \fBSYSMPU_CESR_VLD_MASK\fP)"

.SS "#define SYSMPU_CESR_VLD_MASK   (0x1U)"

.SS "#define SYSMPU_CESR_VLD_SHIFT   (0U)"

.SS "#define SYSMPU_EAR_COUNT   (5U)"

.SS "#define SYSMPU_EAR_EADDR(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_EAR_EADDR_SHIFT\fP)) & \fBSYSMPU_EAR_EADDR_MASK\fP)"

.SS "#define SYSMPU_EAR_EADDR_MASK   (0xFFFFFFFFU)"

.SS "#define SYSMPU_EAR_EADDR_SHIFT   (0U)"

.SS "#define SYSMPU_EDR_COUNT   (5U)"

.SS "#define SYSMPU_EDR_EACD(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_EDR_EACD_SHIFT\fP)) & \fBSYSMPU_EDR_EACD_MASK\fP)"

.SS "#define SYSMPU_EDR_EACD_MASK   (0xFFFF0000U)"

.SS "#define SYSMPU_EDR_EACD_SHIFT   (16U)"

.SS "#define SYSMPU_EDR_EATTR(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_EDR_EATTR_SHIFT\fP)) & \fBSYSMPU_EDR_EATTR_MASK\fP)"

.SS "#define SYSMPU_EDR_EATTR_MASK   (0xEU)"

.SS "#define SYSMPU_EDR_EATTR_SHIFT   (1U)"

.SS "#define SYSMPU_EDR_EMN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_EDR_EMN_SHIFT\fP)) & \fBSYSMPU_EDR_EMN_MASK\fP)"

.SS "#define SYSMPU_EDR_EMN_MASK   (0xF0U)"

.SS "#define SYSMPU_EDR_EMN_SHIFT   (4U)"

.SS "#define SYSMPU_EDR_EPID(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_EDR_EPID_SHIFT\fP)) & \fBSYSMPU_EDR_EPID_MASK\fP)"

.SS "#define SYSMPU_EDR_EPID_MASK   (0xFF00U)"

.SS "#define SYSMPU_EDR_EPID_SHIFT   (8U)"

.SS "#define SYSMPU_EDR_ERW(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_EDR_ERW_SHIFT\fP)) & \fBSYSMPU_EDR_ERW_MASK\fP)"

.SS "#define SYSMPU_EDR_ERW_MASK   (0x1U)"

.SS "#define SYSMPU_EDR_ERW_SHIFT   (0U)"

.SS "#define SYSMPU_RGDAAC_COUNT   (12U)"

.SS "#define SYSMPU_RGDAAC_M0PE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M0PE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M0PE_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M0PE_MASK   (0x20U)"

.SS "#define SYSMPU_RGDAAC_M0PE_SHIFT   (5U)"

.SS "#define SYSMPU_RGDAAC_M0SM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M0SM_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M0SM_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M0SM_MASK   (0x18U)"

.SS "#define SYSMPU_RGDAAC_M0SM_SHIFT   (3U)"

.SS "#define SYSMPU_RGDAAC_M0UM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M0UM_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M0UM_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M0UM_MASK   (0x7U)"

.SS "#define SYSMPU_RGDAAC_M0UM_SHIFT   (0U)"

.SS "#define SYSMPU_RGDAAC_M1PE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M1PE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M1PE_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M1PE_MASK   (0x800U)"

.SS "#define SYSMPU_RGDAAC_M1PE_SHIFT   (11U)"

.SS "#define SYSMPU_RGDAAC_M1SM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M1SM_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M1SM_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M1SM_MASK   (0x600U)"

.SS "#define SYSMPU_RGDAAC_M1SM_SHIFT   (9U)"

.SS "#define SYSMPU_RGDAAC_M1UM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M1UM_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M1UM_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M1UM_MASK   (0x1C0U)"

.SS "#define SYSMPU_RGDAAC_M1UM_SHIFT   (6U)"

.SS "#define SYSMPU_RGDAAC_M2PE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M2PE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M2PE_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M2PE_MASK   (0x20000U)"

.SS "#define SYSMPU_RGDAAC_M2PE_SHIFT   (17U)"

.SS "#define SYSMPU_RGDAAC_M2SM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M2SM_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M2SM_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M2SM_MASK   (0x18000U)"

.SS "#define SYSMPU_RGDAAC_M2SM_SHIFT   (15U)"

.SS "#define SYSMPU_RGDAAC_M2UM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M2UM_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M2UM_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M2UM_MASK   (0x7000U)"

.SS "#define SYSMPU_RGDAAC_M2UM_SHIFT   (12U)"

.SS "#define SYSMPU_RGDAAC_M3PE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M3PE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M3PE_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M3PE_MASK   (0x800000U)"

.SS "#define SYSMPU_RGDAAC_M3PE_SHIFT   (23U)"

.SS "#define SYSMPU_RGDAAC_M3SM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M3SM_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M3SM_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M3SM_MASK   (0x600000U)"

.SS "#define SYSMPU_RGDAAC_M3SM_SHIFT   (21U)"

.SS "#define SYSMPU_RGDAAC_M3UM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M3UM_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M3UM_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M3UM_MASK   (0x1C0000U)"

.SS "#define SYSMPU_RGDAAC_M3UM_SHIFT   (18U)"

.SS "#define SYSMPU_RGDAAC_M4RE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M4RE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M4RE_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M4RE_MASK   (0x2000000U)"

.SS "#define SYSMPU_RGDAAC_M4RE_SHIFT   (25U)"

.SS "#define SYSMPU_RGDAAC_M4WE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M4WE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M4WE_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M4WE_MASK   (0x1000000U)"

.SS "#define SYSMPU_RGDAAC_M4WE_SHIFT   (24U)"

.SS "#define SYSMPU_RGDAAC_M5RE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M5RE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M5RE_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M5RE_MASK   (0x8000000U)"

.SS "#define SYSMPU_RGDAAC_M5RE_SHIFT   (27U)"

.SS "#define SYSMPU_RGDAAC_M5WE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M5WE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M5WE_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M5WE_MASK   (0x4000000U)"

.SS "#define SYSMPU_RGDAAC_M5WE_SHIFT   (26U)"

.SS "#define SYSMPU_RGDAAC_M6RE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M6RE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M6RE_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M6RE_MASK   (0x20000000U)"

.SS "#define SYSMPU_RGDAAC_M6RE_SHIFT   (29U)"

.SS "#define SYSMPU_RGDAAC_M6WE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M6WE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M6WE_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M6WE_MASK   (0x10000000U)"

.SS "#define SYSMPU_RGDAAC_M6WE_SHIFT   (28U)"

.SS "#define SYSMPU_RGDAAC_M7RE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M7RE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M7RE_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M7RE_MASK   (0x80000000U)"

.SS "#define SYSMPU_RGDAAC_M7RE_SHIFT   (31U)"

.SS "#define SYSMPU_RGDAAC_M7WE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_RGDAAC_M7WE_SHIFT\fP)) & \fBSYSMPU_RGDAAC_M7WE_MASK\fP)"

.SS "#define SYSMPU_RGDAAC_M7WE_MASK   (0x40000000U)"

.SS "#define SYSMPU_RGDAAC_M7WE_SHIFT   (30U)"

.SS "#define SYSMPU_WORD_COUNT   (12U)"

.SS "#define SYSMPU_WORD_COUNT2   (4U)"

.SS "#define SYSMPU_WORD_ENDADDR(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_ENDADDR_SHIFT\fP)) & \fBSYSMPU_WORD_ENDADDR_MASK\fP)"

.SS "#define SYSMPU_WORD_ENDADDR_MASK   (0xFFFFFFE0U)"

.SS "#define SYSMPU_WORD_ENDADDR_SHIFT   (5U)"

.SS "#define SYSMPU_WORD_M0PE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M0PE_SHIFT\fP)) & \fBSYSMPU_WORD_M0PE_MASK\fP)"

.SS "#define SYSMPU_WORD_M0PE_MASK   (0x20U)"

.SS "#define SYSMPU_WORD_M0PE_SHIFT   (5U)"

.SS "#define SYSMPU_WORD_M0SM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M0SM_SHIFT\fP)) & \fBSYSMPU_WORD_M0SM_MASK\fP)"

.SS "#define SYSMPU_WORD_M0SM_MASK   (0x18U)"

.SS "#define SYSMPU_WORD_M0SM_SHIFT   (3U)"

.SS "#define SYSMPU_WORD_M0UM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M0UM_SHIFT\fP)) & \fBSYSMPU_WORD_M0UM_MASK\fP)"

.SS "#define SYSMPU_WORD_M0UM_MASK   (0x7U)"

.SS "#define SYSMPU_WORD_M0UM_SHIFT   (0U)"

.SS "#define SYSMPU_WORD_M1PE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M1PE_SHIFT\fP)) & \fBSYSMPU_WORD_M1PE_MASK\fP)"

.SS "#define SYSMPU_WORD_M1PE_MASK   (0x800U)"

.SS "#define SYSMPU_WORD_M1PE_SHIFT   (11U)"

.SS "#define SYSMPU_WORD_M1SM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M1SM_SHIFT\fP)) & \fBSYSMPU_WORD_M1SM_MASK\fP)"

.SS "#define SYSMPU_WORD_M1SM_MASK   (0x600U)"

.SS "#define SYSMPU_WORD_M1SM_SHIFT   (9U)"

.SS "#define SYSMPU_WORD_M1UM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M1UM_SHIFT\fP)) & \fBSYSMPU_WORD_M1UM_MASK\fP)"

.SS "#define SYSMPU_WORD_M1UM_MASK   (0x1C0U)"

.SS "#define SYSMPU_WORD_M1UM_SHIFT   (6U)"

.SS "#define SYSMPU_WORD_M2PE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M2PE_SHIFT\fP)) & \fBSYSMPU_WORD_M2PE_MASK\fP)"

.SS "#define SYSMPU_WORD_M2PE_MASK   (0x20000U)"

.SS "#define SYSMPU_WORD_M2PE_SHIFT   (17U)"

.SS "#define SYSMPU_WORD_M2SM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M2SM_SHIFT\fP)) & \fBSYSMPU_WORD_M2SM_MASK\fP)"

.SS "#define SYSMPU_WORD_M2SM_MASK   (0x18000U)"

.SS "#define SYSMPU_WORD_M2SM_SHIFT   (15U)"

.SS "#define SYSMPU_WORD_M2UM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M2UM_SHIFT\fP)) & \fBSYSMPU_WORD_M2UM_MASK\fP)"

.SS "#define SYSMPU_WORD_M2UM_MASK   (0x7000U)"

.SS "#define SYSMPU_WORD_M2UM_SHIFT   (12U)"

.SS "#define SYSMPU_WORD_M3PE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M3PE_SHIFT\fP)) & \fBSYSMPU_WORD_M3PE_MASK\fP)"

.SS "#define SYSMPU_WORD_M3PE_MASK   (0x800000U)"

.SS "#define SYSMPU_WORD_M3PE_SHIFT   (23U)"

.SS "#define SYSMPU_WORD_M3SM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M3SM_SHIFT\fP)) & \fBSYSMPU_WORD_M3SM_MASK\fP)"

.SS "#define SYSMPU_WORD_M3SM_MASK   (0x600000U)"

.SS "#define SYSMPU_WORD_M3SM_SHIFT   (21U)"

.SS "#define SYSMPU_WORD_M3UM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M3UM_SHIFT\fP)) & \fBSYSMPU_WORD_M3UM_MASK\fP)"

.SS "#define SYSMPU_WORD_M3UM_MASK   (0x1C0000U)"

.SS "#define SYSMPU_WORD_M3UM_SHIFT   (18U)"

.SS "#define SYSMPU_WORD_M4RE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M4RE_SHIFT\fP)) & \fBSYSMPU_WORD_M4RE_MASK\fP)"

.SS "#define SYSMPU_WORD_M4RE_MASK   (0x2000000U)"

.SS "#define SYSMPU_WORD_M4RE_SHIFT   (25U)"

.SS "#define SYSMPU_WORD_M4WE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M4WE_SHIFT\fP)) & \fBSYSMPU_WORD_M4WE_MASK\fP)"

.SS "#define SYSMPU_WORD_M4WE_MASK   (0x1000000U)"

.SS "#define SYSMPU_WORD_M4WE_SHIFT   (24U)"

.SS "#define SYSMPU_WORD_M5RE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M5RE_SHIFT\fP)) & \fBSYSMPU_WORD_M5RE_MASK\fP)"

.SS "#define SYSMPU_WORD_M5RE_MASK   (0x8000000U)"

.SS "#define SYSMPU_WORD_M5RE_SHIFT   (27U)"

.SS "#define SYSMPU_WORD_M5WE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M5WE_SHIFT\fP)) & \fBSYSMPU_WORD_M5WE_MASK\fP)"

.SS "#define SYSMPU_WORD_M5WE_MASK   (0x4000000U)"

.SS "#define SYSMPU_WORD_M5WE_SHIFT   (26U)"

.SS "#define SYSMPU_WORD_M6RE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M6RE_SHIFT\fP)) & \fBSYSMPU_WORD_M6RE_MASK\fP)"

.SS "#define SYSMPU_WORD_M6RE_MASK   (0x20000000U)"

.SS "#define SYSMPU_WORD_M6RE_SHIFT   (29U)"

.SS "#define SYSMPU_WORD_M6WE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M6WE_SHIFT\fP)) & \fBSYSMPU_WORD_M6WE_MASK\fP)"

.SS "#define SYSMPU_WORD_M6WE_MASK   (0x10000000U)"

.SS "#define SYSMPU_WORD_M6WE_SHIFT   (28U)"

.SS "#define SYSMPU_WORD_M7RE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M7RE_SHIFT\fP)) & \fBSYSMPU_WORD_M7RE_MASK\fP)"

.SS "#define SYSMPU_WORD_M7RE_MASK   (0x80000000U)"

.SS "#define SYSMPU_WORD_M7RE_SHIFT   (31U)"

.SS "#define SYSMPU_WORD_M7WE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_M7WE_SHIFT\fP)) & \fBSYSMPU_WORD_M7WE_MASK\fP)"

.SS "#define SYSMPU_WORD_M7WE_MASK   (0x40000000U)"

.SS "#define SYSMPU_WORD_M7WE_SHIFT   (30U)"

.SS "#define SYSMPU_WORD_PID(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_PID_SHIFT\fP)) & \fBSYSMPU_WORD_PID_MASK\fP)"

.SS "#define SYSMPU_WORD_PID_MASK   (0xFF000000U)"

.SS "#define SYSMPU_WORD_PID_SHIFT   (24U)"

.SS "#define SYSMPU_WORD_PIDMASK(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_PIDMASK_SHIFT\fP)) & \fBSYSMPU_WORD_PIDMASK_MASK\fP)"

.SS "#define SYSMPU_WORD_PIDMASK_MASK   (0xFF0000U)"

.SS "#define SYSMPU_WORD_PIDMASK_SHIFT   (16U)"

.SS "#define SYSMPU_WORD_SRTADDR(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_SRTADDR_SHIFT\fP)) & \fBSYSMPU_WORD_SRTADDR_MASK\fP)"

.SS "#define SYSMPU_WORD_SRTADDR_MASK   (0xFFFFFFE0U)"

.SS "#define SYSMPU_WORD_SRTADDR_SHIFT   (5U)"

.SS "#define SYSMPU_WORD_VLD(x)   (((uint32_t)(((uint32_t)(x)) << \fBSYSMPU_WORD_VLD_SHIFT\fP)) & \fBSYSMPU_WORD_VLD_MASK\fP)"

.SS "#define SYSMPU_WORD_VLD_MASK   (0x1U)"

.SS "#define SYSMPU_WORD_VLD_SHIFT   (0U)"

.SH "Author"
.PP 
Generated automatically by Doxygen for TP2_G1 from the source code\&.
