/*
 * Copyright (c) 2023-2024 Chen Xingyu <hi@xingrz.me>
 * SPDX-License-Identifier: Apache-2.0
 */

#include <mem.h>
#include <freq.h>

#include <zephyr/dt-bindings/pinctrl/sophgo-cv180x-pinctrl.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "thead,c906";
			reg = <0>;
			clock-frequency = <DT_FREQ_M(700)>;
			mmu-type = "riscv,none";
			riscv,isa = "rv64imafdc_zicsr_zifencei";

			hlic: interrupt-controller {
				compatible = "riscv,cpu-intc";
				#address-cells = <0>;
				#interrupt-cells = <1>;
				interrupt-controller;
			};
		};
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;

		pinctrl: pin-controller@3001000 {
			compatible = "sophgo,cv180x-pinctrl";
			reg = <0x3001000 DT_SIZE_K(4)>;
		};

		gpioa: gpio@3020000 {
			compatible = "snps,designware-gpio";
			reg = <0x3020000 DT_SIZE_K(4)>;
			interrupt-parent = <&plic0>;
			interrupts = <41 1>;
			gpio-controller;
			#gpio-cells = <2>;
			status = "disabled";
		};

		gpiob: gpio@3021000 {
			compatible = "snps,designware-gpio";
			reg = <0x3021000 DT_SIZE_K(4)>;
			interrupt-parent = <&plic0>;
			interrupts = <42 1>;
			gpio-controller;
			#gpio-cells = <2>;
			status = "disabled";
		};

		gpioc: gpio@3022000 {
			compatible = "snps,designware-gpio";
			reg = <0x3022000 DT_SIZE_K(4)>;
			interrupt-parent = <&plic0>;
			interrupts = <43 1>;
			gpio-controller;
			#gpio-cells = <2>;
			status = "disabled";
		};

		gpiod: gpio@3023000 {
			compatible = "snps,designware-gpio";
			reg = <0x3023000 DT_SIZE_K(4)>;
			interrupt-parent = <&plic0>;
			interrupts = <44 1>;
			gpio-controller;
			#gpio-cells = <2>;
			status = "disabled";
		};

		uart0: uart@4140000 {
			compatible = "ns16550";
			reg = <0x4140000 DT_SIZE_K(64)>;
			interrupt-parent = <&plic0>;
			interrupts = <30 1>;
			reg-shift = <2>;
			clock-frequency = <DT_FREQ_M(25)>;
			status = "disabled";
		};

		uart1: uart@4150000 {
			compatible = "ns16550";
			reg = <0x4150000 DT_SIZE_K(64)>;
			interrupt-parent = <&plic0>;
			interrupts = <31 1>;
			reg-shift = <2>;
			clock-frequency = <DT_FREQ_M(25)>;
			status = "disabled";
		};

		uart2: uart@4160000 {
			compatible = "ns16550";
			reg = <0x4160000 DT_SIZE_K(64)>;
			/* interrupt is not supported */
			reg-shift = <2>;
			clock-frequency = <DT_FREQ_M(25)>;
			status = "disabled";
		};

		uart3: uart@4170000 {
			compatible = "ns16550";
			reg = <0x4170000 DT_SIZE_K(64)>;
			/* interrupt is not supported */
			reg-shift = <2>;
			clock-frequency = <DT_FREQ_M(25)>;
			status = "disabled";
		};

		uart4: uart@41c0000 {
			compatible = "ns16550";
			reg = <0x41c0000 DT_SIZE_K(64)>;
			/* interrupt is not supported */
			reg-shift = <2>;
			clock-frequency = <DT_FREQ_M(25)>;
			status = "disabled";
		};

		plic0: interrupt-controller@70000000 {
			compatible = "sifive,plic-1.0.0";
			reg = <0x70000000 0x4000000>;
			interrupts-extended = <&hlic 11>;
			interrupt-controller;
			riscv,max-priority = <7>;
			riscv,ndev = <101>;
			#address-cells = <0>;
			#interrupt-cells = <2>;
		};

		clint: clint@74000000 {
			compatible = "sifive,clint0";
			reg = <0x74000000 DT_SIZE_K(64)>;
			interrupts-extended = <&hlic 3 &hlic 7>;
		};
	};
};
