
*** Running vivado
    with args -log Counter_Overlay_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Counter_Overlay_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Counter_Overlay_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SInglePhotons/HW_IP/COUNTER_AXI'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top Counter_Overlay_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_processing_system7_0_0/Counter_Overlay_processing_system7_0_0.xdc] for cell 'Counter_Overlay_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_processing_system7_0_0/Counter_Overlay_processing_system7_0_0.xdc] for cell 'Counter_Overlay_i/processing_system7_0/inst'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_rst_ps7_0_100M_0/Counter_Overlay_rst_ps7_0_100M_0_board.xdc] for cell 'Counter_Overlay_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_rst_ps7_0_100M_0/Counter_Overlay_rst_ps7_0_100M_0_board.xdc] for cell 'Counter_Overlay_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_rst_ps7_0_100M_0/Counter_Overlay_rst_ps7_0_100M_0.xdc] for cell 'Counter_Overlay_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_rst_ps7_0_100M_0/Counter_Overlay_rst_ps7_0_100M_0.xdc] for cell 'Counter_Overlay_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_0_0/Counter_Overlay_clk_wiz_0_0_board.xdc] for cell 'Counter_Overlay_i/t_clk/inst'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_0_0/Counter_Overlay_clk_wiz_0_0_board.xdc] for cell 'Counter_Overlay_i/t_clk/inst'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_0_0/Counter_Overlay_clk_wiz_0_0.xdc] for cell 'Counter_Overlay_i/t_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_0_0/Counter_Overlay_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_0_0/Counter_Overlay_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1270.176 ; gain = 518.215
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_0_0/Counter_Overlay_clk_wiz_0_0.xdc] for cell 'Counter_Overlay_i/t_clk/inst'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_1_0/Counter_Overlay_clk_wiz_1_0_board.xdc] for cell 'Counter_Overlay_i/c_clk/inst'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_1_0/Counter_Overlay_clk_wiz_1_0_board.xdc] for cell 'Counter_Overlay_i/c_clk/inst'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_1_0/Counter_Overlay_clk_wiz_1_0.xdc] for cell 'Counter_Overlay_i/c_clk/inst'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_1_0/Counter_Overlay_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_1_0/Counter_Overlay_clk_wiz_1_0.xdc] for cell 'Counter_Overlay_i/c_clk/inst'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CTR_CH2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [C:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/constrs_1/new/PYNQ_Z1_X.xdc]
WARNING: [Vivado 12-507] No nets matched 'Counter_Overlay_i/clk_wiz_1_clk_out1'. [C:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/constrs_1/new/PYNQ_Z1_X.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_nets Counter_Overlay_i/clk_wiz_1_clk_out1]'. [C:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/constrs_1/new/PYNQ_Z1_X.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/constrs_1/new/PYNQ_Z1_X.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1271.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1271.172 ; gain = 933.891
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1271.172 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11bb0875a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.673 . Memory (MB): peak = 1283.102 ; gain = 11.930

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1506f9d32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1415.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 83 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
Phase 2 Constant propagation | Checksum: 1586a1de1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1415.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 16 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11666c625

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1415.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 474 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11666c625

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1415.176 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11666c625

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1415.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11666c625

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1415.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |              83  |                                              2  |
|  Constant propagation         |               2  |              16  |                                              0  |
|  Sweep                        |               0  |             474  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1415.176 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 173e611d1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1415.176 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 173e611d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1415.176 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 173e611d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1415.176 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1415.176 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 173e611d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1415.176 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1415.176 ; gain = 144.004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1415.176 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1415.176 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.runs/impl_2/Counter_Overlay_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Counter_Overlay_wrapper_drc_opted.rpt -pb Counter_Overlay_wrapper_drc_opted.pb -rpx Counter_Overlay_wrapper_drc_opted.rpx
Command: report_drc -file Counter_Overlay_wrapper_drc_opted.rpt -pb Counter_Overlay_wrapper_drc_opted.pb -rpx Counter_Overlay_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.runs/impl_2/Counter_Overlay_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1420.117 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1715dfd2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1420.117 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1420.117 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive {DSP48E1}
WARNING: [Place 30-568] A LUT 'Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive {DSP48E1}
WARNING: [Place 30-568] A LUT 'Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive {DSP48E1}
WARNING: [Place 30-568] A LUT 'Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive {DSP48E1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b4ada386

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1429.316 ; gain = 9.199

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11422fe38

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1438.375 ; gain = 18.258

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11422fe38

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1438.375 ; gain = 18.258
Phase 1 Placer Initialization | Checksum: 11422fe38

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1438.375 ; gain = 18.258

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a7ded820

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1438.375 ; gain = 18.258

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1438.375 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1b02f623e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1438.375 ; gain = 18.258
Phase 2.2 Global Placement Core | Checksum: 139de9ed4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1438.375 ; gain = 18.258
Phase 2 Global Placement | Checksum: 139de9ed4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1438.375 ; gain = 18.258

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ccaa1a43

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1438.375 ; gain = 18.258

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16879e13c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1438.375 ; gain = 18.258

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 120f021f1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1438.375 ; gain = 18.258

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a115f47e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1438.375 ; gain = 18.258

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d64ea765

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1438.375 ; gain = 18.258

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 205bad42d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1438.375 ; gain = 18.258

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 191c93510

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1438.375 ; gain = 18.258

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 111a70685

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1438.375 ; gain = 18.258

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d15594cf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1438.375 ; gain = 18.258
Phase 3 Detail Placement | Checksum: 1d15594cf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1438.375 ; gain = 18.258

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 140941b93

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 140941b93

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1448.480 ; gain = 28.363
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.074. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ff9dbcb2

Time (s): cpu = 00:01:13 ; elapsed = 00:01:11 . Memory (MB): peak = 1448.480 ; gain = 28.363
Phase 4.1 Post Commit Optimization | Checksum: 1ff9dbcb2

Time (s): cpu = 00:01:13 ; elapsed = 00:01:11 . Memory (MB): peak = 1448.480 ; gain = 28.363

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ff9dbcb2

Time (s): cpu = 00:01:14 ; elapsed = 00:01:11 . Memory (MB): peak = 1448.480 ; gain = 28.363

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ff9dbcb2

Time (s): cpu = 00:01:14 ; elapsed = 00:01:11 . Memory (MB): peak = 1448.480 ; gain = 28.363

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1448.480 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 22dba4038

Time (s): cpu = 00:01:14 ; elapsed = 00:01:11 . Memory (MB): peak = 1448.480 ; gain = 28.363
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22dba4038

Time (s): cpu = 00:01:14 ; elapsed = 00:01:11 . Memory (MB): peak = 1448.480 ; gain = 28.363
Ending Placer Task | Checksum: 17860eb9c

Time (s): cpu = 00:01:14 ; elapsed = 00:01:11 . Memory (MB): peak = 1448.480 ; gain = 28.363
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:14 . Memory (MB): peak = 1448.480 ; gain = 29.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1448.480 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.683 . Memory (MB): peak = 1458.426 ; gain = 9.945
INFO: [Common 17-1381] The checkpoint 'C:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.runs/impl_2/Counter_Overlay_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Counter_Overlay_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1458.426 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Counter_Overlay_wrapper_utilization_placed.rpt -pb Counter_Overlay_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Counter_Overlay_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1458.426 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bac16655 ConstDB: 0 ShapeSum: bd9f8547 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16ee7f7b5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1567.047 ; gain = 103.559
Post Restoration Checksum: NetGraph: d779d035 NumContArr: 976e2780 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16ee7f7b5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1579.121 ; gain = 115.633

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16ee7f7b5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1586.629 ; gain = 123.141

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16ee7f7b5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1586.629 ; gain = 123.141
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c4815541

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 1612.543 ; gain = 149.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.248 | TNS=-1768.714| WHS=-0.395 | THS=-61.326|

Phase 2 Router Initialization | Checksum: 20451c615

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1618.375 ; gain = 154.887

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00253702 %
  Global Horizontal Routing Utilization  = 0.00211291 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3776
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3772
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 3


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 207bcbeae

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1618.375 ; gain = 154.887

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.356 | TNS=-1774.661| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f61a5d6a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1618.375 ; gain = 154.887

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.569 | TNS=-1778.239| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1026c448c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1618.375 ; gain = 154.887
Phase 4 Rip-up And Reroute | Checksum: 1026c448c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1618.375 ; gain = 154.887

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1611055fe

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1618.375 ; gain = 154.887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.356 | TNS=-1774.661| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: ffd1e196

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1618.914 ; gain = 155.426

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ffd1e196

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1618.914 ; gain = 155.426
Phase 5 Delay and Skew Optimization | Checksum: ffd1e196

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1618.914 ; gain = 155.426

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10e106a03

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1618.914 ; gain = 155.426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.356 | TNS=-1774.524| WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: be6a3aa3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1618.914 ; gain = 155.426
Phase 6 Post Hold Fix | Checksum: be6a3aa3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1618.914 ; gain = 155.426

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.577457 %
  Global Horizontal Routing Utilization  = 0.659567 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 9e925d1d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1618.914 ; gain = 155.426

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9e925d1d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1618.914 ; gain = 155.426

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9acf2719

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1618.914 ; gain = 155.426

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.356 | TNS=-1774.524| WHS=0.039  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 9acf2719

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1618.914 ; gain = 155.426
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1618.914 ; gain = 155.426

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 1618.914 ; gain = 160.488
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1618.914 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.984 . Memory (MB): peak = 1637.723 ; gain = 18.809
INFO: [Common 17-1381] The checkpoint 'C:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.runs/impl_2/Counter_Overlay_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Counter_Overlay_wrapper_drc_routed.rpt -pb Counter_Overlay_wrapper_drc_routed.pb -rpx Counter_Overlay_wrapper_drc_routed.rpx
Command: report_drc -file Counter_Overlay_wrapper_drc_routed.rpt -pb Counter_Overlay_wrapper_drc_routed.pb -rpx Counter_Overlay_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.runs/impl_2/Counter_Overlay_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Counter_Overlay_wrapper_methodology_drc_routed.rpt -pb Counter_Overlay_wrapper_methodology_drc_routed.pb -rpx Counter_Overlay_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Counter_Overlay_wrapper_methodology_drc_routed.rpt -pb Counter_Overlay_wrapper_methodology_drc_routed.pb -rpx Counter_Overlay_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.runs/impl_2/Counter_Overlay_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Counter_Overlay_wrapper_power_routed.rpt -pb Counter_Overlay_wrapper_power_summary_routed.pb -rpx Counter_Overlay_wrapper_power_routed.rpx
Command: report_power -file Counter_Overlay_wrapper_power_routed.rpt -pb Counter_Overlay_wrapper_power_summary_routed.pb -rpx Counter_Overlay_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
90 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Counter_Overlay_wrapper_route_status.rpt -pb Counter_Overlay_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Counter_Overlay_wrapper_timing_summary_routed.rpt -pb Counter_Overlay_wrapper_timing_summary_routed.pb -rpx Counter_Overlay_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Counter_Overlay_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Counter_Overlay_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Counter_Overlay_wrapper_bus_skew_routed.rpt -pb Counter_Overlay_wrapper_bus_skew_routed.pb -rpx Counter_Overlay_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Counter_Overlay_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/CTR_CTL_0/U0/CLK is a gated clock net sourced by a combinational pin Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1/O, cell Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/CTR_CTL_0/U0/CLK is a gated clock net sourced by a combinational pin Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1/O, cell Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/CTR_CTL_0/U0/CLK is a gated clock net sourced by a combinational pin Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1/O, cell Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/CTR_CTL_0/U0/CLK is a gated clock net sourced by a combinational pin Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1/O, cell Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Counter_Overlay_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 15 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2076.809 ; gain = 433.035
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 19:09:20 2019...
