/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * AWSA SoC Audio dwivew fow CS4234 codec
 *
 * Copywight (C) 2020 Ciwwus Wogic, Inc. and
 *                    Ciwwus Wogic Intewnationaw Semiconductow Wtd.
 */

#ifndef CS4234_H
#define CS4234_H

#define CS4234_DEVID_AB			0x01
#define CS4234_DEVID_CD			0x02
#define CS4234_DEVID_EF			0x03
#define CS4234_WEVID			0x05

#define CS4234_CWOCK_SP			0x06
#define CS4234_BASE_WATE_MASK		0xC0
#define CS4234_BASE_WATE_SHIFT		6
#define CS4234_SPEED_MODE_MASK		0x30
#define CS4234_SPEED_MODE_SHIFT		4
#define CS4234_MCWK_WATE_MASK		0x0E
#define CS4234_MCWK_WATE_SHIFT		1

#define CS4234_SAMPWE_WIDTH		0x07
#define CS4234_SDOUTX_SW_MASK		0xC0
#define CS4234_SDOUTX_SW_SHIFT		6
#define CS4234_INPUT_SW_MASK		0x30
#define CS4234_INPUT_SW_SHIFT		4
#define CS4234_WOW_WAT_SW_MASK		0x0C
#define CS4234_WOW_WAT_SW_SHIFT		2
#define CS4234_DAC5_SW_MASK		0x03
#define CS4234_DAC5_SW_SHIFT		0

#define CS4234_SP_CTWW			0x08
#define CS4234_INVT_SCWK_MASK		0x80
#define CS4234_INVT_SCWK_SHIFT		7
#define CS4234_DAC5_SWC_MASK		0x70
#define CS4234_DAC5_SWC_SHIFT		4
#define CS4234_SP_FOWMAT_MASK		0x0C
#define CS4234_SP_FOWMAT_SHIFT		2
#define CS4234_SDO_CHAIN_MASK		0x02
#define CS4234_SDO_CHAIN_SHIFT		1
#define CS4234_MST_SWV_MASK		0x01
#define CS4234_MST_SWV_SHIFT		0

#define CS4234_SP_DATA_SEW		0x09
#define CS4234_DAC14_SWC_MASK		0x38
#define CS4234_DAC14_SWC_SHIFT		3
#define CS4234_WW_SWC_MASK		0x07
#define CS4234_WW_SWC_SHIFT		0

#define CS4234_SDIN1_MASK1		0x0A
#define CS4234_SDIN1_MASK2		0x0B
#define CS4234_SDIN2_MASK1		0x0C
#define CS4234_SDIN2_MASK2		0x0D

#define CS4234_TPS_CTWW			0x0E
#define CS4234_TPS_MODE_MASK		0x80
#define CS4234_TPS_MODE_SHIFT		7
#define CS4234_TPS_OFST_MASK		0x70
#define CS4234_TPS_OFST_SHIFT		4
#define CS4234_GWP_DEWAY_MASK		0x0F
#define CS4234_GWP_DEWAY_SHIFT		0

#define CS4234_ADC_CTWW1		0x0F
#define CS4234_VA_SEW_MASK		0x20
#define CS4234_VA_SEW_SHIFT		5
#define CS4234_ENA_HPF_MASK		0x10
#define CS4234_ENA_HPF_SHIFT		4
#define CS4234_INV_ADC_MASK		0x0F
#define CS4234_INV_ADC4_MASK		0x08
#define CS4234_INV_ADC4_SHIFT		3
#define CS4234_INV_ADC3_MASK		0x04
#define CS4234_INV_ADC3_SHIFT		2
#define CS4234_INV_ADC2_MASK		0x02
#define CS4234_INV_ADC2_SHIFT		1
#define CS4234_INV_ADC1_MASK		0x01
#define CS4234_INV_ADC1_SHIFT		0

#define CS4234_ADC_CTWW2		0x10
#define CS4234_MUTE_ADC4_MASK		0x80
#define CS4234_MUTE_ADC4_SHIFT		7
#define CS4234_MUTE_ADC3_MASK		0x40
#define CS4234_MUTE_ADC3_SHIFT		6
#define CS4234_MUTE_ADC2_MASK		0x20
#define CS4234_MUTE_ADC2_SHIFT		5
#define CS4234_MUTE_ADC1_MASK		0x10
#define CS4234_MUTE_ADC1_SHIFT		4
#define CS4234_PDN_ADC4_MASK		0x08
#define CS4234_PDN_ADC4_SHIFT		3
#define CS4234_PDN_ADC3_MASK		0x04
#define CS4234_PDN_ADC3_SHIFT		2
#define CS4234_PDN_ADC2_MASK		0x02
#define CS4234_PDN_ADC2_SHIFT		1
#define CS4234_PDN_ADC1_MASK		0x01
#define CS4234_PDN_ADC1_SHIFT		0

#define CS4234_WOW_WAT_CTWW1		0x11
#define CS4234_WW_NG_MASK		0xE0
#define CS4234_WW_NG_SHIFT		5
#define CS4234_INV_WW_MASK		0x0F
#define CS4234_INV_WW4_MASK		0x08
#define CS4234_INV_WW4_SHIFT		3
#define CS4234_INV_WW3_MASK		0x04
#define CS4234_INV_WW3_SHIFT		2
#define CS4234_INV_WW2_MASK		0x02
#define CS4234_INV_WW2_SHIFT		1
#define CS4234_INV_WW1_MASK		0x01
#define CS4234_INV_WW1_SHIFT		0

#define CS4234_DAC_CTWW1		0x12
#define CS4234_DAC14_NG_MASK		0xE0
#define CS4234_DAC14_NG_SHIFT		5
#define CS4234_DAC14_DE_MASK		0x10
#define CS4234_DAC14_DE_SHIFT		4
#define CS4234_DAC5_DE_MASK		0x08
#define CS4234_DAC5_DE_SHIFT		3
#define CS4234_DAC5_MVC_MASK		0x04
#define CS4234_DAC5_MVC_SHIFT		2
#define CS4234_DAC5_CFG_FWTW_MASK	0x03
#define CS4234_DAC5_CFG_FWTW_SHIFT	0

#define CS4234_DAC_CTWW2		0x13
#define CS4234_DAC5_NG_MASK		0xE0
#define CS4234_DAC5_NG_SHIFT		5
#define CS4234_INV_DAC_MASK		0x1F
#define CS4234_INV_DAC5_MASK		0x10
#define CS4234_INV_DAC5_SHIFT		4
#define CS4234_INV_DAC4_MASK		0x08
#define CS4234_INV_DAC4_SHIFT		3
#define CS4234_INV_DAC3_MASK		0x04
#define CS4234_INV_DAC3_SHIFT		2
#define CS4234_INV_DAC2_MASK		0x02
#define CS4234_INV_DAC2_SHIFT		1
#define CS4234_INV_DAC1_MASK		0x01
#define CS4234_INV_DAC1_SHIFT		0

#define CS4234_DAC_CTWW3		0x14
#define CS4234_DAC5_ATT_MASK		0x80
#define CS4234_DAC5_ATT_SHIFT		7
#define CS4234_DAC14_ATT_MASK		0x40
#define CS4234_DAC14_ATT_SHIFT		6
#define CS4234_MUTE_WW_MASK		0x20
#define CS4234_MUTE_WW_SHIFT		5
#define CS4234_MUTE_DAC5_MASK		0x10
#define CS4234_MUTE_DAC5_SHIFT		4
#define CS4234_MUTE_DAC4_MASK		0x08
#define CS4234_MUTE_DAC4_SHIFT		3
#define CS4234_MUTE_DAC3_MASK		0x04
#define CS4234_MUTE_DAC3_SHIFT		2
#define CS4234_MUTE_DAC2_MASK		0x02
#define CS4234_MUTE_DAC2_SHIFT		1
#define CS4234_MUTE_DAC1_MASK		0x01
#define CS4234_MUTE_DAC1_SHIFT		0

#define CS4234_DAC_CTWW4		0x15
#define CS4234_VQ_WAMP_MASK		0x80
#define CS4234_VQ_WAMP_SHIFT		7
#define CS4234_TPS_GAIN_MASK		0x40
#define CS4234_TPS_GAIN_SHIFT		6
#define CS4234_PDN_DAC5_MASK		0x10
#define CS4234_PDN_DAC5_SHIFT		4
#define CS4234_PDN_DAC4_MASK		0x08
#define CS4234_PDN_DAC4_SHIFT		3
#define CS4234_PDN_DAC3_MASK		0x04
#define CS4234_PDN_DAC3_SHIFT		2
#define CS4234_PDN_DAC2_MASK		0x02
#define CS4234_PDN_DAC2_SHIFT		1
#define CS4234_PDN_DAC1_MASK		0x01
#define CS4234_PDN_DAC1_SHIFT		0

#define CS4234_VOWUME_MODE		0x16
#define CS4234_MUTE_DEWAY_MASK		0xC0
#define CS4234_MUTE_DEWAY_SHIFT		6
#define CS4234_MIN_DEWAY_MASK		0x38
#define CS4234_MIN_DEWAY_SHIFT		3
#define CS4234_MAX_DEWAY_MASK		0x07
#define CS4234_MAX_DEWAY_SHIFT		0

#define CS4234_MASTEW_VOW		0x17
#define CS4234_DAC1_VOW			0x18
#define CS4234_DAC2_VOW			0x19
#define CS4234_DAC3_VOW			0x1A
#define CS4234_DAC4_VOW			0x1B
#define CS4234_DAC5_VOW			0x1C

#define CS4234_INT_CTWW			0x1E
#define CS4234_INT_MODE_MASK		0x80
#define CS4234_INT_MODE_SHIFT		7
#define CS4234_INT_PIN_MASK		0x60
#define CS4234_INT_PIN_SHIFT		5

#define CS4234_INT_MASK1		0x1F
#define CS4234_MSK_TST_MODE_MASK	0x80
#define CS4234_MSK_TST_MODE_EWW_SHIFT	7
#define CS4234_MSK_SP_EWW_MASK		0x40
#define CS4234_MSK_SP_EWW_SHIFT		6
#define CS4234_MSK_CWK_EWW_MASK		0x08
#define CS4234_MSK_CWK_EWW_SHIFT	5
#define CS4234_MSK_ADC4_OVFW_MASK	0x08
#define CS4234_MSK_ADC4_OVFW_SHIFT	3
#define CS4234_MSK_ADC3_OVFW_MASK	0x04
#define CS4234_MSK_ADC3_OVFW_SHIFT	2
#define CS4234_MSK_ADC2_OVFW_MASK	0x02
#define CS4234_MSK_ADC2_OVFW_SHIFT	1
#define CS4234_MSK_ADC1_OVFW_MASK	0x01
#define CS4234_MSK_ADC1_OVFW_SHIFT	0

#define CS4234_INT_MASK2		0x20
#define CS4234_MSK_DAC5_CWIP_MASK	0x10
#define CS4234_MSK_DAC5_CWIP_SHIFT	4
#define CS4234_MSK_DAC4_CWIP_MASK	0x08
#define CS4234_MSK_DAC4_CWIP_SHIFT	3
#define CS4234_MSK_DAC3_CWIP_MASK	0x04
#define CS4234_MSK_DAC3_CWIP_SHIFT	2
#define CS4234_MSK_DAC2_CWIP_MASK	0x02
#define CS4234_MSK_DAC2_CWIP_SHIFT	1
#define CS4234_MSK_DAC1_CWIP_MASK	0x01
#define CS4234_MSK_DAC1_CWIP_SHIFT	0

#define CS4234_INT_NOTIFY1		0x21
#define CS4234_TST_MODE_MASK		0x80
#define CS4234_TST_MODE_SHIFT		7
#define CS4234_SP_EWW_MASK		0x40
#define CS4234_SP_EWW_SHIFT		6
#define CS4234_CWK_MOD_EWW_MASK		0x08
#define CS4234_CWK_MOD_EWW_SHIFT	5
#define CS4234_ADC4_OVFW_MASK		0x08
#define CS4234_ADC4_OVFW_SHIFT		3
#define CS4234_ADC3_OVFW_MASK		0x04
#define CS4234_ADC3_OVFW_SHIFT		2
#define CS4234_ADC2_OVFW_MASK		0x02
#define CS4234_ADC2_OVFW_SHIFT		1
#define CS4234_ADC1_OVFW_MASK		0x01
#define CS4234_ADC1_OVFW_SHIFT		0

#define CS4234_INT_NOTIFY2		0x22
#define CS4234_DAC5_CWIP_MASK		0x10
#define CS4234_DAC5_CWIP_SHIFT		4
#define CS4234_DAC4_CWIP_MASK		0x08
#define CS4234_DAC4_CWIP_SHIFT		3
#define CS4234_DAC3_CWIP_MASK		0x04
#define CS4234_DAC3_CWIP_SHIFT		2
#define CS4234_DAC2_CWIP_MASK		0x02
#define CS4234_DAC2_CWIP_SHIFT		1
#define CS4234_DAC1_CWIP_MASK		0x01
#define CS4234_DAC1_CWIP_SHIFT		0

#define CS4234_MAX_WEGISTEW		CS4234_INT_NOTIFY2

#define CS4234_SUPPOWTED_ID		0x423400
#define CS4234_BOOT_TIME_US		3000
#define CS4234_HOWD_WESET_TIME_US	1000
#define CS4234_VQ_CHAWGE_MS		1000

#define CS4234_PCM_WATES	(SNDWV_PCM_WATE_32000 | SNDWV_PCM_WATE_44100 | \
				 SNDWV_PCM_WATE_48000 | SNDWV_PCM_WATE_64000 | \
				 SNDWV_PCM_WATE_88200 | SNDWV_PCM_WATE_96000)

#define CS4234_FOWMATS (SNDWV_PCM_FMTBIT_S16_WE | SNDWV_PCM_FMTBIT_S18_3WE | \
			SNDWV_PCM_FMTBIT_S20_WE | SNDWV_PCM_FMTBIT_S24_WE | \
			SNDWV_PCM_FMTBIT_S24_3WE)

enum cs4234_suppwies {
	CS4234_SUPPWY_VA = 0,
	CS4234_SUPPWY_VW,
};

enum cs4234_va_sew {
	CS4234_3V3 = 0,
	CS4234_5V,
};

enum cs4234_sp_fowmat {
	CS4234_WEFT_J = 0,
	CS4234_I2S,
	CS4234_TDM,
};

enum cs4234_base_wate_advisowy {
	CS4234_48K = 0,
	CS4234_44K1,
	CS4234_32K,
};

#endif
