// Seed: 3082510162
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input supply0 id_2
);
endmodule
module module_1 #(
    parameter id_4 = 32'd63
) (
    input supply0 id_0,
    input supply1 id_1,
    input wire id_2
    , id_8,
    output wor id_3,
    input wor _id_4,
    input wor id_5,
    output tri0 id_6
);
  wire [id_4 : id_4] id_9, id_10, id_11;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1
  );
  assign modCall_1.id_2 = 0;
  parameter id_12 = {1, 1, 1, 1};
endmodule
module module_2 (
    input supply1 id_0,
    output tri id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri1 id_5
);
  bit id_7;
  integer id_8;
  or primCall (id_1, id_4, id_0, id_5, id_8, id_9, id_7, id_2, id_3);
  always_ff id_7 <= 1;
  assign id_1 = 1'd0;
  wire id_9;
  assign id_8 = id_8;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
