# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"AES_tb_func_synth.v" \
"../../../../../AES_test.srcs/sim_1/imports/AES_reg/AES_encrypt_tb.v" \

# Do not sort compile order
nosort
