verilog work "Shift_Register.v"
verilog work "control_unit.v"
verilog work "Adder_Subtractor.v"
verilog work "Multiplier.v"
verilog work "divide.v"
verilog work "ALU.v"
verilog work "alu_module_test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
