<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>SDL API Guide for J721S2: sdl_ecc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SDL API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('sdl__ecc_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">sdl_ecc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sdl__ecc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * SDL ECC</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Software Diagnostics Library module for ECC</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  Copyright (c) Texas Instruments Incorporated 2018-2023</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef INCLUDE_SDL_ECC_H_</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define INCLUDE_SDL_ECC_H_</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;sdl_common.h&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &lt;src/ip/sdl_ip_ecc.h&gt;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="ip_2sdl__esm_8h.html">src/ip/sdl_esm.h</a>&gt;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if defined (SOC_J721E)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SDL_MCU_R5F0_SUB_MEMORY     SDL_MCU_R5FSS0_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_RAM_ID</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SOC_J721E */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#if defined (SOC_J7200)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SDL_MCU_R5F0_SUB_MEMORY     SDL_MCU_R5FSS0_PULSAR_SL_KSBUS_VBUSM2AXI0_EDC_CTRL_0_RAM_ID</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SOC_J7200 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#if defined (SOC_J721S2)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define SDL_MCU_R5F0_SUB_MEMORY     SDL_MCU_R5FSS0_PULSAR_SL_CPU0_ECC_AGGR_PULSAR_SL_KSBUS_VBUSM2AXI0_EDC_CTRL_0_RAM_ID</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SOC_J721S2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#if defined (SOC_J784S4)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define SDL_MCU_R5F0_SUB_MEMORY     SDL_MCU_R5FSS0_PULSAR_SL_CPU0_ECC_AGGR_PULSAR_SL_KSBUS_VBUSM2AXI0_EDC_CTRL_0_RAM_ID</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SOC_J784S4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__SDL__ECC__ENUM.html#ga6ffb2c080a4172c9bf73a5b035f26ae5">  112</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__SDL__ECC__ENUM.html#gga6ffb2c080a4172c9bf73a5b035f26ae5a31978aa0b107e998d1fb812500256e3d">  113</a></span>&#160;    <a class="code" href="group__SDL__ECC__ENUM.html#gga6ffb2c080a4172c9bf73a5b035f26ae5a31978aa0b107e998d1fb812500256e3d">SDL_ECC_AGGR_TYPE_INJECT_ONLY</a> = 1,</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__SDL__ECC__ENUM.html#gga6ffb2c080a4172c9bf73a5b035f26ae5a6127f26f0e577d9ba32be28009e1dfee">  115</a></span>&#160;    <a class="code" href="group__SDL__ECC__ENUM.html#gga6ffb2c080a4172c9bf73a5b035f26ae5a6127f26f0e577d9ba32be28009e1dfee">SDL_ECC_AGGR_TYPE_FULL_FUNCTION</a> = 2,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;} <a class="code" href="group__SDL__ECC__ENUM.html#ga6ffb2c080a4172c9bf73a5b035f26ae5">SDL_ECC_AggregatorType</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__SDL__ECC__ENUM.html#ga2fb3569c964c0a156c36f52bd4f0ac86">  124</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86ac280c15fc79fe7cc567025da28dca727">  126</a></span>&#160;    <a class="code" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86ac280c15fc79fe7cc567025da28dca727">SDL_INJECT_ECC_NO_ERROR</a> = 0,</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a9367463f3e0a98d584989946cccf4dcf">  128</a></span>&#160;    <a class="code" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a9367463f3e0a98d584989946cccf4dcf">SDL_INJECT_ECC_ERROR_FORCING_1BIT_ONCE</a> = 1,</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86ab0492b03992640143306de6861cc6de2">  130</a></span>&#160;    <a class="code" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86ab0492b03992640143306de6861cc6de2">SDL_INJECT_ECC_ERROR_FORCING_2BIT_ONCE</a> = 2,</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a3e234c7dd15b4d066bcb5186b75a6793">  132</a></span>&#160;    <a class="code" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a3e234c7dd15b4d066bcb5186b75a6793">SDL_INJECT_ECC_ERROR_FORCING_1BIT_N_ROW_ONCE</a> = 3,</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a4476e9f17f5e86ce7d12f016ccc1d3fb">  134</a></span>&#160;    <a class="code" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a4476e9f17f5e86ce7d12f016ccc1d3fb">SDL_INJECT_ECC_ERROR_FORCING_2BIT_N_ROW_ONCE</a> = 4,</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a1dc9451a0b88f78786752d593528bec5">  136</a></span>&#160;    <a class="code" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a1dc9451a0b88f78786752d593528bec5">SDL_INJECT_ECC_ERROR_FORCING_1BIT_REPEAT</a> = 5,</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a91f87f42f24243d7dc2010f3852550f0">  138</a></span>&#160;    <a class="code" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a91f87f42f24243d7dc2010f3852550f0">SDL_INJECT_ECC_ERROR_FORCING_2BIT_REPEAT</a> = 6,</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a7712dcb7f6a7c5248efbd9b4b51e9b14">  140</a></span>&#160;    <a class="code" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a7712dcb7f6a7c5248efbd9b4b51e9b14">SDL_INJECT_ECC_ERROR_FORCING_1BIT_N_ROW_REPEAT</a> = 7,</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a4209a3d739ee291de655558a6af4b929">  142</a></span>&#160;    <a class="code" href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a4209a3d739ee291de655558a6af4b929">SDL_INJECT_ECC_ERROR_FORCING_2BIT_N_ROW_REPEAT</a> = 8,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;} <a class="code" href="group__SDL__ECC__ENUM.html#ga2fb3569c964c0a156c36f52bd4f0ac86">SDL_ECC_InjectErrorType</a>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__SDL__ECC__ENUM.html#ga7cedc4f6102f112f5b86fc9679f397dd">  150</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__SDL__ECC__ENUM.html#gga7cedc4f6102f112f5b86fc9679f397dda88081a7cab0552be14bb083ccf843ac5">  151</a></span>&#160;    <a class="code" href="group__SDL__ECC__ENUM.html#gga7cedc4f6102f112f5b86fc9679f397dda88081a7cab0552be14bb083ccf843ac5">SDL_ECC_RAM_ID_TYPE_WRAPPER</a> = 0,</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__SDL__ECC__ENUM.html#gga7cedc4f6102f112f5b86fc9679f397dda2bb3c90d7800d8f46180330280b9dfab">  153</a></span>&#160;    <a class="code" href="group__SDL__ECC__ENUM.html#gga7cedc4f6102f112f5b86fc9679f397dda2bb3c90d7800d8f46180330280b9dfab">SDL_ECC_RAM_ID_TYPE_INTERCONNECT</a> = 1,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;} <a class="code" href="group__SDL__ECC__ENUM.html#ga7cedc4f6102f112f5b86fc9679f397dd">SDL_ECC_RamIdType</a>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__SDL__ECC__MACROS.html#gac233021d13f25dc397424af5b5bdc28b">  169</a></span>&#160;<span class="keyword">typedef</span> uint32_t <a class="code" href="group__SDL__ECC__MACROS.html#gac233021d13f25dc397424af5b5bdc28b">SDL_ECC_MemType</a>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#if defined (SOC_J721E)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MCU_R5F0_CORE                               (0u)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MCU_R5F1_CORE                               (1u)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MCU_ADC0                                    (2u)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MCU_ADC1                                    (3u)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MCU_CPSW0                                   (4u)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MCU_FSS0_HPB0                               (5u)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MCU_FSS0_OSPI0                              (6u)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MCU_FSS0_OSPI1                              (7u)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MCU_MCAN0                                   (8u)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MCU_MCAN1                                   (9u)</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MCU_MSRAM0                                  (10u)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MCU_NAVSS0                                  (11u)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MCU_PSRAM0                                  (12u)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MCU_CBASS_ECC_AGGR0                         (13u)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">    #define SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR                       (14u)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">    #define SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR                       (15u)</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">    #define SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR                       (16u)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">    #define SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR                       (17u)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">    #define SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR                       (18u)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">    #define SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR                       (19u)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">    #define SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR                       (20u)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">    #define SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR                       (21u)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">    #define SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR                       (22u)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">    #define SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR                       (23u)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">    #define SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR                      (24u)</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">    #define SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR                      (25u)</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">    #define SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR                      (26u)</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">    #define SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR                      (27u)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">    #define SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR                      (28u)</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">    #define SDL_PCIE0_ECC_AGGR_CORE_AXI_0                               (29u)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">    #define SDL_PCIE0_ECC_AGGR_CORE_0                                   (30u)</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">    #define SDL_PCIE1_ECC_AGGR_CORE_AXI_0                               (31u)</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">    #define SDL_PCIE1_ECC_AGGR_CORE_0                                   (32u)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">    #define SDL_PCIE2_ECC_AGGR_CORE_AXI_0                               (33u)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">    #define SDL_PCIE2_ECC_AGGR_CORE_0                                   (34u)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">    #define SDL_PCIE3_ECC_AGGR_CORE_AXI_0                               (35u)</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">    #define SDL_PCIE3_ECC_AGGR_CORE_0                                   (36u)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">    #define SDL_I3C0_I3C_S_ECC_AGGR                                     (37u)</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">    #define SDL_I3C0_I3C_P_ECC_AGGR                                     (38u)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">    #define SDL_MCU_I3C0_I3C_P_ECC_AGGR                                 (39u)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">    #define SDL_MCU_I3C0_I3C_S_ECC_AGGR                                 (40u)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">    #define SDL_MCU_I3C1_I3C_P_ECC_AGGR                                 (41u)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">    #define SDL_MCU_I3C1_I3C_S_ECC_AGGR                                 (42u)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">    #define SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR                    (43u)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">    #define SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR                    (44u)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">    #define SDL_CBASS_ECC_AGGR0                                         (45u)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">    #define SDL_MAIN_RC_ECC_AGGR0                                       (46u)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">    #define SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR       (47u)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">    #define SDL_DMPAC0_ECC_AGGR                                         (48u)</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">    #define SDL_MAIN_HC_ECC_AGGR0                                       (49u)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">    #define SDL_VPAC0_ECC_AGGR                                          (50u)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">    #define SDL_VPAC0_VISS_ECC_AGGR                                     (51u)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">    #define SDL_VPAC0_LDC_ECC_AGGR                                      (52u)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">    #define SDL_R5FSS0_CORE0_ECC_AGGR                                   (53u)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">    #define SDL_R5FSS1_CORE0_ECC_AGGR                                   (54u)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">    #define SDL_R5FSS0_CORE1_ECC_AGGR                                   (55u)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">    #define SDL_R5FSS1_CORE1_ECC_AGGR                                   (56u)</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">    #define SDL_NAVSS_VIRTSS_ECC_AGGR0                                  (57u)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">    #define SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR                      (58u)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">    #define SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR                          (59u)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">    #define SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR                      (60u)</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">    #define SDL_MAIN_AC_ECC_AGGR0                                       (61u)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">    #define SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR                              (62u)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">    #define SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM                          (63u)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">    #define SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM                          (64u)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">    #define SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM                         (65u)</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">    #define SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM                         (66u)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">    #define SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM                         (67u)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">    #define SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM                         (68u)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">    #define SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE        (69u)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">    #define SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY         (70u)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">    #define SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC         (71u)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">    #define SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR                         (72u)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">    #define SDL_CSI_RX_IF0_ECC_AGGR_0                                   (73u)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">    #define SDL_CSI_RX_IF1_ECC_AGGR_0                                   (74u)</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">    #define SDL_NAVSS0_MODSS_ECC_AGGR0                                  (75u)</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">    #define SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR                 (76u)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">    #define SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR                 (77u)</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">    #define SDL_NAVSS0_VIRTSS_ECC_AGGR0                                 (78u)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">    #define SDL_NAVSS0_NBSS_ECC_AGGR0                                   (79u)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">    #define SDL_IDOM1_ECC_AGGR0                                         (80u)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">    #define SDL_IDOM1_ECC_AGGR1                                         (81u)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">    #define SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR                          (82u)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">    #define SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR                          (83u)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">    #define SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR                           (84u)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">    #define SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE                      (85u)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">    #define SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR                    (86u)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">    #define SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS                    (87u)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">    #define SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0                             (88u)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">    #define SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR                            (89u)</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">    #define SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR                        (90u)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">    #define SDL_NAVSS0_UDMASS_ECC_AGGR0                                 (91u)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR0                             (92u)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR1                             (93u)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">    #define SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR2                             (94u)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">    #define SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR                 (95u)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">    #define SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR                  (96u)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">    #define SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR                  (97u)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">    #define SDL_COMPUTE_CLUSTER0_DDR32SSC_EW_BRCTL_SC_ECC_AGGR_VBUS     (98u)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">    #define SDL_COMPUTE_CLUSTER0_DDR32SSC_EW_BRCTL_SC_ECC_AGGR_CTL      (99u)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">    #define SDL_COMPUTE_CLUSTER0_DDR32SSC_EW_BRCTL_SC_ECC_AGGR_CFG      (100u)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">    #define SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR                        (101u)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define SDL_ECC_MEMTYPE_MAX (SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR + 1U)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#if defined (SOC_J7200)</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define SDL_ECC_MEMTYPE_MCU_R5F0_CORE                                   (0u)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define SDL_ECC_MEMTYPE_MCU_R5F1_CORE                                   (1u)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define SDL_ECC_PDMA10_ECC_AGGR                                         (2u)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define SDL_ECC_PCIE1_1_ECC_AGGR                                        (3u)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define SDL_ECC_MCU_NAVSS0_0_ECC_AGGR                                   (4u)</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define SDL_ECC_MCU_NAVSS0_1_ECC_AGGR                                   (5u)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define SDL_ECC_PCIE1_0_ECC_AGGR                                        (6u)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define SDL_ECC_USB0_ECC_AGGR                                           (7u)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define SDL_ECC_CPSW0_ECC_AGGR                                          (8u)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define SDL_ECC_MMCSD0_1_ECC_AGGR                                       (9u)</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define SDL_ECC_MMCSD0_0_ECC_AGGR                                       (10u)</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define SDL_ECC_MMCSD1_0_ECC_AGGR                                       (11u)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define SDL_ECC_MMCSD1_1_ECC_AGGR                                       (12u)</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define SDL_ECC_MSRAM_512K0_ECC_AGGR                                    (13u)</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN8_ECC_AGGR                                          (14u)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN9_ECC_AGGR                                          (15u)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN10_ECC_AGGR                                         (16u)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN11_ECC_AGGR                                         (17u)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN12_ECC_AGGR                                         (18u)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN13_ECC_AGGR                                         (19u)</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN14_ECC_AGGR                                         (20u)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN15_ECC_AGGR                                         (21u)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN16_ECC_AGGR                                         (22u)</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN17_ECC_AGGR                                         (23u)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define SDL_R5FSS0_CORE0_ECC_AGGR                                       (24u)  </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define SDL_ECC_I3C0_1_ECC_AGGR                                         (25u)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define SDL_ECC_I3C0_0_ECC_AGGR                                         (26u)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN0_ECC_AGGR                                          (27u)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN1_ECC_AGGR                                          (28u)</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN2_ECC_AGGR                                          (29u)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN3_ECC_AGGR                                          (30u)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN4_ECC_AGGR                                          (31u)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN5_ECC_AGGR                                          (32u)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN6_ECC_AGGR                                          (33u)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define SDL_ECC_MCAN7_ECC_AGGR                                          (34u)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define SDL_ECC_IDOM0_ECC_AGGR16                                        (35u)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define SDL_ECC_IDOM1_ECC_AGGR17                                        (36u)</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define SDL_ECC_VC_MAIN_RC_ECC_AGGR4_ECC_AGGR                           (37u)</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define SDL_ECC_VC_MAIN_HC_ECC_AGGR5_ECC_AGGR                           (38u)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define SDL_ECC_VC_MAIN_SPI_G0_MAIN_0_ECCAGGR6                          (39u)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define SDL_ECC_VCL_NAVSS256_VIRTSS_PHYS_ECC_AGGR10_ECC_AGGR            (40u)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define SDL_ECC_VC_NAVSS256_NBSS_PHYS_ECC_AGGR11_ECC_AGGR               (41u)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define SDL_ECC_NAVSS0_0_ECC_AGGR                                       (42u)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define SDL_ECC_NAVSS0_1_ECC_AGGR                                       (43u)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define SDL_ECC_NAVSS0_3_ECC_AGGR                                       (44u)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define SDL_ECC_NAVSS0_2_ECC_AGGR                                       (45u)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define SDL_ECC_PDMA5_ECC_AGGR                                          (46u)</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define SDL_ECC_PDMA9_ECC_AGGR                                          (47u)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define SDL_ECC_MCU_MCAN0_ECC_AGGR                                      (48u)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define SDL_ECC_MCU_MCAN1_ECC_AGGR                                      (49u)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define SDL_ECC_MCU_ADC0_ECC_AGGR                                       (50u)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define SDL_ECC_MCU_CPSW0_ECC_AGGR                                      (51u)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define SDL_ECC_MCU_MSRAM_1MB0_ECC_AGGR                                 (52u)</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define SDL_ECC_MCU_SA2_UL0_ECC_AGGR                                    (53u)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define SDL_ECC_MCU_I3C0_1_ECC_AGGR                                     (54u)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define SDL_ECC_MCU_I3C0_0_ECC_AGGR                                     (55u)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define SDL_ECC_MCU_I3C1_1_ECC_AGGR                                     (56u)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define SDL_ECC_MCU_I3C1_0_ECC_AGGR                                     (57u)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define SDL_ECC_WKUP_VTM0_ECC_AGGR                                      (58u)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define SDL_ECC_MCU_FSS0_0_ECC_AGGR                                     (59u)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define SDL_ECC_MCU_FSS0_1_ECC_AGGR                                     (60u)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define SDL_ECC_MCU_VC_MCU_ECC_AGGR0                                    (61u)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define SDL_R5FSS0_CORE1_ECC_AGGR                                       (62u)  </span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define SDL_ECC_PSRAMECC0_ECC_AGGR                                      (63u)  </span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define SDL_ECC_PSRAM2KECC0_ECC_AGGR                                    (64u)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define SDL_ECC_VCL_MAIN_INFRA_ECC_AGGR0_0_ECC_AGGR                     (65u)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR0                                 (66u)  </span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define SDL_ECC_COMPUTE_CLUSTER0_2_ECC_AGGR                             (67u)</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define SDL_ECC_COMPUTE_CLUSTER0_4_ECC_AGGR                             (68u)</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define SDL_ECC_COMPUTE_CLUSTER0_5_ECC_AGGR                             (69u)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define SDL_ECC_COMPUTE_CLUSTER0_1_ECC_AGGR                             (70u)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define SDL_ECC_COMPUTE_CLUSTER0_0_ECC_AGGR                             (71u)</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define SDL_DDR0_0_ECC_AGGR                                             (72u)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define SDL_DDR0_1_ECC_AGGR                                             (73u)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define SDL_DDR0_2_ECC_AGGR                                             (74u)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define SDL_ECC_COMPUTE_CLUSTER0_6_ECC_AGGR                             (75u)</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define SDL_ECC_MEMTYPE_MAX (SDL_ECC_COMPUTE_CLUSTER0_6_ECC_AGGR + 1U)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/* Max entries based on max mem type */</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define SDL_ECC_AGGREGATOR_MAX_LOW_ENTRIES    (SDL_ECC_VCL_MAIN_INFRA_ECC_AGGR0_0_ECC_AGGR+1U)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define SDL_ECC_AGGREGATOR_MAX_HIGH_ENTRIES (SDL_ECC_COMPUTE_CLUSTER0_6_ECC_AGGR - \</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">                                           SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR0 + 1u)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#if defined (SOC_J721S2)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define   SDL_ECC_MEMTYPE_MCU_R5F0_CORE          (0U)        </span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define   SDL_ECC_MEMTYPE_MCU_R5F1_CORE          (1U)        </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define   SDL_IVC_DOM1_ECC_AGGR17_ECC_AGGR       (2U)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define   SDL_WKUP_VTM0_ECC_AGGR                 (3U)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define   SDL_MSRAM_512K0_ECC_AGGR               (4U)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define   SDL_MSRAM_512K1_ECC_AGGR               (5U)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define   SDL_PSRAMECC0_ECC_AGGR                 (6U)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define   SDL_MCU_MSRAM_1MB0_ECC_AGGR            (7U)</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define   SDL_ECC_AGGR4_ECC_AGGR                 (8U)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define   SDL_USB0_ECC_AGGR                      (9U)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define   SDL_MCU_I3C1_0_ECC_AGGR                (10U)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define   SDL_MCU_I3C1_1_ECC_AGGR                (11U)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define   SDL_VPAC0_0_ECC_AGGR                   (12U)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define   SDL_VPAC0_1_ECC_AGGR                   (13U)</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define   SDL_VPAC0_ECC_AGGR                     (14U)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define   SDL_MCAN16_ECC_AGGR                    (15U)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define   SDL_PCIE1_0_ECC_AGGR                   (16U)</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define   SDL_PCIE1_1_ECC_AGGR                   (17U) </span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define   SDL_IVC_DOM0_ECC_AGGR16_ECC_AGGR       (18U) </span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define   SDL_PDMA6_ECC_AGGR                     (19U)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define   SDL_ECC_AGGR5_ECC_AGGR                 (20U)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define   SDL_DSS_DSI0_ECC_AGGR                  (21U)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define   SDL_ECC_AGGR0_ECC_AGGR                 (22U)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define   SDL_CSI_RX_IF0_ECC_AGGR                (23U)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define   SDL_MCAN5_ECC_AGGR                     (24U)</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define   SDL_PSRAM2KECC0_ECC_AGGR               (25U)</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define   SDL_PDMA7_ECC_AGGR                     (26U)</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define   SDL_IVC_DOM0_ECC_AGGR18_ECC_AGGR       (27U) </span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define   SDL_MCU_NAVSS0_0_ECC_AGGR              (28U) </span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define   SDL_MCU_NAVSS0_1_ECC_AGGR              (29U)</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define   SDL_DSS_EDP0_2_ECC_AGGR                (30U)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define   SDL_DSS_EDP0_0_ECC_AGGR                (31U)</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define   SDL_DSS_EDP0_1_ECC_AGGR                (32U)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define   SDL_MCAN10_ECC_AGGR                    (33U)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define   SDL_SA2_UL0_ECC_AGGR                   (34U)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define   SDL_MMCSD0_0_ECC_AGGR                  (35U)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define   SDL_MMCSD0_1_ECC_AGGR                  (36U)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define   SDL_ECC_AGGR10_ECC_AGGR                (37U)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define   SDL_CSI_TX_IF_V2_1_0_ECC_AGGR          (38U)</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define   SDL_CSI_TX_IF_V2_1_1_ECC_AGGR          (39U)</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define   SDL_CSI_TX_IF_V2_0_0_ECC_AGGR          (40U)</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define   SDL_CSI_TX_IF_V2_0_1_ECC_AGGR          (41U)</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define   SDL_MCU_MCAN0_ECC_AGGR                 (42U)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define   SDL_MCU_ADC12FCC1_ECC_AGGR             (43U)</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define   SDL_MCU_ADC12FCC0_ECC_AGGR             (44U)</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define   SDL_CSI_RX_IF1_ECC_AGGR                (45U)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define   SDL_NAVSS0_0_ECC_AGGR                  (46U)</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define   SDL_NAVSS0_1_ECC_AGGR                  (47U)</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define   SDL_NAVSS0_2_ECC_AGGR                  (48U)</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define   SDL_NAVSS0_3_ECC_AGGR                  (49U)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define   SDL_MAIN_IP_ECC_AGGR0_ECC_AGGR         (50U)</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define   SDL_MCU_MCAN1_ECC_AGGR                 (51U)</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define   SDL_CPSW1_ECC_AGGR                     (52U)</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define   SDL_MMCSD1_0_ECC_AGGR                  (53U)</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define   SDL_MMCSD1_1_ECC_AGGR                  (54U)</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define   SDL_MCUM_MCU_ECC_AGGR0_ECC_AGGR        (55U)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define   SDL_MCU_FSS0_0_ECC_AGGR                (56U)</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define   SDL_MCU_FSS0_1_ECC_AGGR                (57U)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define   SDL_MCU_FSS0_2_ECC_AGGR                (58U)</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define   SDL_WKUP_SMS0_TIFS_ECC_AGGR_0_ECC_AGGR (59U)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define   SDL_MCU_CPSW0_ECC_AGGR                 (60U)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define   SDL_MCU_I3C0_0_ECC_AGGR                (61U) </span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define   SDL_MCU_I3C0_1_ECC_AGGR                (62U)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define   SDL_R5FSS0_0_ECC_AGGR                  (63U)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define   SDL_R5FSS0_1_ECC_AGGR                  (64U)</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define   SDL_R5FSS1_0_ECC_AGGR                  (65U)</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define   SDL_R5FSS1_1_ECC_AGGR                  (66U)</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define   SDL_DMPAC0_ECC_AGGR                    (67U)</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define   SDL_ECC_AGGR9_ECC_AGGR                 (68U)</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define   SDL_ECC_AGGR6_ECC_AGGR                 (69U)</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define   SDL_MCAN9_ECC_AGGR                     (70U)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define   SDL_MCAN8_ECC_AGGR                     (71U)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define   SDL_MCAN1_ECC_AGGR                     (72U)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define   SDL_MCAN3_ECC_AGGR                     (73U)</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define   SDL_MCAN2_ECC_AGGR                     (74U)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define   SDL_MCAN7_ECC_AGGR                     (75U)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define   SDL_MCAN6_ECC_AGGR                     (76U)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define   SDL_DSS_DSI1_ECC_AGGR                  (77U)</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define   SDL_IVC_DOM1_ECC_AGGR19_ECC_AGGR       (78U)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define   SDL_WKUP_SMS0_HSM_ECC_AGGR_0_ECC_AGGR  (79U)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define   SDL_PDMA5_ECC_AGGR                     (80U)</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define   SDL_MCAN11_ECC_AGGR                    (81U) </span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define   SDL_MCAN13_ECC_AGGR                    (82U)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define   SDL_MCAN12_ECC_AGGR                    (83U)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define   SDL_MCAN15_ECC_AGGR                    (84U)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define   SDL_MCAN14_ECC_AGGR                    (85U)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define   SDL_MCAN17_ECC_AGGR                    (86U)</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define   SDL_MCAN0_ECC_AGGR                     (87U)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define   SDL_ECC_AGGR11_ECC_AGGR                (88U)</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define   SDL_MCAN4_ECC_AGGR                     (89U)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define   SDL_WKUP_ECC_AGGR0_ECC_AGGR            (90U)</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define   SDL_MCU_SA3_SS0_1_ECC_AGGR             (91U)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define   SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR0        (92U)</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define   SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR1        (93U)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define   SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR2        (94U)</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define   SDL_ECC_MEMTYPE_A72_COREPAC            (95U)</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define   SDL_ECC_MEMTYPE_A72_1                  (96U)</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define   SDL_ECC_MEMTYPE_C7X_1                  (97U)</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define   SDL_DDR0_0_ECC_AGGR                    (98U)</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define   SDL_DDR1_0_ECC_AGGR                    (99U)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define   SDL_DDR0_1_ECC_AGGR                    (100U)</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define   SDL_DDR1_1_ECC_AGGR                    (101U)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define   SDL_DDR0_2_ECC_AGGR                    (102U)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define   SDL_DDR1_2_ECC_AGGR                    (103U)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define   SDL_ECC_MEMTYPE_C7X_0                  (104U)</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define   SDL_ECC_MEMTYPE_A72_0                  (105U)</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define   SDL_ECC_MEMTYPE_GIC                    (106U)</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define   SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR3        (107U)</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define SDL_ECC_MEMTYPE_MAX (SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR3 + 1U)</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/* Max entries based on max mem type */</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define SDL_ECC_AGGREGATOR_MAX_LOW_ENTRIES    (SDL_MCU_SA3_SS0_1_ECC_AGGR+1U)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define SDL_ECC_AGGREGATOR_MAX_HIGH_ENTRIES (SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR3 - \</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">                                           SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR0 + 1u)</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#if defined (SOC_J784S4)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define   SDL_ECC_MEMTYPE_MCU_R5F0_CORE                       (0U)  </span><span class="comment">/* MCU_R5FSS0_0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define   SDL_ECC_MEMTYPE_MCU_R5F1_CORE                       (1U)  </span><span class="comment">/* MCU_R5FSS0_1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define   SDL_PCIE0_0_ECC_AGGR                                (2U)</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define   SDL_PCIE0_1_ECC_AGGR                                (3U)</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define   SDL_PCIE3_0_ECC_AGGR                                (4U)</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define   SDL_PCIE3_1_ECC_AGGR                                (5U)</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define   SDL_PCIE2_0_ECC_AGGR                                (6U)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define   SDL_PCIE2_1_ECC_AGGR                                (7U)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define   SDL_MCU_CPSW0_ECC_AGGR                              (8U)</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define   SDL_WKUP_SMS0_TIFS_ECC_AGGR_0_ECC_AGGR              (9U)</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define   SDL_WKUP_SMS0_HSM_ECC_AGGR_0_ECC_AGGR               (10U)</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define   SDL_MSRAM_512K1_ECC_AGGR                            (11U)</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define   SDL_MSRAM_512K2_ECC_AGGR                            (12U)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define   SDL_PDMA6_ECC_AGGR                                  (13U)</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define   SDL_DSS_DSI0_ECC_AGGR                               (14U)</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define   SDL_MCU_MSRAM_1MB0_ECC_AGGR                         (15U)</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define   SDL_ECC_AGGR4_ECC_AGGR                              (16U)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define   SDL_USB0_ECC_AGGR                                   (17U)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define   SDL_VPAC1_0_ECC_AGGR                                (18U)</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define   SDL_VPAC1_1_ECC_AGGR                                (19U) </span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define   SDL_VPAC1_2_ECC_AGGR                                (20U)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define   SDL_ECC_AGGR6_ECC_AGGR                              (21U)</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define   SDL_MCAN16_ECC_AGGR                                 (22U)</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define   SDL_UFS0_ECC_AGGR                                   (23U)</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define   SDL_IVC_DOM0_ECC_AGGR20_ECC_AGGR                    (24U)</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define   SDL_PCIE1_0_ECC_AGGR                                (25U)</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define   SDL_PCIE1_1_ECC_AGGR                                (26U)</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define   SDL_ECC_AGGR5_ECC_AGGR                              (27U)</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define   SDL_IVC_DOM0_ECC_AGGR16_ECC_AGGR                    (28U)</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define   SDL_VPAC0_0_ECC_AGGR                                (29U)</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define   SDL_VPAC0_1_ECC_AGGR                                (30U)</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define   SDL_VPAC0_2_ECC_AGGR                                (31U)</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define   SDL_MCU_MCAN0_ECC_AGGR                              (32U)</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define   SDL_PSRAMECC0_ECC_AGGR                              (33U)</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define   SDL_MCU_MCAN1_ECC_AGGR                              (34U)</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define   SDL_MCU_SA3_SS0_0_ECC_AGGR                          (35U)</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define   SDL_MCU_SA3_SS0_1_ECC_AGGR                          (36U)</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define   SDL_MMCSD1_0_ECC_AGGR                               (37U)</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define   SDL_MMCSD1_1_ECC_AGGR                               (38U)</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define   SDL_MCAN4_ECC_AGGR                                  (39U)</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define   SDL_IVC_DOM1_ECC_AGGR21_ECC_AGGR                    (40U)</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define   SDL_IVC_DOM1_ECC_AGGR17_ECC_AGGR                    (41U)</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define   SDL_MCU_I3C1_0_ECC_AGGR                             (42U)</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define   SDL_MCU_I3C1_1_ECC_AGGR                             (43U)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define   SDL_ECC_AGGR0_ECC_AGGR                              (44U)</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define   SDL_CSI_RX_IF2_ECC_AGGR                             (45U)</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define   SDL_CSI_RX_IF1_ECC_AGGR                             (46U)</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define   SDL_CSI_RX_IF0_ECC_AGGR                             (47U)</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define   SDL_PSRAM2KECC0_ECC_AGGR                            (48U)</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define   SDL_PDMA7_ECC_AGGR                                  (49U)</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define   SDL_ECC_AGGR11_ECC_AGGR                             (50U)</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define   SDL_IVC_DOM0_ECC_AGGR18_ECC_AGGR                    (51U)</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define   SDL_MCU_NAVSS0_0_ECC_AGGR                           (52U)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define   SDL_MCU_NAVSS0_1_ECC_AGGR                           (53U)</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define   SDL_DSS_EDP0_0_ECC_AGGR                             (54U)</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define   SDL_DSS_EDP0_1_ECC_AGGR                             (55U)</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define   SDL_DSS_EDP0_2_ECC_AGGR                             (56U)</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define   SDL_MCAN10_ECC_AGGR                                 (57U)</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define   SDL_SA2_UL0_ECC_AGGR                                (58U)</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define   SDL_MMCSD0_0_ECC_AGGR                               (59U)</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define   SDL_MMCSD0_1_ECC_AGGR                               (60U)</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define   SDL_ECC_AGGR10_ECC_AGGR                             (61U)</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define   SDL_CSI_TX_IF_V2_1_0_ECC_AGGR                       (62U)</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define   SDL_CSI_TX_IF_V2_1_1_ECC_AGGR                       (63U) </span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define   SDL_CSI_TX_IF_V2_0_0_ECC_AGGR                       (64U)</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define   SDL_CSI_TX_IF_V2_0_1_ECC_AGGR                       (65U)</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define   SDL_NAVSS0_0_ECC_AGGR                               (66U)</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define   SDL_NAVSS0_1_ECC_AGGR                               (67U)</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define   SDL_NAVSS0_2_ECC_AGGR                               (68U)</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define   SDL_NAVSS0_3_ECC_AGGR                               (69U)</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define   SDL_MCU_ADC12FCC1_ECC_AGGR                          (70U)</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define   SDL_MCU_ADC12FCC0_ECC_AGGR                          (71U)</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define   SDL_MCAN14_ECC_AGGR                                 (72U)</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define   SDL_MAIN_IP_ECC_AGGR0_ECC_AGGR                      (73U)</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define   SDL_WKUP_VTM0_ECC_AGGR                              (74U)</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define   SDL_MSRAM_512K0_ECC_AGGR                            (75U)</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define   SDL_CPSW1_ECC_AGGR                                  (76U)</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define   SDL_MCUM_MCU_ECC_AGGR0_ECC_AGGR                     (77U)</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define   SDL_MCU_FSS0_0_ECC_AGGR                             (78U)</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define   SDL_MCU_FSS0_1_ECC_AGGR                             (79U)</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define   SDL_MCU_FSS0_2_ECC_AGGR                             (80U)</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define   SDL_MCU_I3C0_0_ECC_AGGR                             (81U)</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define   SDL_MCU_I3C0_1_ECC_AGGR                             (82U) </span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define   SDL_R5FSS0_0_ECC_AGGR                               (83U)</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define   SDL_R5FSS0_1_ECC_AGGR                               (84U)</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define   SDL_R5FSS1_0_ECC_AGGR                               (85U)</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define   SDL_R5FSS1_1_ECC_AGGR                               (86U)</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define   SDL_R5FSS2_0_ECC_AGGR                               (87U)</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define   SDL_R5FSS2_1_ECC_AGGR                               (88U)</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define   SDL_PDMA5_ECC_AGGR                                  (89U)</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define   SDL_MCAN5_ECC_AGGR                                  (90U)</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define   SDL_MCAN9_ECC_AGGR                                  (91U)</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define   SDL_MCAN8_ECC_AGGR                                  (92U)</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define   SDL_MCAN1_ECC_AGGR                                  (93U)</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define   SDL_MCAN3_ECC_AGGR                                  (94U)</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define   SDL_MCAN2_ECC_AGGR                                  (95U)</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define   SDL_MCAN7_ECC_AGGR                                  (96U)                   </span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define   SDL_MCAN6_ECC_AGGR                                  (97U)              </span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define   SDL_DSS_DSI1_ECC_AGGR                               (98U)                </span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define   SDL_IVC_DOM1_ECC_AGGR19_ECC_AGGR                    (99U)</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define   SDL_MCAN11_ECC_AGGR                                 (100U)</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define   SDL_MCAN13_ECC_AGGR                                 (101U)</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define   SDL_MCAN12_ECC_AGGR                                 (102U)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define   SDL_MCAN15_ECC_AGGR                                 (103U)</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define   SDL_MCAN17_ECC_AGGR                                 (104U)</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define   SDL_ECC_AGGR9_ECC_AGGR                              (105U)</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define   SDL_MCAN0_ECC_AGGR                                  (106U)             </span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define   SDL_WKUP_ECC_AGGR0_ECC_AGGR                         (107U)          </span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define   SDL_DMPAC0_ECC_AGGR                                 (108U)</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define   SDL_CPSW_9XUSSM0_ECC_AGGR                           (109U)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define   SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR0                     (110U)</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define   SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR1                     (111U)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_MSMC_DDR_0_ECC2_AGGR           (112U)</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_MSMC_DDR_1_ECC3_AGGR           (113U)</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_MSMC_DDR_2_ECC4_AGGR           (114U)</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_MSMC_DDR_3_ECC5_AGGR           (115U)</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_GICSS_ECC_AGGR                 (116U)</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_AW4_ECC0_AGGR                  (117U)</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_AW4_ECC1_AGGR                  (118U)</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_DSP0_ECC_AGGR                  (119U)</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define   SDL_DDR0_0_ECC_AGGR                                 (120U)</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define   SDL_DDR0_1_ECC_AGGR                                 (121U)</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define   SDL_DDR0_2_ECC_AGGR                                 (122U)</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define   SDL_DDR1_0_ECC_AGGR                                 (123U)</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define   SDL_DDR1_1_ECC_AGGR                                 (124U)</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define   SDL_DDR1_2_ECC_AGGR                                 (125U)</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define   SDL_DDR2_0_ECC_AGGR                                 (126U)</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define   SDL_DDR2_1_ECC_AGGR                                 (127U)</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define   SDL_DDR2_2_ECC_AGGR                                 (128U)</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define   SDL_DDR3_0_ECC_AGGR                                 (129U)</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define   SDL_DDR3_1_ECC_AGGR                                 (130U)</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define   SDL_DDR3_2_ECC_AGGR                                 (131U)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_MSMC2_ECC_AGGR0_AGGR           (132U)</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_MSMC2_ECC_AGGR1_AGGR           (133U)</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_AW5_ECC0_BASE                  (134U)</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_AW5_ECC1_BASE                  (135U)</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_DSP1_ECC_AGGR                  (136U)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_AW6_ECC0_AGGR                  (137U)</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_AW6_ECC1_AGGR                  (138U)</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_DSP2_ECC_AGGR                  (139U)</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_AW7_ECC0_AGGR                  (140U)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_AW7_ECC1_AGGR                  (141U)</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_AW7_DSP_ECC_AGGR               (142U)</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_CFG0_ARM_COREPAC_ECC_AGGR      (143U)</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_CFG0_ARM_CORE0_ECC_AGGR        (144U)</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_CFG0_ARM_CORE1_ECC_AGGR        (145U)</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_CFG0_ARM_CORE2_ECC_AGGR        (146U)</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_CFG0_ARM_CORE3_ECC_AGGR        (147U)</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_CFG1_ARM_COREPAC_ECC_AGGR      (148U)</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_CFG1_ARM_CORE0_ECC_AGGR        (149U)</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_CFG1_ARM_CORE1_ECC_AGGR        (150U)</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_CFG1_ARM_CORE2_ECC_AGGR        (151U)</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define   SDL_COMPUTE_CLUSTER0_CFG1_ARM_CORE3_ECC_AGGR        (152U) </span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define SDL_ECC_MEMTYPE_MAX (SDL_COMPUTE_CLUSTER0_CFG1_ARM_CORE3_ECC_AGGR + 1U)</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">/* Max entries based on max mem type */</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define SDL_ECC_AGGREGATOR_MAX_LOW_ENTRIES    (SDL_CPSW_9XUSSM0_ECC_AGGR+1U)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define SDL_ECC_AGGREGATOR_MAX_HIGH_ENTRIES (SDL_COMPUTE_CLUSTER0_CFG1_ARM_CORE3_ECC_AGGR - \</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">                                           SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR0 + 1u)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group__SDL__ECC__MACROS.html#ga0d731a39964dd93567cb3532002243b9">  679</a></span>&#160;<span class="keyword">typedef</span> uint32_t <a class="code" href="group__SDL__ECC__MACROS.html#ga0d731a39964dd93567cb3532002243b9">SDL_ECC_MemSubType</a>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#if defined (SOC_J721E)</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">/* The following are the memory sub type for Memory type</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">   SDL_ECC_MEMTYPE_MCU_R5F0_CORE &amp; SDL_ECC_MEMTYPE_MCU_R5F1_CORE */</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">/* Keeping for backward-compatibility. Recommend to use RAM_ID directly from sdlr_soc_ecc_aggr.h file */</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_ATCM0_BANK0_VECTOR_ID (SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_ATCM0_BANK0_RAM_ID)</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_ATCM0_BANK1_VECTOR_ID (SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_ATCM0_BANK1_RAM_ID)</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_B0TCM0_BANK0_VECTOR_ID (SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_B0TCM0_BANK0_RAM_ID)</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_B0TCM0_BANK1_VECTOR_ID (SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_B0TCM0_BANK1_RAM_ID)</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_B1TCM0_BANK0_VECTOR_ID (SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_B1TCM0_BANK0_RAM_ID)</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_B1TCM0_BANK1_VECTOR_ID (SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_SL_B1TCM0_BANK1_RAM_ID)</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_KS_VIM_RAM_VECTOR_ID (SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_KS_VIM_RAMECC_RAM_ID)</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#if defined (SOC_J7200)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">/* The following are the memory sub type for Memory type</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">   SDL_ECC_MEMTYPE_MCU_R5F0_CORE &amp; SDL_ECC_MEMTYPE_MCU_R5F1_CORE */</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">/* Keeping for backward-compatibility. Recommend to use RAM_ID directly from sdlr_soc_ecc_aggr.h file */</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_ATCM0_BANK0_VECTOR_ID (SDL_MCU_R5FSS0_PULSAR_SL_ATCM0_BANK0_RAM_ID)</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_ATCM0_BANK1_VECTOR_ID (SDL_MCU_R5FSS0_PULSAR_SL_ATCM0_BANK1_RAM_ID)</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_B0TCM0_BANK0_VECTOR_ID (SDL_MCU_R5FSS0_PULSAR_SL_B0TCM0_BANK0_RAM_ID)</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_B0TCM0_BANK1_VECTOR_ID (SDL_MCU_R5FSS0_PULSAR_SL_B0TCM0_BANK1_RAM_ID)</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_B1TCM0_BANK0_VECTOR_ID (SDL_MCU_R5FSS0_PULSAR_SL_B1TCM0_BANK0_RAM_ID)</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_B1TCM0_BANK1_VECTOR_ID (SDL_MCU_R5FSS0_PULSAR_SL_B1TCM0_BANK1_RAM_ID)</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_KS_VIM_RAM_VECTOR_ID (SDL_MCU_R5FSS0_CPU0_KS_VIM_RAMECC_RAM_ID)</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#if defined (SOC_J721S2) || defined (SOC_J784S4)</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/* The following are the memory sub type for Memory type</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">   SDL_ECC_MEMTYPE_MCU_R5F0_CORE &amp; SDL_ECC_MEMTYPE_MCU_R5F1_CORE */</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">/* Keeping for backward-compatibility. Recommend to use RAM_ID directly from sdlr_soc_ecc_aggr.h file */</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_ATCM0_BANK0_VECTOR_ID (SDL_MCU_R5FSS0_PULSAR_SL_CPU0_ECC_AGGR_PULSAR_SL_ATCM0_BANK0_RAM_ID)</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_ATCM0_BANK1_VECTOR_ID (SDL_MCU_R5FSS0_PULSAR_SL_CPU0_ECC_AGGR_PULSAR_SL_ATCM0_BANK1_RAM_ID)</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_B0TCM0_BANK0_VECTOR_ID (SDL_MCU_R5FSS0_PULSAR_SL_CPU0_ECC_AGGR_PULSAR_SL_B0TCM0_BANK0_RAM_ID)</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_B0TCM0_BANK1_VECTOR_ID (SDL_MCU_R5FSS0_PULSAR_SL_CPU0_ECC_AGGR_PULSAR_SL_B0TCM0_BANK1_RAM_ID)</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_B1TCM0_BANK0_VECTOR_ID (SDL_MCU_R5FSS0_PULSAR_SL_CPU0_ECC_AGGR_PULSAR_SL_B1TCM0_BANK0_RAM_ID)</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_B1TCM0_BANK1_VECTOR_ID (SDL_MCU_R5FSS0_PULSAR_SL_CPU0_ECC_AGGR_PULSAR_SL_B1TCM0_BANK1_RAM_ID)</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define SDL_ECC_R5F_MEM_SUBTYPE_KS_VIM_RAM_VECTOR_ID (SDL_MCU_R5FSS0_PULSAR_SL_CPU0_ECC_AGGR_CPU0_KS_VIM_RAMECC_RAM_ID)</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group__SDL__ECC__MACROS.html#ga0e6f23f5048293f3d26caa9f0112c357">  751</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="group__SDL__ECC__MACROS.html#ga0e6f23f5048293f3d26caa9f0112c357">SDL_ECC_ErrorCallback_t</a>) (uint32_t errorSrc, uint32_t address);</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group__SDL__ECC__MACROS.html#ga1bdbb7e9b98c59ef882489f152d94dd1">  754</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="group__SDL__ECC__MACROS.html#ga1bdbb7e9b98c59ef882489f152d94dd1">SDL_ECC_VIMDEDVector_t</a>) (void);</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="structSDL__ECC__InitConfig__t.html">  767</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>SDL_ECC_InitConfig_s</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;{</div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="structSDL__ECC__InitConfig__t.html#a84b31ba9b78ce98075cb9bbff6515e42">  769</a></span>&#160;    uint32_t <a class="code" href="structSDL__ECC__InitConfig__t.html#a84b31ba9b78ce98075cb9bbff6515e42">numRams</a>;</div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="structSDL__ECC__InitConfig__t.html#a16e6cbb424fe97b7c7ad303f3cf201db">  772</a></span>&#160;    <a class="code" href="group__SDL__ECC__MACROS.html#ga0d731a39964dd93567cb3532002243b9">SDL_ECC_MemSubType</a> *<a class="code" href="structSDL__ECC__InitConfig__t.html#a16e6cbb424fe97b7c7ad303f3cf201db">pMemSubTypeList</a>;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;} <a class="code" href="structSDL__ECC__InitConfig__t.html">SDL_ECC_InitConfig_t</a>;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="structSDL__ECC__InjectErrorConfig__t.html">  780</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>SDL_ECC_InjectErrorConfig_s</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;{</div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="structSDL__ECC__InjectErrorConfig__t.html#a374f28b06a991c0485c2f936f2dc12c4">  782</a></span>&#160;    uint32_t *<a class="code" href="structSDL__ECC__InjectErrorConfig__t.html#a374f28b06a991c0485c2f936f2dc12c4">pErrMem</a>;</div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="structSDL__ECC__InjectErrorConfig__t.html#a159c42c9edb0ccf3be48156cfe785196">  784</a></span>&#160;    uint64_t <a class="code" href="structSDL__ECC__InjectErrorConfig__t.html#a159c42c9edb0ccf3be48156cfe785196">errMem64</a>;</div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="structSDL__ECC__InjectErrorConfig__t.html#a446cb5fc4a2bec760141931cd5e2585a">  786</a></span>&#160;    uint32_t <a class="code" href="structSDL__ECC__InjectErrorConfig__t.html#a446cb5fc4a2bec760141931cd5e2585a">flipBitMask</a>;</div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="structSDL__ECC__InjectErrorConfig__t.html#ae340ff99a755902d3a23ad005c2c1ddb">  788</a></span>&#160;    uint32_t <a class="code" href="structSDL__ECC__InjectErrorConfig__t.html#ae340ff99a755902d3a23ad005c2c1ddb">chkGrp</a>;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;}  <a class="code" href="structSDL__ECC__InjectErrorConfig__t.html">SDL_ECC_InjectErrorConfig_t</a>;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="structSDL__ECC__ErrorInfo__t.html">  796</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>SDL_ECC_ErrorInfo_s</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;{</div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="structSDL__ECC__ErrorInfo__t.html#a446c3a71d80fcc9bf09b530a8e2bdabe">  798</a></span>&#160;    <a class="code" href="group__SDL__ECC__MACROS.html#gac233021d13f25dc397424af5b5bdc28b">SDL_ECC_MemType</a> <a class="code" href="structSDL__ECC__ErrorInfo__t.html#a446c3a71d80fcc9bf09b530a8e2bdabe">eccMemType</a>;</div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="structSDL__ECC__ErrorInfo__t.html#aa8a64d97ec15c7ddbb1b74d3c324d7c0">  800</a></span>&#160;    <a class="code" href="group__SDL__ECC__MACROS.html#ga0d731a39964dd93567cb3532002243b9">SDL_ECC_MemSubType</a> <a class="code" href="structSDL__ECC__ErrorInfo__t.html#aa8a64d97ec15c7ddbb1b74d3c324d7c0">memSubType</a>;</div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="structSDL__ECC__ErrorInfo__t.html#a88383ff4a995f70a54e31ad939d90ca4">  802</a></span>&#160;    <a class="code" href="group__SDL__ECC__AGGR__ENUM.html#gac54924de1f429528a55d0e1c46056a59">SDL_Ecc_AggrIntrSrc</a> <a class="code" href="structSDL__ECC__ErrorInfo__t.html#a88383ff4a995f70a54e31ad939d90ca4">intrSrc</a>;</div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="structSDL__ECC__ErrorInfo__t.html#a4526456fbf67a84f6b34c5fb66f50689">  804</a></span>&#160;    uint32_t <a class="code" href="structSDL__ECC__ErrorInfo__t.html#a4526456fbf67a84f6b34c5fb66f50689">bitErrCnt</a>;</div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="structSDL__ECC__ErrorInfo__t.html#aca7d2c8594d485ce17d80d720e616a48">  806</a></span>&#160;    uint32_t <a class="code" href="structSDL__ECC__ErrorInfo__t.html#aca7d2c8594d485ce17d80d720e616a48">injectBitErrCnt</a>;</div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="structSDL__ECC__ErrorInfo__t.html#ab4e3b9802e01c7e43f4ee13fdcc5c19d">  808</a></span>&#160;    uint32_t <a class="code" href="structSDL__ECC__ErrorInfo__t.html#ab4e3b9802e01c7e43f4ee13fdcc5c19d">bitErrorGroup</a>;</div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="structSDL__ECC__ErrorInfo__t.html#af08e6f67a020732f8768dc11c7de1278">  810</a></span>&#160;    uint64_t <a class="code" href="structSDL__ECC__ErrorInfo__t.html#af08e6f67a020732f8768dc11c7de1278">bitErrorOffset</a>;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;} <a class="code" href="structSDL__ECC__ErrorInfo__t.html">SDL_ECC_ErrorInfo_t</a>;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;int32_t <a class="code" href="group__SDL__ECC__FUNCTION.html#ga1f7466c9a2745c342e9bf9b20f64f6f5">SDL_ECC_initEsm</a> (<span class="keyword">const</span> <a class="code" href="group__SDL__IP__ESM__ENUM.html#gae5a25ad63d3b6fb92538167520983d51">SDL_ESM_Inst</a> esmInstType);</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;int32_t <a class="code" href="group__SDL__ECC__FUNCTION.html#ga5a3e77d0089427bae4e0ce94cdf0b143">SDL_ECC_init</a> (<a class="code" href="group__SDL__ECC__MACROS.html#gac233021d13f25dc397424af5b5bdc28b">SDL_ECC_MemType</a> eccMemType,</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                        <span class="keyword">const</span> <a class="code" href="structSDL__ECC__InitConfig__t.html">SDL_ECC_InitConfig_t</a> *pECCInitConfig);</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;int32_t <a class="code" href="group__SDL__ECC__FUNCTION.html#gab6846e8345f036e70e2e3643697a951f">SDL_ECC_initMemory</a> (<a class="code" href="group__SDL__ECC__MACROS.html#gac233021d13f25dc397424af5b5bdc28b">SDL_ECC_MemType</a> eccMemType,</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                               <a class="code" href="group__SDL__ECC__MACROS.html#ga0d731a39964dd93567cb3532002243b9">SDL_ECC_MemSubType</a> memSubType);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;int32_t <a class="code" href="group__SDL__ECC__FUNCTION.html#gadc37c3496c3c42b4b3473840f04ba069">SDL_ECC_selfTest</a>(<a class="code" href="group__SDL__ECC__MACROS.html#gac233021d13f25dc397424af5b5bdc28b">SDL_ECC_MemType</a> eccMemType,</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                            <a class="code" href="group__SDL__ECC__MACROS.html#ga0d731a39964dd93567cb3532002243b9">SDL_ECC_MemSubType</a> memSubType,</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;                            <a class="code" href="group__SDL__ECC__ENUM.html#ga2fb3569c964c0a156c36f52bd4f0ac86">SDL_ECC_InjectErrorType</a> errorType,</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;                            <span class="keyword">const</span> <a class="code" href="structSDL__ECC__InjectErrorConfig__t.html">SDL_ECC_InjectErrorConfig_t</a> *pECCErrorConfig,</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                            uint32_t selfTestTimeOut);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;int32_t <a class="code" href="group__SDL__ECC__FUNCTION.html#gaf5979274875023a443b27b3b01168f27">SDL_ECC_injectError</a>(<a class="code" href="group__SDL__ECC__MACROS.html#gac233021d13f25dc397424af5b5bdc28b">SDL_ECC_MemType</a> eccMemType,</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                               <a class="code" href="group__SDL__ECC__MACROS.html#ga0d731a39964dd93567cb3532002243b9">SDL_ECC_MemSubType</a> memSubType,</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                               <a class="code" href="group__SDL__ECC__ENUM.html#ga2fb3569c964c0a156c36f52bd4f0ac86">SDL_ECC_InjectErrorType</a> errorType,</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;                               <span class="keyword">const</span> <a class="code" href="structSDL__ECC__InjectErrorConfig__t.html">SDL_ECC_InjectErrorConfig_t</a> *pECCErrorConfig);</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;int32_t <a class="code" href="group__SDL__ECC__FUNCTION.html#ga76910b19baf40bd7c85e7e77e08b548f">SDL_ECC_getStaticRegisters</a>(<a class="code" href="group__SDL__ECC__MACROS.html#gac233021d13f25dc397424af5b5bdc28b">SDL_ECC_MemType</a> eccMemType,</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;                                   <a class="code" href="structSDL__ECC__staticRegs.html">SDL_ECC_staticRegs</a> *pStaticRegs);</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;int32_t <a class="code" href="group__SDL__ECC__FUNCTION.html#gac2e6218ddda539194cf00afe01b89ae7">SDL_ECC_getErrorInfo</a>(<a class="code" href="group__SDL__ECC__MACROS.html#gac233021d13f25dc397424af5b5bdc28b">SDL_ECC_MemType</a> eccMemType,</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;                                <a class="code" href="group__SDL__ECC__AGGR__ENUM.html#gac54924de1f429528a55d0e1c46056a59">SDL_Ecc_AggrIntrSrc</a> intrSrc,</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;                                <a class="code" href="structSDL__ECC__ErrorInfo__t.html">SDL_ECC_ErrorInfo_t</a> *pErrorInfo);</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;int32_t <a class="code" href="group__SDL__ECC__FUNCTION.html#ga63ba6397a440a3a47dfb975bba0d9acb">SDL_ECC_ackIntr</a>(<a class="code" href="group__SDL__ECC__MACROS.html#gac233021d13f25dc397424af5b5bdc28b">SDL_ECC_MemType</a> eccMemType,</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;                        <a class="code" href="group__SDL__ECC__AGGR__ENUM.html#gac54924de1f429528a55d0e1c46056a59">SDL_Ecc_AggrIntrSrc</a> intrSrc);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;int32_t <a class="code" href="group__SDL__ECC__FUNCTION.html#ga36463b8cc63856b9f93444a4437bfe28">SDL_ECC_getESMErrorInfo</a>(<a class="code" href="group__SDL__IP__ESM__ENUM.html#gae5a25ad63d3b6fb92538167520983d51">SDL_ESM_Inst</a> instance, uint32_t intSrc,</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;                                <a class="code" href="group__SDL__ECC__MACROS.html#gac233021d13f25dc397424af5b5bdc28b">SDL_ECC_MemType</a> *eccMemType, <a class="code" href="group__SDL__ECC__AGGR__ENUM.html#gac54924de1f429528a55d0e1c46056a59">SDL_Ecc_AggrIntrSrc</a> *intrSrcType);</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;int32_t <a class="code" href="group__SDL__ECC__FUNCTION.html#ga7fbb744d3c79356a24aeb3e896a057ae">SDL_ECC_clearNIntrPending</a>(<a class="code" href="group__SDL__ECC__MACROS.html#gac233021d13f25dc397424af5b5bdc28b">SDL_ECC_MemType</a> eccMemType, <a class="code" href="group__SDL__ECC__MACROS.html#ga0d731a39964dd93567cb3532002243b9">SDL_ECC_MemSubType</a> memSubType,</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;                                  <a class="code" href="group__SDL__ECC__AGGR__ENUM.html#gac54924de1f429528a55d0e1c46056a59">SDL_Ecc_AggrIntrSrc</a> intrSrc,</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;                                  <a class="code" href="group__SDL__ECC__AGGR__ENUM.html#ga6dffb98cb4d267d06430adec7bba1b6b">SDL_Ecc_AggrEDCErrorSubType</a> subType, uint32_t numEvents);</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SDL__ECC__FUNCTION.html#ga3b11b024812a779a0befd2994f01180d">SDL_ECC_registerVIMDEDHandler</a>(<a class="code" href="group__SDL__ECC__MACROS.html#ga1bdbb7e9b98c59ef882489f152d94dd1">SDL_ECC_VIMDEDVector_t</a> VIMDEDHandler);</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SDL__ECC__FUNCTION.html#ga2fe8bc6715b26c8cdbfd50eae3aa8603">SDL_ECC_applicationCallbackFunction</a>(<a class="code" href="group__SDL__ECC__MACROS.html#gac233021d13f25dc397424af5b5bdc28b">SDL_ECC_MemType</a> eccMemType,</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;                                         uint32_t errorSrc,</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;                                         uint32_t address,</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;                                         uint32_t ramId,</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;                                         uint64_t bitErrorOffset,</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;                                         uint32_t bitErrorGroup);</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;}</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* extern &quot;C&quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* INCLUDE_SDL_ECC_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="group__SDL__ECC__ENUM_html_ga6ffb2c080a4172c9bf73a5b035f26ae5"><div class="ttname"><a href="group__SDL__ECC__ENUM.html#ga6ffb2c080a4172c9bf73a5b035f26ae5">SDL_ECC_AggregatorType</a></div><div class="ttdeci">SDL_ECC_AggregatorType</div><div class="ttdoc">This enumerator defines the different ECC aggregator types.</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:112</div></div>
<div class="ttc" id="group__SDL__ECC__FUNCTION_html_ga5a3e77d0089427bae4e0ce94cdf0b143"><div class="ttname"><a href="group__SDL__ECC__FUNCTION.html#ga5a3e77d0089427bae4e0ce94cdf0b143">SDL_ECC_init</a></div><div class="ttdeci">int32_t SDL_ECC_init(SDL_ECC_MemType eccMemType, const SDL_ECC_InitConfig_t *pECCInitConfig)</div><div class="ttdoc">Initializes ECC module for ECC detection.</div></div>
<div class="ttc" id="group__SDL__IP__ESM__ENUM_html_gae5a25ad63d3b6fb92538167520983d51"><div class="ttname"><a href="group__SDL__IP__ESM__ENUM.html#gae5a25ad63d3b6fb92538167520983d51">SDL_ESM_Inst</a></div><div class="ttdeci">SDL_ESM_Inst</div><div class="ttdoc">Defines the different ESM instance types</div><div class="ttdef"><b>Definition:</b> ip/sdl_esm.h:167</div></div>
<div class="ttc" id="group__SDL__ECC__FUNCTION_html_gab6846e8345f036e70e2e3643697a951f"><div class="ttname"><a href="group__SDL__ECC__FUNCTION.html#gab6846e8345f036e70e2e3643697a951f">SDL_ECC_initMemory</a></div><div class="ttdeci">int32_t SDL_ECC_initMemory(SDL_ECC_MemType eccMemType, SDL_ECC_MemSubType memSubType)</div><div class="ttdoc">Initializes Memory to be ready for ECC error detection. Assumes ECC is already enabled.</div></div>
<div class="ttc" id="group__SDL__ECC__AGGR__ENUM_html_ga6dffb98cb4d267d06430adec7bba1b6b"><div class="ttname"><a href="group__SDL__ECC__AGGR__ENUM.html#ga6dffb98cb4d267d06430adec7bba1b6b">SDL_Ecc_AggrEDCErrorSubType</a></div><div class="ttdeci">uint32_t SDL_Ecc_AggrEDCErrorSubType</div><div class="ttdoc">This enumerator defines the types of possible EDC errors.</div><div class="ttdef"><b>Definition:</b> sdl_ip_ecc.h:187</div></div>
<div class="ttc" id="group__SDL__ECC__ENUM_html_gga2fb3569c964c0a156c36f52bd4f0ac86a4476e9f17f5e86ce7d12f016ccc1d3fb"><div class="ttname"><a href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a4476e9f17f5e86ce7d12f016ccc1d3fb">SDL_INJECT_ECC_ERROR_FORCING_2BIT_N_ROW_ONCE</a></div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:134</div></div>
<div class="ttc" id="group__SDL__ECC__ENUM_html_gga2fb3569c964c0a156c36f52bd4f0ac86a9367463f3e0a98d584989946cccf4dcf"><div class="ttname"><a href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a9367463f3e0a98d584989946cccf4dcf">SDL_INJECT_ECC_ERROR_FORCING_1BIT_ONCE</a></div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:128</div></div>
<div class="ttc" id="group__SDL__ECC__FUNCTION_html_ga36463b8cc63856b9f93444a4437bfe28"><div class="ttname"><a href="group__SDL__ECC__FUNCTION.html#ga36463b8cc63856b9f93444a4437bfe28">SDL_ECC_getESMErrorInfo</a></div><div class="ttdeci">int32_t SDL_ECC_getESMErrorInfo(SDL_ESM_Inst instance, uint32_t intSrc, SDL_ECC_MemType *eccMemType, SDL_Ecc_AggrIntrSrc *intrSrcType)</div><div class="ttdoc">Retrieves the ECC error information for the specified ESM error. If it isn't an ECC error or the ECC ...</div></div>
<div class="ttc" id="structSDL__ECC__ErrorInfo__t_html_ab4e3b9802e01c7e43f4ee13fdcc5c19d"><div class="ttname"><a href="structSDL__ECC__ErrorInfo__t.html#ab4e3b9802e01c7e43f4ee13fdcc5c19d">SDL_ECC_ErrorInfo_t::bitErrorGroup</a></div><div class="ttdeci">uint32_t bitErrorGroup</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:808</div></div>
<div class="ttc" id="structSDL__ECC__ErrorInfo__t_html_aa8a64d97ec15c7ddbb1b74d3c324d7c0"><div class="ttname"><a href="structSDL__ECC__ErrorInfo__t.html#aa8a64d97ec15c7ddbb1b74d3c324d7c0">SDL_ECC_ErrorInfo_t::memSubType</a></div><div class="ttdeci">SDL_ECC_MemSubType memSubType</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:800</div></div>
<div class="ttc" id="group__SDL__ECC__FUNCTION_html_ga2fe8bc6715b26c8cdbfd50eae3aa8603"><div class="ttname"><a href="group__SDL__ECC__FUNCTION.html#ga2fe8bc6715b26c8cdbfd50eae3aa8603">SDL_ECC_applicationCallbackFunction</a></div><div class="ttdeci">void SDL_ECC_applicationCallbackFunction(SDL_ECC_MemType eccMemType, uint32_t errorSrc, uint32_t address, uint32_t ramId, uint64_t bitErrorOffset, uint32_t bitErrorGroup)</div><div class="ttdoc">Application provided external callback function for ECC handling Called inside the reference function...</div></div>
<div class="ttc" id="structSDL__ECC__InjectErrorConfig__t_html_ae340ff99a755902d3a23ad005c2c1ddb"><div class="ttname"><a href="structSDL__ECC__InjectErrorConfig__t.html#ae340ff99a755902d3a23ad005c2c1ddb">SDL_ECC_InjectErrorConfig_t::chkGrp</a></div><div class="ttdeci">uint32_t chkGrp</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:788</div></div>
<div class="ttc" id="structSDL__ECC__InjectErrorConfig__t_html"><div class="ttname"><a href="structSDL__ECC__InjectErrorConfig__t.html">SDL_ECC_InjectErrorConfig_t</a></div><div class="ttdoc">This structure defines the inject error configuration.</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:780</div></div>
<div class="ttc" id="group__SDL__ECC__FUNCTION_html_ga1f7466c9a2745c342e9bf9b20f64f6f5"><div class="ttname"><a href="group__SDL__ECC__FUNCTION.html#ga1f7466c9a2745c342e9bf9b20f64f6f5">SDL_ECC_initEsm</a></div><div class="ttdeci">int32_t SDL_ECC_initEsm(const SDL_ESM_Inst esmInstType)</div><div class="ttdoc">Initializes an module for usage with ECC module.</div></div>
<div class="ttc" id="structSDL__ECC__ErrorInfo__t_html_a88383ff4a995f70a54e31ad939d90ca4"><div class="ttname"><a href="structSDL__ECC__ErrorInfo__t.html#a88383ff4a995f70a54e31ad939d90ca4">SDL_ECC_ErrorInfo_t::intrSrc</a></div><div class="ttdeci">SDL_Ecc_AggrIntrSrc intrSrc</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:802</div></div>
<div class="ttc" id="group__SDL__ECC__FUNCTION_html_gaf5979274875023a443b27b3b01168f27"><div class="ttname"><a href="group__SDL__ECC__FUNCTION.html#gaf5979274875023a443b27b3b01168f27">SDL_ECC_injectError</a></div><div class="ttdeci">int32_t SDL_ECC_injectError(SDL_ECC_MemType eccMemType, SDL_ECC_MemSubType memSubType, SDL_ECC_InjectErrorType errorType, const SDL_ECC_InjectErrorConfig_t *pECCErrorConfig)</div><div class="ttdoc">Injects ECC error at specified location Assumes ECC is already enabled.</div></div>
<div class="ttc" id="group__SDL__ECC__ENUM_html_gga6ffb2c080a4172c9bf73a5b035f26ae5a6127f26f0e577d9ba32be28009e1dfee"><div class="ttname"><a href="group__SDL__ECC__ENUM.html#gga6ffb2c080a4172c9bf73a5b035f26ae5a6127f26f0e577d9ba32be28009e1dfee">SDL_ECC_AGGR_TYPE_FULL_FUNCTION</a></div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:115</div></div>
<div class="ttc" id="structSDL__ECC__staticRegs_html"><div class="ttname"><a href="structSDL__ECC__staticRegs.html">SDL_ECC_staticRegs</a></div><div class="ttdoc">This structure contains the static register group for Ecc aggregator used by the SDL_ecc_aggrReadStat...</div><div class="ttdef"><b>Definition:</b> sdl_ip_ecc.h:348</div></div>
<div class="ttc" id="structSDL__ECC__InitConfig__t_html_a84b31ba9b78ce98075cb9bbff6515e42"><div class="ttname"><a href="structSDL__ECC__InitConfig__t.html#a84b31ba9b78ce98075cb9bbff6515e42">SDL_ECC_InitConfig_t::numRams</a></div><div class="ttdeci">uint32_t numRams</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:769</div></div>
<div class="ttc" id="structSDL__ECC__ErrorInfo__t_html"><div class="ttname"><a href="structSDL__ECC__ErrorInfo__t.html">SDL_ECC_ErrorInfo_t</a></div><div class="ttdoc">This structure defines the error status information.</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:796</div></div>
<div class="ttc" id="group__SDL__ECC__ENUM_html_ga7cedc4f6102f112f5b86fc9679f397dd"><div class="ttname"><a href="group__SDL__ECC__ENUM.html#ga7cedc4f6102f112f5b86fc9679f397dd">SDL_ECC_RamIdType</a></div><div class="ttdeci">SDL_ECC_RamIdType</div><div class="ttdoc">This enumerator defines the different ECC RAM ID types.</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:150</div></div>
<div class="ttc" id="group__SDL__ECC__MACROS_html_gac233021d13f25dc397424af5b5bdc28b"><div class="ttname"><a href="group__SDL__ECC__MACROS.html#gac233021d13f25dc397424af5b5bdc28b">SDL_ECC_MemType</a></div><div class="ttdeci">uint32_t SDL_ECC_MemType</div><div class="ttdoc">This enumerator indicate ECC memory type.</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:169</div></div>
<div class="ttc" id="group__SDL__ECC__FUNCTION_html_gac2e6218ddda539194cf00afe01b89ae7"><div class="ttname"><a href="group__SDL__ECC__FUNCTION.html#gac2e6218ddda539194cf00afe01b89ae7">SDL_ECC_getErrorInfo</a></div><div class="ttdeci">int32_t SDL_ECC_getErrorInfo(SDL_ECC_MemType eccMemType, SDL_Ecc_AggrIntrSrc intrSrc, SDL_ECC_ErrorInfo_t *pErrorInfo)</div><div class="ttdoc">Retrieves the ECC error information for the specified memtype and interrupt source.</div></div>
<div class="ttc" id="structSDL__ECC__InitConfig__t_html_a16e6cbb424fe97b7c7ad303f3cf201db"><div class="ttname"><a href="structSDL__ECC__InitConfig__t.html#a16e6cbb424fe97b7c7ad303f3cf201db">SDL_ECC_InitConfig_t::pMemSubTypeList</a></div><div class="ttdeci">SDL_ECC_MemSubType * pMemSubTypeList</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:772</div></div>
<div class="ttc" id="structSDL__ECC__ErrorInfo__t_html_af08e6f67a020732f8768dc11c7de1278"><div class="ttname"><a href="structSDL__ECC__ErrorInfo__t.html#af08e6f67a020732f8768dc11c7de1278">SDL_ECC_ErrorInfo_t::bitErrorOffset</a></div><div class="ttdeci">uint64_t bitErrorOffset</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:810</div></div>
<div class="ttc" id="group__SDL__ECC__FUNCTION_html_ga3b11b024812a779a0befd2994f01180d"><div class="ttname"><a href="group__SDL__ECC__FUNCTION.html#ga3b11b024812a779a0befd2994f01180d">SDL_ECC_registerVIMDEDHandler</a></div><div class="ttdeci">void SDL_ECC_registerVIMDEDHandler(SDL_ECC_VIMDEDVector_t VIMDEDHandler)</div><div class="ttdoc">Register Handler for VIM DED ECC error.</div></div>
<div class="ttc" id="structSDL__ECC__InitConfig__t_html"><div class="ttname"><a href="structSDL__ECC__InitConfig__t.html">SDL_ECC_InitConfig_t</a></div><div class="ttdoc">This structure defines the elements of ECC Init configuration.</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:767</div></div>
<div class="ttc" id="group__SDL__ECC__FUNCTION_html_ga63ba6397a440a3a47dfb975bba0d9acb"><div class="ttname"><a href="group__SDL__ECC__FUNCTION.html#ga63ba6397a440a3a47dfb975bba0d9acb">SDL_ECC_ackIntr</a></div><div class="ttdeci">int32_t SDL_ECC_ackIntr(SDL_ECC_MemType eccMemType, SDL_Ecc_AggrIntrSrc intrSrc)</div><div class="ttdoc">Acknowledge the ECC interrupt.</div></div>
<div class="ttc" id="group__SDL__ECC__ENUM_html_gga2fb3569c964c0a156c36f52bd4f0ac86a3e234c7dd15b4d066bcb5186b75a6793"><div class="ttname"><a href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a3e234c7dd15b4d066bcb5186b75a6793">SDL_INJECT_ECC_ERROR_FORCING_1BIT_N_ROW_ONCE</a></div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:132</div></div>
<div class="ttc" id="group__SDL__ECC__ENUM_html_gga7cedc4f6102f112f5b86fc9679f397dda88081a7cab0552be14bb083ccf843ac5"><div class="ttname"><a href="group__SDL__ECC__ENUM.html#gga7cedc4f6102f112f5b86fc9679f397dda88081a7cab0552be14bb083ccf843ac5">SDL_ECC_RAM_ID_TYPE_WRAPPER</a></div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:151</div></div>
<div class="ttc" id="structSDL__ECC__InjectErrorConfig__t_html_a446cb5fc4a2bec760141931cd5e2585a"><div class="ttname"><a href="structSDL__ECC__InjectErrorConfig__t.html#a446cb5fc4a2bec760141931cd5e2585a">SDL_ECC_InjectErrorConfig_t::flipBitMask</a></div><div class="ttdeci">uint32_t flipBitMask</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:786</div></div>
<div class="ttc" id="group__SDL__ECC__FUNCTION_html_gadc37c3496c3c42b4b3473840f04ba069"><div class="ttname"><a href="group__SDL__ECC__FUNCTION.html#gadc37c3496c3c42b4b3473840f04ba069">SDL_ECC_selfTest</a></div><div class="ttdeci">int32_t SDL_ECC_selfTest(SDL_ECC_MemType eccMemType, SDL_ECC_MemSubType memSubType, SDL_ECC_InjectErrorType errorType, const SDL_ECC_InjectErrorConfig_t *pECCErrorConfig, uint32_t selfTestTimeOut)</div><div class="ttdoc">Runs self test by injecting and error and monitor response Assumes ECC is already enabled.</div></div>
<div class="ttc" id="structSDL__ECC__InjectErrorConfig__t_html_a159c42c9edb0ccf3be48156cfe785196"><div class="ttname"><a href="structSDL__ECC__InjectErrorConfig__t.html#a159c42c9edb0ccf3be48156cfe785196">SDL_ECC_InjectErrorConfig_t::errMem64</a></div><div class="ttdeci">uint64_t errMem64</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:784</div></div>
<div class="ttc" id="group__SDL__ECC__MACROS_html_ga1bdbb7e9b98c59ef882489f152d94dd1"><div class="ttname"><a href="group__SDL__ECC__MACROS.html#ga1bdbb7e9b98c59ef882489f152d94dd1">SDL_ECC_VIMDEDVector_t</a></div><div class="ttdeci">void(* SDL_ECC_VIMDEDVector_t)(void)</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:754</div></div>
<div class="ttc" id="ip_2sdl__esm_8h_html"><div class="ttname"><a href="ip_2sdl__esm_8h.html">sdl_esm.h</a></div><div class="ttdoc">Header file contains enumerations, structure definitions and function declarations for SDL Error Sign...</div></div>
<div class="ttc" id="structSDL__ECC__InjectErrorConfig__t_html_a374f28b06a991c0485c2f936f2dc12c4"><div class="ttname"><a href="structSDL__ECC__InjectErrorConfig__t.html#a374f28b06a991c0485c2f936f2dc12c4">SDL_ECC_InjectErrorConfig_t::pErrMem</a></div><div class="ttdeci">uint32_t * pErrMem</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:782</div></div>
<div class="ttc" id="group__SDL__ECC__MACROS_html_ga0d731a39964dd93567cb3532002243b9"><div class="ttname"><a href="group__SDL__ECC__MACROS.html#ga0d731a39964dd93567cb3532002243b9">SDL_ECC_MemSubType</a></div><div class="ttdeci">uint32_t SDL_ECC_MemSubType</div><div class="ttdoc">This enumerator indicate ECC memory Sub Type.</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:679</div></div>
<div class="ttc" id="structSDL__ECC__ErrorInfo__t_html_a446c3a71d80fcc9bf09b530a8e2bdabe"><div class="ttname"><a href="structSDL__ECC__ErrorInfo__t.html#a446c3a71d80fcc9bf09b530a8e2bdabe">SDL_ECC_ErrorInfo_t::eccMemType</a></div><div class="ttdeci">SDL_ECC_MemType eccMemType</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:798</div></div>
<div class="ttc" id="group__SDL__ECC__FUNCTION_html_ga7fbb744d3c79356a24aeb3e896a057ae"><div class="ttname"><a href="group__SDL__ECC__FUNCTION.html#ga7fbb744d3c79356a24aeb3e896a057ae">SDL_ECC_clearNIntrPending</a></div><div class="ttdeci">int32_t SDL_ECC_clearNIntrPending(SDL_ECC_MemType eccMemType, SDL_ECC_MemSubType memSubType, SDL_Ecc_AggrIntrSrc intrSrc, SDL_Ecc_AggrEDCErrorSubType subType, uint32_t numEvents)</div><div class="ttdoc">Clears N pending interrupts for the specified memtype, subtype and interrupt source.</div></div>
<div class="ttc" id="group__SDL__ECC__ENUM_html_gga6ffb2c080a4172c9bf73a5b035f26ae5a31978aa0b107e998d1fb812500256e3d"><div class="ttname"><a href="group__SDL__ECC__ENUM.html#gga6ffb2c080a4172c9bf73a5b035f26ae5a31978aa0b107e998d1fb812500256e3d">SDL_ECC_AGGR_TYPE_INJECT_ONLY</a></div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:113</div></div>
<div class="ttc" id="group__SDL__ECC__ENUM_html_gga2fb3569c964c0a156c36f52bd4f0ac86a4209a3d739ee291de655558a6af4b929"><div class="ttname"><a href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a4209a3d739ee291de655558a6af4b929">SDL_INJECT_ECC_ERROR_FORCING_2BIT_N_ROW_REPEAT</a></div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:142</div></div>
<div class="ttc" id="group__SDL__ECC__ENUM_html_gga2fb3569c964c0a156c36f52bd4f0ac86ac280c15fc79fe7cc567025da28dca727"><div class="ttname"><a href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86ac280c15fc79fe7cc567025da28dca727">SDL_INJECT_ECC_NO_ERROR</a></div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:126</div></div>
<div class="ttc" id="group__SDL__ECC__AGGR__ENUM_html_gac54924de1f429528a55d0e1c46056a59"><div class="ttname"><a href="group__SDL__ECC__AGGR__ENUM.html#gac54924de1f429528a55d0e1c46056a59">SDL_Ecc_AggrIntrSrc</a></div><div class="ttdeci">uint32_t SDL_Ecc_AggrIntrSrc</div><div class="ttdoc">This enumerator defines the types of possible ECC errors.</div><div class="ttdef"><b>Definition:</b> sdl_ip_ecc.h:106</div></div>
<div class="ttc" id="group__SDL__ECC__ENUM_html_gga2fb3569c964c0a156c36f52bd4f0ac86a7712dcb7f6a7c5248efbd9b4b51e9b14"><div class="ttname"><a href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a7712dcb7f6a7c5248efbd9b4b51e9b14">SDL_INJECT_ECC_ERROR_FORCING_1BIT_N_ROW_REPEAT</a></div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:140</div></div>
<div class="ttc" id="group__SDL__ECC__FUNCTION_html_ga76910b19baf40bd7c85e7e77e08b548f"><div class="ttname"><a href="group__SDL__ECC__FUNCTION.html#ga76910b19baf40bd7c85e7e77e08b548f">SDL_ECC_getStaticRegisters</a></div><div class="ttdeci">int32_t SDL_ECC_getStaticRegisters(SDL_ECC_MemType eccMemType, SDL_ECC_staticRegs *pStaticRegs)</div><div class="ttdoc">Gets the static registers for the specified ECC instance.</div></div>
<div class="ttc" id="group__SDL__ECC__ENUM_html_gga2fb3569c964c0a156c36f52bd4f0ac86ab0492b03992640143306de6861cc6de2"><div class="ttname"><a href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86ab0492b03992640143306de6861cc6de2">SDL_INJECT_ECC_ERROR_FORCING_2BIT_ONCE</a></div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:130</div></div>
<div class="ttc" id="group__SDL__ECC__ENUM_html_gga2fb3569c964c0a156c36f52bd4f0ac86a91f87f42f24243d7dc2010f3852550f0"><div class="ttname"><a href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a91f87f42f24243d7dc2010f3852550f0">SDL_INJECT_ECC_ERROR_FORCING_2BIT_REPEAT</a></div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:138</div></div>
<div class="ttc" id="structSDL__ECC__ErrorInfo__t_html_a4526456fbf67a84f6b34c5fb66f50689"><div class="ttname"><a href="structSDL__ECC__ErrorInfo__t.html#a4526456fbf67a84f6b34c5fb66f50689">SDL_ECC_ErrorInfo_t::bitErrCnt</a></div><div class="ttdeci">uint32_t bitErrCnt</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:804</div></div>
<div class="ttc" id="group__SDL__ECC__ENUM_html_gga2fb3569c964c0a156c36f52bd4f0ac86a1dc9451a0b88f78786752d593528bec5"><div class="ttname"><a href="group__SDL__ECC__ENUM.html#gga2fb3569c964c0a156c36f52bd4f0ac86a1dc9451a0b88f78786752d593528bec5">SDL_INJECT_ECC_ERROR_FORCING_1BIT_REPEAT</a></div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:136</div></div>
<div class="ttc" id="group__SDL__ECC__ENUM_html_gga7cedc4f6102f112f5b86fc9679f397dda2bb3c90d7800d8f46180330280b9dfab"><div class="ttname"><a href="group__SDL__ECC__ENUM.html#gga7cedc4f6102f112f5b86fc9679f397dda2bb3c90d7800d8f46180330280b9dfab">SDL_ECC_RAM_ID_TYPE_INTERCONNECT</a></div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:153</div></div>
<div class="ttc" id="group__SDL__ECC__MACROS_html_ga0e6f23f5048293f3d26caa9f0112c357"><div class="ttname"><a href="group__SDL__ECC__MACROS.html#ga0e6f23f5048293f3d26caa9f0112c357">SDL_ECC_ErrorCallback_t</a></div><div class="ttdeci">void(* SDL_ECC_ErrorCallback_t)(uint32_t errorSrc, uint32_t address)</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:751</div></div>
<div class="ttc" id="group__SDL__ECC__ENUM_html_ga2fb3569c964c0a156c36f52bd4f0ac86"><div class="ttname"><a href="group__SDL__ECC__ENUM.html#ga2fb3569c964c0a156c36f52bd4f0ac86">SDL_ECC_InjectErrorType</a></div><div class="ttdeci">SDL_ECC_InjectErrorType</div><div class="ttdoc">ECC Inject error types.</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:124</div></div>
<div class="ttc" id="structSDL__ECC__ErrorInfo__t_html_aca7d2c8594d485ce17d80d720e616a48"><div class="ttname"><a href="structSDL__ECC__ErrorInfo__t.html#aca7d2c8594d485ce17d80d720e616a48">SDL_ECC_ErrorInfo_t::injectBitErrCnt</a></div><div class="ttdeci">uint32_t injectBitErrCnt</div><div class="ttdef"><b>Definition:</b> sdl_ecc.h:806</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_40988668acd171a89cddbb9743a487a4.html">sdl</a></li><li class="navelem"><a class="el" href="sdl__ecc_8h.html">sdl_ecc.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
