INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-4/Lab-4.srcs/sources_1/new/vga_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-4/Lab-4.srcs/sim_1/new/vga_ctrl_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-4/Lab-4.srcs/sources_1/new/vga_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-4/Lab-4.srcs/sources_1/new/vga_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-4/Lab-4.srcs/sources_1/new/vga_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-4/Lab-4.srcs/sim_1/new/vga_ctrl_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-4/Lab-4.srcs/sources_1/new/vga_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-4/Lab-4.srcs/sources_1/new/vga_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl
