library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity int_to_binary is
    port (
        in_int  : in  integer range 0 to 255;
        out_bin : out std_logic_vector(7 downto 0)
    );
end entity int_to_binary;

architecture behavioral of int_to_binary is
begin
    process(in_int)
        variable remainder : integer := 0;
    begin
        for i in 0 to 7 loop
            remainder := in_int mod 2;
            out_bin(i) <= std_logic(remainder);
            in_int := in_int / 2;
        end loop;
    end process;
end architecture behavioral;
