INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab5_2/lab5.srcs/sources_1/imports/design/ff_de.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ff_de
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab5_2/lab5.srcs/sources_1/imports/design/ctr_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ctr_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab5_2/lab5.srcs/sources_1/new/circuito_dados.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito_dados
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab5_2/lab5.srcs/sources_1/new/maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity maquina_estados
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab5_2/lab5.srcs/sources_1/imports/design/code_mgr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity code_mgr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab5_2/lab5.srcs/sim_1/imports/testbench/tb_code_mgr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_code_mgr
