Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec  4 12:41:57 2025
| Host         : LAPTOP-6PEI4GLP running 64-bit major release  (build 9200)
| Command      : report_drc -file picorv32_top_drc_routed.rpt -pb picorv32_top_drc_routed.pb -rpx picorv32_top_drc_routed.rpx
| Design       : picorv32_top
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 2
+----------+----------+----------------------------+--------+
| Rule     | Severity | Description                | Checks |
+----------+----------+----------------------------+--------+
| PDRC-132 | Warning  | SLICE_PairEqSame_A6A5_WARN | 1      |
| ZPS7-1   | Warning  | PS7 block required         | 1      |
+----------+----------+----------------------------+--------+

2. REPORT DETAILS
-----------------
PDRC-132#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X93Y78 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


