#ifndef RISCV_VP_SPI_H
#define RISCV_VP_SPI_H

#include <systemc>

#include <tlm_utils/simple_target_socket.h>

#include "core/common/irq_if.h"
#include "util/tlm_map.h"

#include <map>
#include <queue>

class SpiInterface {
   public:
	virtual ~SpiInterface(){};
	virtual uint8_t write(uint8_t byte) = 0;
};

typedef uint32_t Pin;

struct SPI : public sc_core::sc_module {
	tlm_utils::simple_target_socket<SPI> tsock;

	//single queue for all targets
	static constexpr uint_fast8_t queue_size   = 16;
	std::queue<uint8_t> rxqueue;
	std::map<Pin, SpiInterface *> targets;

	// memory mapped configuration registers
	uint32_t sckdiv = 0;
	uint32_t sckmode = 0;
	uint32_t csid = 0;
	uint32_t csdef = 1;
	uint32_t csmode = 0;
	uint32_t delay0 = 0;
	uint32_t delay1 = 0;
	uint32_t fmt = 0;
	uint32_t txdata = 0;
	uint32_t rxdata = 0;
	uint32_t txmark = 0;
	uint32_t rxmark = 0;
	uint32_t fctrl = 1;
	uint32_t ffmt = 0;
	uint32_t ie = 0;
	uint32_t ip = 0;

	enum {
		SCKDIV_REG_ADDR = 0x00,
		SCKMODE_REG_ADDR = 0x04,
		CSID_REG_ADDR = 0x10,
		CSDEF_REG_ADDR = 0x14,
		CSMODE_REG_ADDR = 0x18,
		DELAY0_REG_ADDR = 0x28,
		DELAY1_REG_ADDR = 0x2C,
		FMT_REG_ADDR = 0x40,
		TXDATA_REG_ADDR = 0x48,
		RXDATA_REG_ADDR = 0x4C,
		TXMARK_REG_ADDR = 0x50,
		RXMARK_REG_ADDR = 0x54,
		FCTRL_REG_ADDR = 0x60,
		FFMT_REG_ADDR = 0x64,
		IE_REG_ADDR = 0x70,
		IP_REG_ADDR = 0x74,
	};

	static constexpr uint_fast8_t SPI_IP_TXWM = 0x1;
	static constexpr uint_fast8_t SPI_IP_RXWM = 0x2;


	vp::map::LocalRouter router = {"SPI"};

	SPI(sc_core::sc_module_name) {
		tsock.register_b_transport(this, &SPI::transport);

		router
		    .add_register_bank({
		        {SCKDIV_REG_ADDR, &sckdiv},
		        {SCKMODE_REG_ADDR, &sckmode},
		        {CSID_REG_ADDR, &csid},
		        {CSDEF_REG_ADDR, &csdef},
		        {CSMODE_REG_ADDR, &csmode},
		        {DELAY0_REG_ADDR, &delay0},
		        {DELAY1_REG_ADDR, &delay1},
		        {FMT_REG_ADDR, &fmt},
		        {TXDATA_REG_ADDR, &txdata},
		        {RXDATA_REG_ADDR, &rxdata},
		        {TXMARK_REG_ADDR, &txmark},
		        {RXMARK_REG_ADDR, &rxmark},
		        {FCTRL_REG_ADDR, &fctrl},
		        {FFMT_REG_ADDR, &ffmt},
		        {IE_REG_ADDR, &ie},
		        {IP_REG_ADDR, &ip},
		    })
		    .register_handler(this, &SPI::register_access_callback);
	}

	void register_access_callback(const vp::map::register_access_t &r) {
		if (r.read) {
			if (r.vptr == &rxdata) {
				auto target = targets.find(csid);
				if (target == targets.end()) {
					std::cerr << "Read on unregistered Chip-Select " << csid << std::endl;
				} else {
					if (rxqueue.empty()) {
						rxdata = 1 << 31;
					} else {
						rxdata = rxqueue.front();
						rxqueue.pop();
					}
				}
			}
		}

		r.fn();

		if (r.write) {
			if (r.vptr == &csid) {
				std::cout << "Chip select " << csid << std::endl;
			} else if (r.vptr == &txdata) {
				// std::cout << std::hex << txdata << " ";
				auto target = targets.find(csid);
				if (target != targets.end()) {
					rxqueue.push(target->second->write(txdata));

					//TODO: Model RX-Watermark IP
					if(rxqueue.size() > queue_size)
						rxqueue.pop();

					//TODO: Model latency.
					if(txmark > 0 && (ie & SPI_IP_TXWM))
						ip |= SPI_IP_TXWM;
				} else {
					std::cerr << "Write on unregistered Chip-Select " << csid << std::endl;
				}
				txdata = 0;
			}
		}
	}

	void transport(tlm::tlm_generic_payload &trans, sc_core::sc_time &delay) {
		router.transport(trans, delay);
	}

	void connect(Pin cs, SpiInterface &interface) {
		if(cs == 1 || cs > 3)
		{
			std::cerr << "SPI: Unsupported chip select " << cs  << std::endl;
			return;
		}
		targets.insert(std::pair<const Pin, SpiInterface *>(cs, &interface));
	}
};

#endif  // RISCV_VP_SPI_H
