/dts-v1/;

#include "rt3050.dtsi"

/ {
	compatible = "WL-351", "ralink,rt3052-soc";
	model = "Sitecom WL-351 v1 002";

	cfi@1f000000 {
		compatible = "cfi-flash";
		reg = <0x1f000000 0x800000>;
		bank-width = <2>;
		device-width = <2>;
		#address-cells = <1>;
		#size-cells = <1>;

		partition@0 {
			label = "u-boot";
			reg = <0x0 0x30000>;
			read-only;
		};

		partition@30000 {
			label = "u-boot-env";
			reg = <0x30000 0x10000>;
			read-only;
		};

		factory: partition@40000 {
			label = "factory";
			reg = <0x40000 0x10000>;
			read-only;
		};

		partition@50000 {
			label = "firmware";
			reg = <0x50000 0x3b0000>;
		};
	};

	gpio-leds {
		compatible = "gpio-leds";

		power {
			label = "wl-351:amber:power";
			gpios = <&gpio0 8 1>;
		};

		unpopulated {
			label = "wl-351:amber:unpopulated";
			gpios = <&gpio0 12 1>;
		};

		unpopulated2 {
			label = "wl-351:blue:unpopulated";
			gpios = <&gpio0 13 1>;
		};
	};

	gpio-keys-polled {
		compatible = "gpio-keys-polled";
		#address-cells = <1>;
		#size-cells = <0>;
		poll-interval = <20>;

		reset {
			label = "reset";
			gpios = <&gpio0 10 1>;
			linux,code = <0x198>;
		};

		wps {
			label = "wps";
			gpios = <&gpio0 0 1>;
			linux,code = <0x211>;
		};
	};

	rtl8366rb {
		compatible = "rtl8366rb";
		gpio-sda = <&gpio0 1 0>;
		gpio-sck = <&gpio0 2 0>;
	};
};

&pinctrl {
	state_default: pinctrl0 {
		gpio {
			ralink,group = "spi", "i2c", "jtag", "rgmii", "mdio", "uartf";
			ralink,function = "gpio";
		};
	};
};

&ethernet {
	mtd-mac-address = <&factory 0x4>;
};

&esw {
	mediatek,portmap = <0x3f>;
	ralink,fct2 = <0x0002500c>;
	/*
	 * ext phy base addr 31, rx/tx clock skew 0,
	 * turbo mii off, rgmi 3.3v off, port 5 polling off
	 * port5: enabled, gige, full-duplex, rx/tx-flow-control
	 * port6: enabled, gige, full-duplex, rx/tx-flow-control
	*/
	ralink,fpa2 = <0x1f003fff>;
};

&wmac {
	ralink,mtd-eeprom = <&factory 0>;
};

&otg {
	status = "okay";
};
