#=========================================================================
# Cadence Voltus Static Power Analysis
#=========================================================================
# Author : Alex Carsello
# Date   : April 18, 2023
#

name: cadence-voltus-static-power-analysis

#-------------------------------------------------------------------------
# Inputs and Outputs
#-------------------------------------------------------------------------

inputs:
  - adk
  - design.lef
  - design.vcs.pg.v
  - design.def.gz

outputs:
  - static_power_analysis_results

#-------------------------------------------------------------------------
# Commands
#-------------------------------------------------------------------------

commands:
  - voltus -overwrite -64 -nowin -init run_voltus_static_power_analysis.tcl -log logs/run.log

  # Outputs
  - mkdir -p outputs && cd outputs
  - ln -sf ../static_power_analysis_results

#-------------------------------------------------------------------------
# Parameters
#-------------------------------------------------------------------------

parameters:
  design_name: undefined
  clock_period: undefined

#-------------------------------------------------------------------------
# Assertions
#-------------------------------------------------------------------------

preconditions:

  - assert Tool( 'voltus' )                         # tool check
  - assert File( 'inputs/adk' )                      # must exist

postconditions:

  - assert File( 'outputs/static_power_analysis_results' )
