--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 108 paths analyzed, 47 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.733ns.
--------------------------------------------------------------------------------
Slack:                  3.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffr1 (FF)
  Destination:          empty_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.577ns (Levels of Logic = 2)
  Clock Path Skew:      -0.121ns (1.449 - 1.570)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffr1 to empty_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y69.Q1      Tickq                 0.573   dffr1
                                                       dffr1
    SLICE_X77Y62.B4      net (fanout=3)        3.114   dffr1
    SLICE_X77Y62.B       Tilo                  0.124   full_reg
                                                       db_rd1
    SLICE_X78Y62.A2      net (fanout=3)        0.847   db_rd
    SLICE_X78Y62.A       Tilo                  0.124   empty_reg
                                                       empty_reg_rstpot
    OLOGIC_X1Y57.D1      net (fanout=1)        0.961   empty_reg_rstpot
    OLOGIC_X1Y57.CLK     Todck                 0.834   empty_reg_1
                                                       empty_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.577ns (1.655ns logic, 4.922ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  3.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffr1 (FF)
  Destination:          full_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.430ns (Levels of Logic = 2)
  Clock Path Skew:      -0.119ns (1.451 - 1.570)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffr1 to full_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y69.Q1      Tickq                 0.573   dffr1
                                                       dffr1
    SLICE_X77Y62.B4      net (fanout=3)        3.114   dffr1
    SLICE_X77Y62.B       Tilo                  0.124   full_reg
                                                       db_rd1
    SLICE_X77Y62.A4      net (fanout=3)        0.445   db_rd
    SLICE_X77Y62.A       Tilo                  0.124   full_reg
                                                       full_reg_rstpot
    OLOGIC_X1Y52.D1      net (fanout=1)        1.216   full_reg_rstpot
    OLOGIC_X1Y52.CLK     Todck                 0.834   full_reg_1
                                                       full_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.430ns (1.655ns logic, 4.775ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  3.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffw1 (FF)
  Destination:          full_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.401ns (Levels of Logic = 2)
  Clock Path Skew:      -0.133ns (1.451 - 1.584)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffw1 to full_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y50.Q1      Tickq                 0.573   dffw1
                                                       dffw1
    SLICE_X77Y62.D5      net (fanout=5)        2.865   dffw1
    SLICE_X77Y62.D       Tilo                  0.124   full_reg
                                                       full_next1
    SLICE_X77Y62.A1      net (fanout=1)        0.665   full_next
    SLICE_X77Y62.A       Tilo                  0.124   full_reg
                                                       full_reg_rstpot
    OLOGIC_X1Y52.D1      net (fanout=1)        1.216   full_reg_rstpot
    OLOGIC_X1Y52.CLK     Todck                 0.834   full_reg_1
                                                       full_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.401ns (1.655ns logic, 4.746ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  3.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffw1 (FF)
  Destination:          empty_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.912ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (1.449 - 1.584)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffw1 to empty_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y50.Q1      Tickq                 0.573   dffw1
                                                       dffw1
    SLICE_X78Y62.A1      net (fanout=5)        3.420   dffw1
    SLICE_X78Y62.A       Tilo                  0.124   empty_reg
                                                       empty_reg_rstpot
    OLOGIC_X1Y57.D1      net (fanout=1)        0.961   empty_reg_rstpot
    OLOGIC_X1Y57.CLK     Todck                 0.834   empty_reg_1
                                                       empty_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.912ns (1.531ns logic, 4.381ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  4.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffw1 (FF)
  Destination:          Mram_regarray (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.439ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (1.500 - 1.584)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffw1 to Mram_regarray
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    ILOGIC_X0Y50.Q1        Tickq                 0.573   dffw1
                                                         dffw1
    SLICE_X76Y62.D3        net (fanout=5)        3.129   dffw1
    SLICE_X76Y62.D         Tilo                  0.124   wr_reg<1>
                                                         wr_en1
    RAMB18_X3Y25.WEA3      net (fanout=4)        1.081   wr_en
    RAMB18_X3Y25.CLKARDCLK Trcck_WEA             0.532   Mram_regarray
                                                         Mram_regarray
    ---------------------------------------------------  ---------------------------
    Total                                        5.439ns (1.229ns logic, 4.210ns route)
                                                         (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  4.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffw1 (FF)
  Destination:          Mram_regarray (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.249ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (1.500 - 1.584)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffw1 to Mram_regarray
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    ILOGIC_X0Y50.Q1        Tickq                 0.573   dffw1
                                                         dffw1
    SLICE_X76Y62.D3        net (fanout=5)        3.129   dffw1
    SLICE_X76Y62.D         Tilo                  0.124   wr_reg<1>
                                                         wr_en1
    RAMB18_X3Y25.WEA0      net (fanout=4)        0.891   wr_en
    RAMB18_X3Y25.CLKARDCLK Trcck_WEA             0.532   Mram_regarray
                                                         Mram_regarray
    ---------------------------------------------------  ---------------------------
    Total                                        5.249ns (1.229ns logic, 4.020ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  4.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffw1 (FF)
  Destination:          Mram_regarray (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.249ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (1.500 - 1.584)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffw1 to Mram_regarray
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    ILOGIC_X0Y50.Q1        Tickq                 0.573   dffw1
                                                         dffw1
    SLICE_X76Y62.D3        net (fanout=5)        3.129   dffw1
    SLICE_X76Y62.D         Tilo                  0.124   wr_reg<1>
                                                         wr_en1
    RAMB18_X3Y25.WEA2      net (fanout=4)        0.891   wr_en
    RAMB18_X3Y25.CLKARDCLK Trcck_WEA             0.532   Mram_regarray
                                                         Mram_regarray
    ---------------------------------------------------  ---------------------------
    Total                                        5.249ns (1.229ns logic, 4.020ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  4.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffw1 (FF)
  Destination:          Mram_regarray (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.249ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (1.500 - 1.584)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffw1 to Mram_regarray
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    ILOGIC_X0Y50.Q1        Tickq                 0.573   dffw1
                                                         dffw1
    SLICE_X76Y62.D3        net (fanout=5)        3.129   dffw1
    SLICE_X76Y62.D         Tilo                  0.124   wr_reg<1>
                                                         wr_en1
    RAMB18_X3Y25.WEA1      net (fanout=4)        0.891   wr_en
    RAMB18_X3Y25.CLKARDCLK Trcck_WEA             0.532   Mram_regarray
                                                         Mram_regarray
    ---------------------------------------------------  ---------------------------
    Total                                        5.249ns (1.229ns logic, 4.020ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  4.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_reg_1 (FF)
  Destination:          full_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.021ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.868 - 0.910)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wr_reg_1 to full_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y62.BQ      Tcko                  0.518   wr_reg<1>
                                                       wr_reg_1
    SLICE_X77Y62.D2      net (fanout=4)        0.883   wr_reg<1>
    SLICE_X77Y62.DMUX    Tilo                  0.358   full_reg
                                                       _n0115_inv_SW1
    SLICE_X77Y62.A2      net (fanout=1)        1.088   N10
    SLICE_X77Y62.A       Tilo                  0.124   full_reg
                                                       full_reg_rstpot
    OLOGIC_X1Y52.D1      net (fanout=1)        1.216   full_reg_rstpot
    OLOGIC_X1Y52.CLK     Todck                 0.834   full_reg_1
                                                       full_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.021ns (1.834ns logic, 3.187ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  4.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffw1 (FF)
  Destination:          rd_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 1)
  Clock Path Skew:      -0.129ns (1.455 - 1.584)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffw1 to rd_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y50.Q1      Tickq                 0.573   dffw1
                                                       dffw1
    SLICE_X77Y62.B1      net (fanout=5)        3.270   dffw1
    SLICE_X77Y62.BMUX    Tilo                  0.360   full_reg
                                                       _n0099_inv1
    SLICE_X79Y62.CE      net (fanout=1)        0.484   _n0099_inv
    SLICE_X79Y62.CLK     Tceck                 0.205   rd_reg<1>
                                                       rd_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (1.138ns logic, 3.754ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  4.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffw1 (FF)
  Destination:          rd_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 1)
  Clock Path Skew:      -0.129ns (1.455 - 1.584)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffw1 to rd_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y50.Q1      Tickq                 0.573   dffw1
                                                       dffw1
    SLICE_X77Y62.B1      net (fanout=5)        3.270   dffw1
    SLICE_X77Y62.BMUX    Tilo                  0.360   full_reg
                                                       _n0099_inv1
    SLICE_X79Y62.CE      net (fanout=1)        0.484   _n0099_inv
    SLICE_X79Y62.CLK     Tceck                 0.205   rd_reg<1>
                                                       rd_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (1.138ns logic, 3.754ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  4.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffw1 (FF)
  Destination:          rd_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 1)
  Clock Path Skew:      -0.129ns (1.455 - 1.584)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffw1 to rd_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y50.Q1      Tickq                 0.573   dffw1
                                                       dffw1
    SLICE_X77Y62.B1      net (fanout=5)        3.270   dffw1
    SLICE_X77Y62.BMUX    Tilo                  0.360   full_reg
                                                       _n0099_inv1
    SLICE_X79Y62.CE      net (fanout=1)        0.484   _n0099_inv
    SLICE_X79Y62.CLK     Tceck                 0.205   rd_reg<1>
                                                       rd_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (1.138ns logic, 3.754ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  5.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffw1 (FF)
  Destination:          wr_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.775ns (Levels of Logic = 1)
  Clock Path Skew:      -0.132ns (1.452 - 1.584)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffw1 to wr_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y50.Q1      Tickq                 0.573   dffw1
                                                       dffw1
    SLICE_X76Y62.D3      net (fanout=5)        3.129   dffw1
    SLICE_X76Y62.DMUX    Tilo                  0.381   wr_reg<1>
                                                       _n0088_inv1
    SLICE_X76Y62.CE      net (fanout=1)        0.523   _n0088_inv
    SLICE_X76Y62.CLK     Tceck                 0.169   wr_reg<1>
                                                       wr_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (1.123ns logic, 3.652ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  5.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffw1 (FF)
  Destination:          wr_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.775ns (Levels of Logic = 1)
  Clock Path Skew:      -0.132ns (1.452 - 1.584)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffw1 to wr_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y50.Q1      Tickq                 0.573   dffw1
                                                       dffw1
    SLICE_X76Y62.D3      net (fanout=5)        3.129   dffw1
    SLICE_X76Y62.DMUX    Tilo                  0.381   wr_reg<1>
                                                       _n0088_inv1
    SLICE_X76Y62.CE      net (fanout=1)        0.523   _n0088_inv
    SLICE_X76Y62.CLK     Tceck                 0.169   wr_reg<1>
                                                       wr_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (1.123ns logic, 3.652ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  5.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffw1 (FF)
  Destination:          wr_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.775ns (Levels of Logic = 1)
  Clock Path Skew:      -0.132ns (1.452 - 1.584)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffw1 to wr_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y50.Q1      Tickq                 0.573   dffw1
                                                       dffw1
    SLICE_X76Y62.D3      net (fanout=5)        3.129   dffw1
    SLICE_X76Y62.DMUX    Tilo                  0.381   wr_reg<1>
                                                       _n0088_inv1
    SLICE_X76Y62.CE      net (fanout=1)        0.523   _n0088_inv
    SLICE_X76Y62.CLK     Tceck                 0.169   wr_reg<1>
                                                       wr_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (1.123ns logic, 3.652ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  5.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffr1 (FF)
  Destination:          Mram_regarray (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.788ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (1.502 - 1.570)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffr1 to Mram_regarray
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    ILOGIC_X0Y69.Q1        Tickq                 0.573   dffr1
                                                         dffr1
    SLICE_X77Y62.B4        net (fanout=3)        3.114   dffr1
    SLICE_X77Y62.B         Tilo                  0.124   full_reg
                                                         db_rd1
    RAMB18_X3Y25.ENBWREN   net (fanout=3)        0.534   db_rd
    RAMB18_X3Y25.CLKBWRCLK Trcck_WREN            0.443   Mram_regarray
                                                         Mram_regarray
    ---------------------------------------------------  ---------------------------
    Total                                        4.788ns (1.140ns logic, 3.648ns route)
                                                         (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  5.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffr1 (FF)
  Destination:          rd_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.734ns (Levels of Logic = 1)
  Clock Path Skew:      -0.115ns (1.455 - 1.570)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffr1 to rd_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y69.Q1      Tickq                 0.573   dffr1
                                                       dffr1
    SLICE_X77Y62.B4      net (fanout=3)        3.114   dffr1
    SLICE_X77Y62.BMUX    Tilo                  0.358   full_reg
                                                       _n0099_inv1
    SLICE_X79Y62.CE      net (fanout=1)        0.484   _n0099_inv
    SLICE_X79Y62.CLK     Tceck                 0.205   rd_reg<1>
                                                       rd_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.734ns (1.136ns logic, 3.598ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  5.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffr1 (FF)
  Destination:          rd_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.734ns (Levels of Logic = 1)
  Clock Path Skew:      -0.115ns (1.455 - 1.570)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffr1 to rd_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y69.Q1      Tickq                 0.573   dffr1
                                                       dffr1
    SLICE_X77Y62.B4      net (fanout=3)        3.114   dffr1
    SLICE_X77Y62.BMUX    Tilo                  0.358   full_reg
                                                       _n0099_inv1
    SLICE_X79Y62.CE      net (fanout=1)        0.484   _n0099_inv
    SLICE_X79Y62.CLK     Tceck                 0.205   rd_reg<1>
                                                       rd_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.734ns (1.136ns logic, 3.598ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  5.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffr1 (FF)
  Destination:          rd_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.734ns (Levels of Logic = 1)
  Clock Path Skew:      -0.115ns (1.455 - 1.570)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffr1 to rd_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y69.Q1      Tickq                 0.573   dffr1
                                                       dffr1
    SLICE_X77Y62.B4      net (fanout=3)        3.114   dffr1
    SLICE_X77Y62.BMUX    Tilo                  0.358   full_reg
                                                       _n0099_inv1
    SLICE_X79Y62.CE      net (fanout=1)        0.484   _n0099_inv
    SLICE_X79Y62.CLK     Tceck                 0.205   rd_reg<1>
                                                       rd_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.734ns (1.136ns logic, 3.598ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  5.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_reg_2 (FF)
  Destination:          full_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.804ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.868 - 0.910)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wr_reg_2 to full_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y62.BMUX    Tshcko                0.655   wr_reg<1>
                                                       wr_reg_2
    SLICE_X77Y62.D3      net (fanout=4)        0.530   wr_reg<2>
    SLICE_X77Y62.DMUX    Tilo                  0.357   full_reg
                                                       _n0115_inv_SW1
    SLICE_X77Y62.A2      net (fanout=1)        1.088   N10
    SLICE_X77Y62.A       Tilo                  0.124   full_reg
                                                       full_reg_rstpot
    OLOGIC_X1Y52.D1      net (fanout=1)        1.216   full_reg_rstpot
    OLOGIC_X1Y52.CLK     Todck                 0.834   full_reg_1
                                                       full_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.804ns (1.970ns logic, 2.834ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  5.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffr1 (FF)
  Destination:          empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.455 - 1.570)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffr1 to empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y69.Q1      Tickq                 0.573   dffr1
                                                       dffr1
    SLICE_X77Y62.B4      net (fanout=3)        3.114   dffr1
    SLICE_X77Y62.B       Tilo                  0.124   full_reg
                                                       db_rd1
    SLICE_X78Y62.A2      net (fanout=3)        0.847   db_rd
    SLICE_X78Y62.CLK     Tas                   0.047   empty_reg
                                                       empty_reg_rstpot
                                                       empty_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (0.744ns logic, 3.961ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  5.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffr1 (FF)
  Destination:          wr_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.582ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (1.452 - 1.570)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffr1 to wr_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y69.Q1      Tickq                 0.573   dffr1
                                                       dffr1
    SLICE_X76Y62.D5      net (fanout=3)        2.967   dffr1
    SLICE_X76Y62.DMUX    Tilo                  0.350   wr_reg<1>
                                                       _n0088_inv1
    SLICE_X76Y62.CE      net (fanout=1)        0.523   _n0088_inv
    SLICE_X76Y62.CLK     Tceck                 0.169   wr_reg<1>
                                                       wr_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (1.092ns logic, 3.490ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  5.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffr1 (FF)
  Destination:          wr_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.582ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (1.452 - 1.570)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffr1 to wr_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y69.Q1      Tickq                 0.573   dffr1
                                                       dffr1
    SLICE_X76Y62.D5      net (fanout=3)        2.967   dffr1
    SLICE_X76Y62.DMUX    Tilo                  0.350   wr_reg<1>
                                                       _n0088_inv1
    SLICE_X76Y62.CE      net (fanout=1)        0.523   _n0088_inv
    SLICE_X76Y62.CLK     Tceck                 0.169   wr_reg<1>
                                                       wr_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (1.092ns logic, 3.490ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  5.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffr1 (FF)
  Destination:          wr_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.582ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (1.452 - 1.570)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffr1 to wr_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y69.Q1      Tickq                 0.573   dffr1
                                                       dffr1
    SLICE_X76Y62.D5      net (fanout=3)        2.967   dffr1
    SLICE_X76Y62.DMUX    Tilo                  0.350   wr_reg<1>
                                                       _n0088_inv1
    SLICE_X76Y62.CE      net (fanout=1)        0.523   _n0088_inv
    SLICE_X76Y62.CLK     Tceck                 0.169   wr_reg<1>
                                                       wr_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (1.092ns logic, 3.490ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  5.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dffr1 (FF)
  Destination:          full_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.351ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (1.452 - 1.570)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dffr1 to full_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y69.Q1      Tickq                 0.573   dffr1
                                                       dffr1
    SLICE_X77Y62.B4      net (fanout=3)        3.114   dffr1
    SLICE_X77Y62.B       Tilo                  0.124   full_reg
                                                       db_rd1
    SLICE_X77Y62.A4      net (fanout=3)        0.445   db_rd
    SLICE_X77Y62.CLK     Tas                   0.095   full_reg
                                                       full_reg_rstpot
                                                       full_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.351ns (0.792ns logic, 3.559ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: Mram_regarray/CLKARDCLK
  Logical resource: Mram_regarray/CLKARDCLK
  Location pin: RAMB18_X3Y25.CLKARDCLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: Mram_regarray/CLKBWRCLK
  Logical resource: Mram_regarray/CLKBWRCLK
  Location pin: RAMB18_X3Y25.CLKBWRCLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clock_BUFGP/BUFG/I0
  Logical resource: clock_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tickper)
  Physical resource: dffr1/CLK
  Logical resource: dffr1/CK
  Location pin: ILOGIC_X0Y69.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: ledres_1/CLK
  Logical resource: ledres_1/CK
  Location pin: OLOGIC_X1Y51.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tickper)
  Physical resource: dffw1/CLK
  Logical resource: dffw1/CK
  Location pin: ILOGIC_X0Y50.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: empty_reg_1/CLK
  Logical resource: empty_reg_1/CK
  Location pin: OLOGIC_X1Y57.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: empty_reg_1/SR
  Logical resource: empty_reg_1/SR
  Location pin: OLOGIC_X1Y57.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: full_reg_1/CLK
  Logical resource: full_reg_1/CK
  Location pin: OLOGIC_X1Y52.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: full_reg_1/SR
  Logical resource: full_reg_1/SR
  Location pin: OLOGIC_X1Y52.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: dffw2/CLK
  Logical resource: dffw2/CK
  Location pin: SLICE_X75Y62.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: dffw2/CLK
  Logical resource: dffw2/CK
  Location pin: SLICE_X75Y62.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: dffw2/CLK
  Logical resource: dffw2/CK
  Location pin: SLICE_X75Y62.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: dffr2/CLK
  Logical resource: dffr2/CK
  Location pin: SLICE_X74Y62.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: dffr2/CLK
  Logical resource: dffr2/CK
  Location pin: SLICE_X74Y62.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: dffr2/CLK
  Logical resource: dffr2/CK
  Location pin: SLICE_X74Y62.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: wr_reg<1>/CLK
  Logical resource: wr_reg_0/CK
  Location pin: SLICE_X76Y62.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: wr_reg<1>/CLK
  Logical resource: wr_reg_0/CK
  Location pin: SLICE_X76Y62.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: wr_reg<1>/CLK
  Logical resource: wr_reg_0/CK
  Location pin: SLICE_X76Y62.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: wr_reg<1>/SR
  Logical resource: wr_reg_0/SR
  Location pin: SLICE_X76Y62.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: wr_reg<1>/CLK
  Logical resource: wr_reg_2/CK
  Location pin: SLICE_X76Y62.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: wr_reg<1>/CLK
  Logical resource: wr_reg_2/CK
  Location pin: SLICE_X76Y62.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: wr_reg<1>/CLK
  Logical resource: wr_reg_2/CK
  Location pin: SLICE_X76Y62.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: wr_reg<1>/SR
  Logical resource: wr_reg_2/SR
  Location pin: SLICE_X76Y62.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: wr_reg<1>/CLK
  Logical resource: wr_reg_1/CK
  Location pin: SLICE_X76Y62.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    6.733|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 108 paths, 0 nets, and 74 connections

Design statistics:
   Minimum period:   6.733ns{1}   (Maximum frequency: 148.522MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 16 18:43:26 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 777 MB



