

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Sat Nov  4 23:32:52 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        AXI_Master
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1440041|  1440041|  14.400 ms|  14.400 ms|  1440042|  1440042|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_35_1     |  1440040|  1440040|    720020|          -|          -|       2|        no|
        | + VITIS_LOOP_35_1.1  |   240001|   240001|         3|          1|          1|  240000|       yes|
        | + VITIS_LOOP_41_2    |   240000|   240000|         2|          1|          1|  240000|       yes|
        | + VITIS_LOOP_35_1.3  |   240001|   240001|         3|          1|          1|  240000|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-1 : II = 1, D = 2, States = { 14 15 }
  Pipeline-2 : II = 1, D = 3, States = { 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 16 15 
15 --> 14 
16 --> 17 
17 --> 20 18 
18 --> 19 
19 --> 17 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 240000, void @empty, void @empty_0, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_2, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_11"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_11"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %value_r"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %value_r, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %value_r, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%value_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %value_r"   --->   Operation 34 'read' 'value_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a"   --->   Operation 35 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.35ns)   --->   "%buff = alloca i64 1" [example.cpp:33]   --->   Operation 36 'alloca' 'buff' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240000> <RAM>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%br_ln35 = br void" [example.cpp:35]   --->   Operation 37 'br' 'br_ln35' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%seg = phi i2 %add_ln35, void %memcpy-split, i2 0, void" [example.cpp:35]   --->   Operation 38 'phi' 'seg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%phi_mul = phi i21 %add_ln35_1, void %memcpy-split, i21 0, void" [example.cpp:35]   --->   Operation 39 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.62ns)   --->   "%add_ln35 = add i2 %seg, i2 1" [example.cpp:35]   --->   Operation 40 'add' 'add_ln35' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.07ns)   --->   "%add_ln35_1 = add i21 %phi_mul, i21 960000" [example.cpp:35]   --->   Operation 41 'add' 'add_ln35_1' <Predicate = true> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.51ns)   --->   "%icmp_ln35 = icmp_eq  i2 %seg, i2 2" [example.cpp:35]   --->   Operation 42 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %.split5, void" [example.cpp:35]   --->   Operation 44 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i21 %phi_mul" [example.cpp:39]   --->   Operation 45 'zext' 'zext_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.47ns)   --->   "%add_ln39 = add i64 %zext_ln39, i64 %a_read" [example.cpp:39]   --->   Operation 46 'add' 'add_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln39, i32 2, i32 63" [example.cpp:39]   --->   Operation 47 'partselect' 'trunc_ln' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i62 %trunc_ln" [example.cpp:39]   --->   Operation 48 'sext' 'sext_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln39" [example.cpp:39]   --->   Operation 49 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln50 = ret" [example.cpp:50]   --->   Operation 50 'ret' 'ret_ln50' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 51 [7/7] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 240000" [example.cpp:39]   --->   Operation 51 'readreq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 52 [6/7] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 240000" [example.cpp:39]   --->   Operation 52 'readreq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 53 [5/7] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 240000" [example.cpp:39]   --->   Operation 53 'readreq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 54 [4/7] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 240000" [example.cpp:39]   --->   Operation 54 'readreq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 55 [3/7] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 240000" [example.cpp:39]   --->   Operation 55 'readreq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 56 [2/7] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 240000" [example.cpp:39]   --->   Operation 56 'readreq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [example.cpp:32]   --->   Operation 57 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/7] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 240000" [example.cpp:39]   --->   Operation 58 'readreq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 59 [1/1] (0.48ns)   --->   "%br_ln39 = br void %load-store-loop4" [example.cpp:39]   --->   Operation 59 'br' 'br_ln39' <Predicate = true> <Delay = 0.48>

State 10 <SV = 9> <Delay = 1.03>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%loop_index5 = phi i18 0, void %.split5, i18 %empty_18, void %load-store-loop4.split"   --->   Operation 60 'phi' 'loop_index5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (1.03ns)   --->   "%empty_18 = add i18 %loop_index5, i18 1"   --->   Operation 61 'add' 'empty_18' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 62 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.89ns)   --->   "%exitcond2 = icmp_eq  i18 %loop_index5, i18 240000"   --->   Operation 63 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 240000, i64 240000, i64 240000"   --->   Operation 64 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2, void %load-store-loop4.split, void %memcpy-split3.preheader"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 66 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [example.cpp:39]   --->   Operation 66 'read' 'gmem_addr_read' <Predicate = (!exitcond2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.35>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%loop_index5_cast = zext i18 %loop_index5"   --->   Operation 67 'zext' 'loop_index5_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 %loop_index5_cast"   --->   Operation 68 'getelementptr' 'buff_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (1.35ns)   --->   "%store_ln39 = store i32 %gmem_addr_read, i18 %buff_addr" [example.cpp:39]   --->   Operation 69 'store' 'store_ln39' <Predicate = (!exitcond2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240000> <RAM>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop4"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!exitcond2)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.48>
ST_13 : Operation 71 [1/1] (0.48ns)   --->   "%br_ln41 = br void %memcpy-split3" [example.cpp:41]   --->   Operation 71 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 14 <SV = 11> <Delay = 1.35>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%i = phi i18 %add_ln41, void %.split, i18 0, void %memcpy-split3.preheader" [example.cpp:41]   --->   Operation 72 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (1.03ns)   --->   "%add_ln41 = add i18 %i, i18 1" [example.cpp:41]   --->   Operation 73 'add' 'add_ln41' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 74 [1/1] (0.89ns)   --->   "%icmp_ln41 = icmp_eq  i18 %i, i18 240000" [example.cpp:41]   --->   Operation 74 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 240000, i64 240000, i64 240000"   --->   Operation 75 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.split, void" [example.cpp:41]   --->   Operation 76 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i18 %i" [example.cpp:41]   --->   Operation 77 'zext' 'zext_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%buff_addr_1 = getelementptr i32 %buff, i64 0, i64 %zext_ln41" [example.cpp:44]   --->   Operation 78 'getelementptr' 'buff_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 79 [2/2] (1.35ns)   --->   "%buff_load = load i18 %buff_addr_1" [example.cpp:44]   --->   Operation 79 'load' 'buff_load' <Predicate = (!icmp_ln41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240000> <RAM>

State 15 <SV = 12> <Delay = 3.90>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [example.cpp:32]   --->   Operation 80 'specpipeline' 'specpipeline_ln32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [example.cpp:32]   --->   Operation 81 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 82 [1/2] (1.35ns)   --->   "%buff_load = load i18 %buff_addr_1" [example.cpp:44]   --->   Operation 82 'load' 'buff_load' <Predicate = (!icmp_ln41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240000> <RAM>
ST_15 : Operation 83 [1/1] (1.20ns)   --->   "%add_ln44 = add i32 %buff_load, i32 %value_read" [example.cpp:44]   --->   Operation 83 'add' 'add_ln44' <Predicate = (!icmp_ln41)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 84 [1/1] (1.35ns)   --->   "%store_ln44 = store i32 %add_ln44, i18 %buff_addr_1" [example.cpp:44]   --->   Operation 84 'store' 'store_ln44' <Predicate = (!icmp_ln41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240000> <RAM>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memcpy-split3"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 16 <SV = 12> <Delay = 7.30>
ST_16 : Operation 86 [1/1] (7.30ns)   --->   "%empty_21 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 240000" [example.cpp:47]   --->   Operation 86 'writereq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 87 [1/1] (0.48ns)   --->   "%br_ln47 = br void %load-store-loop" [example.cpp:47]   --->   Operation 87 'br' 'br_ln47' <Predicate = true> <Delay = 0.48>

State 17 <SV = 13> <Delay = 1.35>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%loop_index = phi i18 0, void, i18 %empty_22, void %load-store-loop.split"   --->   Operation 88 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (1.03ns)   --->   "%empty_22 = add i18 %loop_index, i18 1"   --->   Operation 89 'add' 'empty_22' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.89ns)   --->   "%exitcond74 = icmp_eq  i18 %loop_index, i18 240000"   --->   Operation 91 'icmp' 'exitcond74' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 240000, i64 240000, i64 240000"   --->   Operation 92 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond74, void %load-store-loop.split, void %memcpy-split"   --->   Operation 93 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i18 %loop_index"   --->   Operation 94 'zext' 'loop_index_cast' <Predicate = (!exitcond74)> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%buff_addr_2 = getelementptr i32 %buff, i64 0, i64 %loop_index_cast"   --->   Operation 95 'getelementptr' 'buff_addr_2' <Predicate = (!exitcond74)> <Delay = 0.00>
ST_17 : Operation 96 [2/2] (1.35ns)   --->   "%buff_load_1 = load i18 %buff_addr_2"   --->   Operation 96 'load' 'buff_load_1' <Predicate = (!exitcond74)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240000> <RAM>

State 18 <SV = 14> <Delay = 1.35>
ST_18 : Operation 97 [1/2] (1.35ns)   --->   "%buff_load_1 = load i18 %buff_addr_2"   --->   Operation 97 'load' 'buff_load_1' <Predicate = (!exitcond74)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240000> <RAM>

State 19 <SV = 15> <Delay = 7.30>
ST_19 : Operation 98 [1/1] (7.30ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %buff_load_1, i4 15" [example.cpp:39]   --->   Operation 98 'write' 'write_ln39' <Predicate = (!exitcond74)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 99 'br' 'br_ln0' <Predicate = (!exitcond74)> <Delay = 0.00>

State 20 <SV = 14> <Delay = 7.30>
ST_20 : Operation 100 [5/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [example.cpp:35]   --->   Operation 100 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 15> <Delay = 7.30>
ST_21 : Operation 101 [4/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [example.cpp:35]   --->   Operation 101 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 16> <Delay = 7.30>
ST_22 : Operation 102 [3/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [example.cpp:35]   --->   Operation 102 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 17> <Delay = 7.30>
ST_23 : Operation 103 [2/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [example.cpp:35]   --->   Operation 103 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 18> <Delay = 7.30>
ST_24 : Operation 104 [1/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [example.cpp:35]   --->   Operation 104 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ value_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
value_read        (read             ) [ 0011111111111111111111111]
a_read            (read             ) [ 0011111111111111111111111]
buff              (alloca           ) [ 0011111111111111111111111]
br_ln35           (br               ) [ 0111111111111111111111111]
seg               (phi              ) [ 0010000000000000000000000]
phi_mul           (phi              ) [ 0010000000000000000000000]
add_ln35          (add              ) [ 0111111111111111111111111]
add_ln35_1        (add              ) [ 0111111111111111111111111]
icmp_ln35         (icmp             ) [ 0011111111111111111111111]
empty             (speclooptripcount) [ 0000000000000000000000000]
br_ln35           (br               ) [ 0000000000000000000000000]
zext_ln39         (zext             ) [ 0000000000000000000000000]
add_ln39          (add              ) [ 0000000000000000000000000]
trunc_ln          (partselect       ) [ 0000000000000000000000000]
sext_ln39         (sext             ) [ 0000000000000000000000000]
gmem_addr         (getelementptr    ) [ 0001111111111111111111111]
ret_ln50          (ret              ) [ 0000000000000000000000000]
specloopname_ln32 (specloopname     ) [ 0000000000000000000000000]
empty_17          (readreq          ) [ 0000000000000000000000000]
br_ln39           (br               ) [ 0011111111111111111111111]
loop_index5       (phi              ) [ 0000000000111000000000000]
empty_18          (add              ) [ 0011111111111111111111111]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000]
exitcond2         (icmp             ) [ 0011111111111111111111111]
empty_19          (speclooptripcount) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000]
gmem_addr_read    (read             ) [ 0000000000101000000000000]
loop_index5_cast  (zext             ) [ 0000000000000000000000000]
buff_addr         (getelementptr    ) [ 0000000000000000000000000]
store_ln39        (store            ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0011111111111111111111111]
br_ln41           (br               ) [ 0011111111111111111111111]
i                 (phi              ) [ 0000000000000010000000000]
add_ln41          (add              ) [ 0011111111111111111111111]
icmp_ln41         (icmp             ) [ 0011111111111111111111111]
empty_20          (speclooptripcount) [ 0000000000000000000000000]
br_ln41           (br               ) [ 0000000000000000000000000]
zext_ln41         (zext             ) [ 0000000000000000000000000]
buff_addr_1       (getelementptr    ) [ 0000000000000011000000000]
specpipeline_ln32 (specpipeline     ) [ 0000000000000000000000000]
specloopname_ln32 (specloopname     ) [ 0000000000000000000000000]
buff_load         (load             ) [ 0000000000000000000000000]
add_ln44          (add              ) [ 0000000000000000000000000]
store_ln44        (store            ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0011111111111111111111111]
empty_21          (writereq         ) [ 0000000000000000000000000]
br_ln47           (br               ) [ 0011111111111111111111111]
loop_index        (phi              ) [ 0000000000000000010000000]
empty_22          (add              ) [ 0011111111111111111111111]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000]
exitcond74        (icmp             ) [ 0011111111111111111111111]
empty_23          (speclooptripcount) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000]
loop_index_cast   (zext             ) [ 0000000000000000000000000]
buff_addr_2       (getelementptr    ) [ 0000000000000000011000000]
buff_load_1       (load             ) [ 0000000000000000010100000]
write_ln39        (write            ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0011111111111111111111111]
empty_24          (writeresp        ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="value_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="buff_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="value_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="a_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_writeresp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="1"/>
<pin id="121" dir="0" index="2" bw="19" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_17/3 empty_21/16 empty_24/20 "/>
</bind>
</comp>

<comp id="125" class="1004" name="gmem_addr_read_read_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="9"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln39_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="14"/>
<pin id="134" dir="0" index="2" bw="32" slack="1"/>
<pin id="135" dir="0" index="3" bw="1" slack="0"/>
<pin id="136" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/19 "/>
</bind>
</comp>

<comp id="140" class="1004" name="buff_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="18" slack="0"/>
<pin id="144" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/12 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="18" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="18" slack="2147483647"/>
<pin id="159" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="161" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln39/12 buff_load/14 store_ln44/15 buff_load_1/17 "/>
</bind>
</comp>

<comp id="152" class="1004" name="buff_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="18" slack="0"/>
<pin id="156" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_1/14 "/>
</bind>
</comp>

<comp id="163" class="1004" name="buff_addr_2_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="18" slack="0"/>
<pin id="167" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_2/17 "/>
</bind>
</comp>

<comp id="170" class="1005" name="seg_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="1"/>
<pin id="172" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="seg (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="seg_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="seg/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="phi_mul_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="21" slack="1"/>
<pin id="183" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="phi_mul_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="21" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="loop_index5_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="18" slack="1"/>
<pin id="194" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="loop_index5 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="loop_index5_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="18" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index5/10 "/>
</bind>
</comp>

<comp id="204" class="1005" name="i_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="18" slack="1"/>
<pin id="206" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="18" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/14 "/>
</bind>
</comp>

<comp id="215" class="1005" name="loop_index_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="18" slack="1"/>
<pin id="217" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="loop_index (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="loop_index_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="18" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index/17 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln35_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln35_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="21" slack="0"/>
<pin id="234" dir="0" index="1" bw="21" slack="0"/>
<pin id="235" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln35_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="2" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln39_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="21" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln39_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="21" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="1"/>
<pin id="251" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="62" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="0" index="3" bw="7" slack="0"/>
<pin id="258" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln39_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="62" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="gmem_addr_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="62" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="empty_18_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="18" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_18/10 "/>
</bind>
</comp>

<comp id="279" class="1004" name="exitcond2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="18" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/10 "/>
</bind>
</comp>

<comp id="285" class="1004" name="loop_index5_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="18" slack="2"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index5_cast/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln41_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="18" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/14 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln41_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="18" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/14 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln41_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="18" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/14 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln44_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="12"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/15 "/>
</bind>
</comp>

<comp id="313" class="1004" name="empty_22_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="18" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_22/17 "/>
</bind>
</comp>

<comp id="319" class="1004" name="exitcond74_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="18" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond74/17 "/>
</bind>
</comp>

<comp id="325" class="1004" name="loop_index_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="18" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast/17 "/>
</bind>
</comp>

<comp id="330" class="1005" name="value_read_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="12"/>
<pin id="332" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="value_read "/>
</bind>
</comp>

<comp id="335" class="1005" name="a_read_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="340" class="1005" name="add_ln35_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="345" class="1005" name="add_ln35_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="21" slack="0"/>
<pin id="347" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35_1 "/>
</bind>
</comp>

<comp id="353" class="1005" name="gmem_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="360" class="1005" name="empty_18_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="18" slack="0"/>
<pin id="362" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="empty_18 "/>
</bind>
</comp>

<comp id="365" class="1005" name="exitcond2_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="369" class="1005" name="gmem_addr_read_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="374" class="1005" name="add_ln41_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="18" slack="0"/>
<pin id="376" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="379" class="1005" name="icmp_ln41_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="383" class="1005" name="buff_addr_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="18" slack="1"/>
<pin id="385" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="empty_22_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="18" slack="0"/>
<pin id="391" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

<comp id="394" class="1005" name="exitcond74_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond74 "/>
</bind>
</comp>

<comp id="398" class="1005" name="buff_addr_2_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="18" slack="1"/>
<pin id="400" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_2 "/>
</bind>
</comp>

<comp id="403" class="1005" name="buff_load_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="66" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="88" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="94" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="137"><net_src comp="96" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="98" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="139"><net_src comp="100" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="145"><net_src comp="90" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="90" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="168"><net_src comp="90" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="163" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="72" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="72" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="218"><net_src comp="72" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="174" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="50" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="185" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="174" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="185" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="60" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="248" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="62" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="266"><net_src comp="253" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="196" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="74" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="196" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="84" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="192" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="294"><net_src comp="208" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="74" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="208" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="84" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="208" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="311"><net_src comp="146" pin="7"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="307" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="317"><net_src comp="219" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="74" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="219" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="84" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="219" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="333"><net_src comp="106" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="338"><net_src comp="112" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="343"><net_src comp="226" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="348"><net_src comp="232" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="356"><net_src comp="267" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="363"><net_src comp="273" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="368"><net_src comp="279" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="125" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="377"><net_src comp="290" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="382"><net_src comp="296" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="152" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="392"><net_src comp="313" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="397"><net_src comp="319" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="163" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="406"><net_src comp="146" pin="7"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="131" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {16 19 20 21 22 23 24 }
 - Input state : 
	Port: example : gmem | {3 4 5 6 7 8 9 11 }
	Port: example : a | {1 }
	Port: example : value_r | {1 }
  - Chain level:
	State 1
	State 2
		add_ln35 : 1
		add_ln35_1 : 1
		icmp_ln35 : 1
		br_ln35 : 2
		zext_ln39 : 1
		add_ln39 : 2
		trunc_ln : 3
		sext_ln39 : 4
		gmem_addr : 5
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		empty_18 : 1
		exitcond2 : 1
		br_ln0 : 2
	State 11
	State 12
		buff_addr : 1
		store_ln39 : 2
	State 13
	State 14
		add_ln41 : 1
		icmp_ln41 : 1
		br_ln41 : 2
		zext_ln41 : 1
		buff_addr_1 : 2
		buff_load : 3
	State 15
		add_ln44 : 1
		store_ln44 : 2
	State 16
	State 17
		empty_22 : 1
		exitcond74 : 1
		br_ln0 : 2
		loop_index_cast : 1
		buff_addr_2 : 2
		buff_load_1 : 3
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln35_fu_226      |    0    |    9    |
|          |      add_ln35_1_fu_232     |    0    |    28   |
|          |       add_ln39_fu_248      |    0    |    71   |
|    add   |       empty_18_fu_273      |    0    |    25   |
|          |       add_ln41_fu_290      |    0    |    25   |
|          |       add_ln44_fu_307      |    0    |    39   |
|          |       empty_22_fu_313      |    0    |    25   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln35_fu_238      |    0    |    8    |
|   icmp   |      exitcond2_fu_279      |    0    |    13   |
|          |      icmp_ln41_fu_296      |    0    |    13   |
|          |      exitcond74_fu_319     |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |   value_read_read_fu_106   |    0    |    0    |
|   read   |     a_read_read_fu_112     |    0    |    0    |
|          | gmem_addr_read_read_fu_125 |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_118    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln39_write_fu_131  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln39_fu_244      |    0    |    0    |
|   zext   |   loop_index5_cast_fu_285  |    0    |    0    |
|          |      zext_ln41_fu_302      |    0    |    0    |
|          |   loop_index_cast_fu_325   |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       trunc_ln_fu_253      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |      sext_ln39_fu_263      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   269   |
|----------|----------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|buff|   427  |    0   |    0   |
+----+--------+--------+--------+
|Total|   427  |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    a_read_reg_335    |   64   |
|  add_ln35_1_reg_345  |   21   |
|   add_ln35_reg_340   |    2   |
|   add_ln41_reg_374   |   18   |
|  buff_addr_1_reg_383 |   18   |
|  buff_addr_2_reg_398 |   18   |
|  buff_load_1_reg_403 |   32   |
|   empty_18_reg_360   |   18   |
|   empty_22_reg_389   |   18   |
|   exitcond2_reg_365  |    1   |
|  exitcond74_reg_394  |    1   |
|gmem_addr_read_reg_369|   32   |
|   gmem_addr_reg_353  |   32   |
|       i_reg_204      |   18   |
|   icmp_ln41_reg_379  |    1   |
|  loop_index5_reg_192 |   18   |
|  loop_index_reg_215  |   18   |
|    phi_mul_reg_181   |   21   |
|      seg_reg_170     |    2   |
|  value_read_reg_330  |   32   |
+----------------------+--------+
|         Total        |   385  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_118 |  p0  |   3  |   1  |    3   |
|   grp_access_fu_146  |  p0  |   2  |  18  |   36   ||    9    |
|   grp_access_fu_146  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_146  |  p2  |   4  |   0  |    0   ||    20   |
|  loop_index5_reg_192 |  p0  |   2  |  18  |   36   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   139  ||  2.619  ||    47   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   269  |
|   Memory  |   427  |    -   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   47   |
|  Register |    -   |    -   |   385  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   427  |    2   |   385  |   316  |
+-----------+--------+--------+--------+--------+
