
---------- Begin Simulation Statistics ----------
final_tick                                83120386500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228754                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684988                       # Number of bytes of host memory used
host_op_rate                                   229204                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   437.15                       # Real time elapsed on the host
host_tick_rate                              190140802                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196965                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083120                       # Number of seconds simulated
sim_ticks                                 83120386500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.608379                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096343                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104585                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81432                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728966                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                338                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1064                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              726                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479592                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65487                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          206                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196965                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.662408                       # CPI: cycles per instruction
system.cpu.discardedOps                        190958                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42615275                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408135                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002181                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        33737954                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.601537                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        166240773                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531843     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693538     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950846     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196965                       # Class of committed instruction
system.cpu.tickCycles                       132502819                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   127                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        158874                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       769499                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          230                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1539376                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            231                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83120386500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              24802                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52785                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22494                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58793                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58793                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24802                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       242469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 242469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34913280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34913280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             83595                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   83595    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               83595                       # Request fanout histogram
system.membus.respLayer1.occupancy         1454420750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1027297000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83120386500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            443318                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       782489                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          321                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           62198                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           326559                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          326559                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       442875                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2308046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2309253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       195584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    383779328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              383974912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           75509                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13512960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           845386                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000623                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025007                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 844860     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    525      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             845386                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3689788000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3462455994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1993500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83120386500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  137                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               686139                       # number of demand (read+write) hits
system.l2.demand_hits::total                   686276                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 137                       # number of overall hits
system.l2.overall_hits::.cpu.data              686139                       # number of overall hits
system.l2.overall_hits::total                  686276                       # number of overall hits
system.l2.demand_misses::.cpu.inst                306                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              83295                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83601                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               306                       # number of overall misses
system.l2.overall_misses::.cpu.data             83295                       # number of overall misses
system.l2.overall_misses::total                 83601                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30060000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9885956500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9916016500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30060000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9885956500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9916016500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           769434                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               769877                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          769434                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              769877                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.690745                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.108255                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.108590                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.690745                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.108255                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.108590                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98235.294118                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118686.073594                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118611.218765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98235.294118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118686.073594                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118611.218765                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               52785                       # number of writebacks
system.l2.writebacks::total                     52785                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         83289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83595                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        83289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83595                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27000000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9052644000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9079644000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27000000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9052644000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9079644000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.690745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.108247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.108582                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.690745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.108247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108582                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 88235.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108689.550841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108614.677911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 88235.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108689.550841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108614.677911                       # average overall mshr miss latency
system.l2.replacements                          75509                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       729704                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           729704                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       729704                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       729704                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          300                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              300                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          300                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            267766                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                267766                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           58793                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58793                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7413693000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7413693000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        326559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            326559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.180038                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.180038                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 126098.225979                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126098.225979                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        58793                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58793                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6825763000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6825763000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.180038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.180038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 116098.225979                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116098.225979                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30060000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30060000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.690745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.690745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98235.294118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98235.294118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27000000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27000000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.690745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.690745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 88235.294118                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88235.294118                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        418373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            418373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        24502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           24502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2472263500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2472263500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       442875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        442875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.055325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100900.477512                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100900.477512                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        24496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        24496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2226881000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2226881000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.055311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90907.944154                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90907.944154                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83120386500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7971.403217                       # Cycle average of tags in use
system.l2.tags.total_refs                     1539074                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     83701                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.387761                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.496191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        38.642316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7903.264710                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.964754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973072                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5053                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2757                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24708997                       # Number of tag accesses
system.l2.tags.data_accesses                 24708997                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83120386500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          78336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       21321984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21400320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        78336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         78336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13512960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13512960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           83289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               83595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52785                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52785                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            942440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         256519308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             257461748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       942440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           942440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      162570948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            162570948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      162570948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           942440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        256519308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            420032696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    211140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    333108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.040089276250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12613                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12613                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              467637                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             198812                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       83595                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52785                       # Number of write requests accepted
system.mem_ctrls.readBursts                    334380                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   211140                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             21118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13300                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13040722250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1671660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19309447250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39005.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57755.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   297680                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  183681                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                334380                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               211140                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   67085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   67766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   16791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    544.765579                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   431.855982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   347.983746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2009      3.14%      3.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2105      3.29%      6.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        28418     44.35%     50.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1315      2.05%     52.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6310      9.85%     62.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1284      2.00%     64.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3077      4.80%     69.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          435      0.68%     70.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19124     29.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64077                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.505986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.260257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    143.395444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12598     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            5      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12613                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.737731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.664582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.665026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10384     82.33%     82.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.25%     82.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               71      0.56%     83.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      0.46%     83.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1814     14.38%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              105      0.83%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.10%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.14%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              108      0.86%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12613                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21397248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13511232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21400320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13512960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       257.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       162.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    257.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    162.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83120221000                       # Total gap between requests
system.mem_ctrls.avgGap                     609475.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        78336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     21318912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13511232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 942440.276068735518                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 256482349.248941451311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 162550158.498120069504                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       333156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       211140                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     48380000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  19261067250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1797203650250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39526.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57813.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8511905.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            226280880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            120255960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1186739400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          547682400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6561282000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13679183190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20398916640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42720340470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.957433                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  52854361000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2775500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27490525500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            231278880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            122916255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1200391080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          554327460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6561282000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13698729630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20382456480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42751381785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.330883                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  52811528750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2775500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27533357750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83120386500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83120386500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7019835                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7019835                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7019835                       # number of overall hits
system.cpu.icache.overall_hits::total         7019835                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          443                       # number of overall misses
system.cpu.icache.overall_misses::total           443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32936000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32936000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32936000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32936000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7020278                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7020278                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7020278                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7020278                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74347.629797                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74347.629797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74347.629797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74347.629797                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          321                       # number of writebacks
system.cpu.icache.writebacks::total               321                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32493000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32493000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32493000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32493000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73347.629797                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73347.629797                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73347.629797                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73347.629797                       # average overall mshr miss latency
system.cpu.icache.replacements                    321                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7019835                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7019835                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32936000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32936000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7020278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7020278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74347.629797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74347.629797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32493000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32493000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73347.629797                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73347.629797                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83120386500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           112.599570                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7020278                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15847.128668                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   112.599570                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.879684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.879684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14040999                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14040999                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83120386500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83120386500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83120386500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51258687                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51258687                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51259374                       # number of overall hits
system.cpu.dcache.overall_hits::total        51259374                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       786445                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         786445                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       794179                       # number of overall misses
system.cpu.dcache.overall_misses::total        794179                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20636093500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20636093500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20636093500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20636093500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52045132                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52045132                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52053553                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52053553                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015111                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015111                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015257                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015257                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26239.716064                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26239.716064                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25984.184296                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25984.184296                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       729704                       # number of writebacks
system.cpu.dcache.writebacks::total            729704                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18991                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18991                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18991                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18991                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       767454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       767454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       769434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       769434                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18292524000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18292524000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18478829000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18478829000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014746                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014782                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014782                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23835.336059                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23835.336059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24016.132638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24016.132638                       # average overall mshr miss latency
system.cpu.dcache.replacements                 769178                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40651600                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40651600                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       443224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        443224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8171311000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8171311000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41094824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41094824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010785                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010785                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18436.075213                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18436.075213                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       440895                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       440895                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7570827000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7570827000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17171.496615                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17171.496615                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10607087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10607087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       343221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       343221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12464782500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12464782500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950308                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950308                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 36317.074130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36317.074130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16662                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16662                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       326559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       326559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10721697000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10721697000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029822                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029822                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 32832.342701                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32832.342701                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.918418                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.918418                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    186305000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    186305000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 94093.434343                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94093.434343                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83120386500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.954204                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52028884                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            769434                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.619684                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.954204                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984196                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984196                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104876692                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104876692                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83120386500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83120386500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
