
4. Variation of button event 1 - short. mid. long press.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f10  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  080040a0  080040a0  000140a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080041c0  080041c0  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  080041c0  080041c0  000141c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080041c8  080041c8  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080041c8  080041c8  000141c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080041cc  080041cc  000141cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  080041d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002008c  2**0
                  CONTENTS
 10 .bss          00000140  2000008c  2000008c  0002008c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001cc  200001cc  0002008c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b40d  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ff9  00000000  00000000  0002b4c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b00  00000000  00000000  0002d4c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000009d8  00000000  00000000  0002dfc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021046  00000000  00000000  0002e9a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dd49  00000000  00000000  0004f9e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c7f69  00000000  00000000  0005d72f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00125698  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002f34  00000000  00000000  001256e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004088 	.word	0x08004088

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	08004088 	.word	0x08004088

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <_7SEG_GPIO_Init>:
#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b08a      	sub	sp, #40	; 0x28
 8000578:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800057a:	2300      	movs	r3, #0
 800057c:	613b      	str	r3, [r7, #16]
 800057e:	4b6b      	ldr	r3, [pc, #428]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 8000580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000582:	4a6a      	ldr	r2, [pc, #424]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 8000584:	f043 0301 	orr.w	r3, r3, #1
 8000588:	6313      	str	r3, [r2, #48]	; 0x30
 800058a:	4b68      	ldr	r3, [pc, #416]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058e:	f003 0301 	and.w	r3, r3, #1
 8000592:	613b      	str	r3, [r7, #16]
 8000594:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000596:	2300      	movs	r3, #0
 8000598:	60fb      	str	r3, [r7, #12]
 800059a:	4b64      	ldr	r3, [pc, #400]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 800059c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800059e:	4a63      	ldr	r2, [pc, #396]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005a0:	f043 0304 	orr.w	r3, r3, #4
 80005a4:	6313      	str	r3, [r2, #48]	; 0x30
 80005a6:	4b61      	ldr	r3, [pc, #388]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005aa:	f003 0304 	and.w	r3, r3, #4
 80005ae:	60fb      	str	r3, [r7, #12]
 80005b0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80005b2:	2300      	movs	r3, #0
 80005b4:	60bb      	str	r3, [r7, #8]
 80005b6:	4b5d      	ldr	r3, [pc, #372]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ba:	4a5c      	ldr	r2, [pc, #368]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005bc:	f043 0308 	orr.w	r3, r3, #8
 80005c0:	6313      	str	r3, [r2, #48]	; 0x30
 80005c2:	4b5a      	ldr	r3, [pc, #360]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	f003 0308 	and.w	r3, r3, #8
 80005ca:	60bb      	str	r3, [r7, #8]
 80005cc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80005ce:	2300      	movs	r3, #0
 80005d0:	607b      	str	r3, [r7, #4]
 80005d2:	4b56      	ldr	r3, [pc, #344]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d6:	4a55      	ldr	r2, [pc, #340]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005d8:	f043 0310 	orr.w	r3, r3, #16
 80005dc:	6313      	str	r3, [r2, #48]	; 0x30
 80005de:	4b53      	ldr	r3, [pc, #332]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	f003 0310 	and.w	r3, r3, #16
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 80005ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005ee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f0:	2301      	movs	r3, #1
 80005f2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f4:	2300      	movs	r3, #0
 80005f6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f8:	2300      	movs	r3, #0
 80005fa:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 80005fc:	f107 0314 	add.w	r3, r7, #20
 8000600:	4619      	mov	r1, r3
 8000602:	484b      	ldr	r0, [pc, #300]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000604:	f001 ff36 	bl	8002474 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 8000608:	f44f 7380 	mov.w	r3, #256	; 0x100
 800060c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 800060e:	f107 0314 	add.w	r3, r7, #20
 8000612:	4619      	mov	r1, r3
 8000614:	4847      	ldr	r0, [pc, #284]	; (8000734 <_7SEG_GPIO_Init+0x1c0>)
 8000616:	f001 ff2d 	bl	8002474 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 800061a:	2340      	movs	r3, #64	; 0x40
 800061c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	4619      	mov	r1, r3
 8000624:	4842      	ldr	r0, [pc, #264]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000626:	f001 ff25 	bl	8002474 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 800062a:	2320      	movs	r3, #32
 800062c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	4619      	mov	r1, r3
 8000634:	483e      	ldr	r0, [pc, #248]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000636:	f001 ff1d 	bl	8002474 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 800063a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800063e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 8000640:	f107 0314 	add.w	r3, r7, #20
 8000644:	4619      	mov	r1, r3
 8000646:	483c      	ldr	r0, [pc, #240]	; (8000738 <_7SEG_GPIO_Init+0x1c4>)
 8000648:	f001 ff14 	bl	8002474 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 800064c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000650:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 8000652:	f107 0314 	add.w	r3, r7, #20
 8000656:	4619      	mov	r1, r3
 8000658:	4837      	ldr	r0, [pc, #220]	; (8000738 <_7SEG_GPIO_Init+0x1c4>)
 800065a:	f001 ff0b 	bl	8002474 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 800065e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000662:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 8000664:	f107 0314 	add.w	r3, r7, #20
 8000668:	4619      	mov	r1, r3
 800066a:	4831      	ldr	r0, [pc, #196]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 800066c:	f001 ff02 	bl	8002474 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 8000670:	2380      	movs	r3, #128	; 0x80
 8000672:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 8000674:	f107 0314 	add.w	r3, r7, #20
 8000678:	4619      	mov	r1, r3
 800067a:	482d      	ldr	r0, [pc, #180]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 800067c:	f001 fefa 	bl	8002474 <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 8000680:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000684:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 8000686:	f107 0314 	add.w	r3, r7, #20
 800068a:	4619      	mov	r1, r3
 800068c:	482b      	ldr	r0, [pc, #172]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 800068e:	f001 fef1 	bl	8002474 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 8000692:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000696:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	4619      	mov	r1, r3
 800069e:	4827      	ldr	r0, [pc, #156]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006a0:	f001 fee8 	bl	8002474 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 80006a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006a8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	4619      	mov	r1, r3
 80006b0:	4822      	ldr	r0, [pc, #136]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006b2:	f001 fedf 	bl	8002474 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 80006b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80006ba:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 80006bc:	f107 0314 	add.w	r3, r7, #20
 80006c0:	4619      	mov	r1, r3
 80006c2:	481e      	ldr	r0, [pc, #120]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006c4:	f001 fed6 	bl	8002474 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 80006c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80006cc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 80006ce:	f107 0314 	add.w	r3, r7, #20
 80006d2:	4619      	mov	r1, r3
 80006d4:	4819      	ldr	r0, [pc, #100]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006d6:	f001 fecd 	bl	8002474 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80006da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006de:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80006e0:	f107 0314 	add.w	r3, r7, #20
 80006e4:	4619      	mov	r1, r3
 80006e6:	4815      	ldr	r0, [pc, #84]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006e8:	f001 fec4 	bl	8002474 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80006ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006f0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80006f2:	f107 0314 	add.w	r3, r7, #20
 80006f6:	4619      	mov	r1, r3
 80006f8:	4810      	ldr	r0, [pc, #64]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006fa:	f001 febb 	bl	8002474 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80006fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000702:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 8000704:	f107 0314 	add.w	r3, r7, #20
 8000708:	4619      	mov	r1, r3
 800070a:	480c      	ldr	r0, [pc, #48]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 800070c:	f001 feb2 	bl	8002474 <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 8000710:	2201      	movs	r2, #1
 8000712:	2100      	movs	r1, #0
 8000714:	2000      	movs	r0, #0
 8000716:	f000 f813 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 800071a:	2201      	movs	r2, #1
 800071c:	2100      	movs	r1, #0
 800071e:	2001      	movs	r0, #1
 8000720:	f000 f80e 	bl	8000740 <_7SEG_SetNumber>
}
 8000724:	bf00      	nop
 8000726:	3728      	adds	r7, #40	; 0x28
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40023800 	.word	0x40023800
 8000730:	40020c00 	.word	0x40020c00
 8000734:	40020000 	.word	0x40020000
 8000738:	40020800 	.word	0x40020800
 800073c:	40021000 	.word	0x40021000

08000740 <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	60f8      	str	r0, [r7, #12]
 8000748:	60b9      	str	r1, [r7, #8]
 800074a:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	2b00      	cmp	r3, #0
 8000750:	f040 81dc 	bne.w	8000b0c <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 8000754:	68b9      	ldr	r1, [r7, #8]
 8000756:	4bcb      	ldr	r3, [pc, #812]	; (8000a84 <_7SEG_SetNumber+0x344>)
 8000758:	fb83 2301 	smull	r2, r3, r3, r1
 800075c:	109a      	asrs	r2, r3, #2
 800075e:	17cb      	asrs	r3, r1, #31
 8000760:	1ad2      	subs	r2, r2, r3
 8000762:	4613      	mov	r3, r2
 8000764:	009b      	lsls	r3, r3, #2
 8000766:	4413      	add	r3, r2
 8000768:	005b      	lsls	r3, r3, #1
 800076a:	1aca      	subs	r2, r1, r3
 800076c:	2a09      	cmp	r2, #9
 800076e:	f200 81ba 	bhi.w	8000ae6 <_7SEG_SetNumber+0x3a6>
 8000772:	a301      	add	r3, pc, #4	; (adr r3, 8000778 <_7SEG_SetNumber+0x38>)
 8000774:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000778:	080007a1 	.word	0x080007a1
 800077c:	080007f3 	.word	0x080007f3
 8000780:	08000845 	.word	0x08000845
 8000784:	08000897 	.word	0x08000897
 8000788:	080008e9 	.word	0x080008e9
 800078c:	0800093b 	.word	0x0800093b
 8000790:	0800098d 	.word	0x0800098d
 8000794:	080009df 	.word	0x080009df
 8000798:	08000a31 	.word	0x08000a31
 800079c:	08000a95 	.word	0x08000a95
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 80007a0:	2200      	movs	r2, #0
 80007a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007a6:	48b8      	ldr	r0, [pc, #736]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007a8:	f002 f818 	bl	80027dc <HAL_GPIO_WritePin>
 80007ac:	2200      	movs	r2, #0
 80007ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007b2:	48b6      	ldr	r0, [pc, #728]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80007b4:	f002 f812 	bl	80027dc <HAL_GPIO_WritePin>
 80007b8:	2200      	movs	r2, #0
 80007ba:	2140      	movs	r1, #64	; 0x40
 80007bc:	48b2      	ldr	r0, [pc, #712]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007be:	f002 f80d 	bl	80027dc <HAL_GPIO_WritePin>
 80007c2:	2200      	movs	r2, #0
 80007c4:	2120      	movs	r1, #32
 80007c6:	48b0      	ldr	r0, [pc, #704]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007c8:	f002 f808 	bl	80027dc <HAL_GPIO_WritePin>
 80007cc:	2200      	movs	r2, #0
 80007ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007d2:	48af      	ldr	r0, [pc, #700]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80007d4:	f002 f802 	bl	80027dc <HAL_GPIO_WritePin>
 80007d8:	2200      	movs	r2, #0
 80007da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007de:	48ac      	ldr	r0, [pc, #688]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80007e0:	f001 fffc 	bl	80027dc <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80007e4:	2201      	movs	r2, #1
 80007e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007ea:	48a7      	ldr	r0, [pc, #668]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007ec:	f001 fff6 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 80007f0:	e179      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80007f2:	2200      	movs	r2, #0
 80007f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007f8:	48a4      	ldr	r0, [pc, #656]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80007fa:	f001 ffef 	bl	80027dc <HAL_GPIO_WritePin>
 80007fe:	2200      	movs	r2, #0
 8000800:	2140      	movs	r1, #64	; 0x40
 8000802:	48a1      	ldr	r0, [pc, #644]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000804:	f001 ffea 	bl	80027dc <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 8000808:	2201      	movs	r2, #1
 800080a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800080e:	489e      	ldr	r0, [pc, #632]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000810:	f001 ffe4 	bl	80027dc <HAL_GPIO_WritePin>
 8000814:	2201      	movs	r2, #1
 8000816:	2120      	movs	r1, #32
 8000818:	489b      	ldr	r0, [pc, #620]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800081a:	f001 ffdf 	bl	80027dc <HAL_GPIO_WritePin>
 800081e:	2201      	movs	r2, #1
 8000820:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000824:	489a      	ldr	r0, [pc, #616]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000826:	f001 ffd9 	bl	80027dc <HAL_GPIO_WritePin>
 800082a:	2201      	movs	r2, #1
 800082c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000830:	4897      	ldr	r0, [pc, #604]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000832:	f001 ffd3 	bl	80027dc <HAL_GPIO_WritePin>
 8000836:	2201      	movs	r2, #1
 8000838:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800083c:	4892      	ldr	r0, [pc, #584]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800083e:	f001 ffcd 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 8000842:	e150      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8000844:	2200      	movs	r2, #0
 8000846:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800084a:	488f      	ldr	r0, [pc, #572]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800084c:	f001 ffc6 	bl	80027dc <HAL_GPIO_WritePin>
 8000850:	2200      	movs	r2, #0
 8000852:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000856:	488d      	ldr	r0, [pc, #564]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000858:	f001 ffc0 	bl	80027dc <HAL_GPIO_WritePin>
 800085c:	2200      	movs	r2, #0
 800085e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000862:	4889      	ldr	r0, [pc, #548]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000864:	f001 ffba 	bl	80027dc <HAL_GPIO_WritePin>
 8000868:	2200      	movs	r2, #0
 800086a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800086e:	4888      	ldr	r0, [pc, #544]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000870:	f001 ffb4 	bl	80027dc <HAL_GPIO_WritePin>
 8000874:	2200      	movs	r2, #0
 8000876:	2120      	movs	r1, #32
 8000878:	4883      	ldr	r0, [pc, #524]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800087a:	f001 ffaf 	bl	80027dc <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 800087e:	2201      	movs	r2, #1
 8000880:	2140      	movs	r1, #64	; 0x40
 8000882:	4881      	ldr	r0, [pc, #516]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000884:	f001 ffaa 	bl	80027dc <HAL_GPIO_WritePin>
 8000888:	2201      	movs	r2, #1
 800088a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800088e:	4880      	ldr	r0, [pc, #512]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000890:	f001 ffa4 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 8000894:	e127      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 8000896:	2200      	movs	r2, #0
 8000898:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800089c:	487a      	ldr	r0, [pc, #488]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800089e:	f001 ff9d 	bl	80027dc <HAL_GPIO_WritePin>
 80008a2:	2200      	movs	r2, #0
 80008a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008a8:	4878      	ldr	r0, [pc, #480]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80008aa:	f001 ff97 	bl	80027dc <HAL_GPIO_WritePin>
 80008ae:	2200      	movs	r2, #0
 80008b0:	2140      	movs	r1, #64	; 0x40
 80008b2:	4875      	ldr	r0, [pc, #468]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008b4:	f001 ff92 	bl	80027dc <HAL_GPIO_WritePin>
 80008b8:	2200      	movs	r2, #0
 80008ba:	2120      	movs	r1, #32
 80008bc:	4872      	ldr	r0, [pc, #456]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008be:	f001 ff8d 	bl	80027dc <HAL_GPIO_WritePin>
 80008c2:	2200      	movs	r2, #0
 80008c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008c8:	486f      	ldr	r0, [pc, #444]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008ca:	f001 ff87 	bl	80027dc <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 80008ce:	2201      	movs	r2, #1
 80008d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008d4:	486e      	ldr	r0, [pc, #440]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008d6:	f001 ff81 	bl	80027dc <HAL_GPIO_WritePin>
 80008da:	2201      	movs	r2, #1
 80008dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008e0:	486b      	ldr	r0, [pc, #428]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008e2:	f001 ff7b 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 80008e6:	e0fe      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80008e8:	2200      	movs	r2, #0
 80008ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008ee:	4868      	ldr	r0, [pc, #416]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008f0:	f001 ff74 	bl	80027dc <HAL_GPIO_WritePin>
 80008f4:	2200      	movs	r2, #0
 80008f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008fa:	4863      	ldr	r0, [pc, #396]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008fc:	f001 ff6e 	bl	80027dc <HAL_GPIO_WritePin>
 8000900:	2200      	movs	r2, #0
 8000902:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000906:	4861      	ldr	r0, [pc, #388]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000908:	f001 ff68 	bl	80027dc <HAL_GPIO_WritePin>
 800090c:	2200      	movs	r2, #0
 800090e:	2140      	movs	r1, #64	; 0x40
 8000910:	485d      	ldr	r0, [pc, #372]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000912:	f001 ff63 	bl	80027dc <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 8000916:	2201      	movs	r2, #1
 8000918:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800091c:	485a      	ldr	r0, [pc, #360]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800091e:	f001 ff5d 	bl	80027dc <HAL_GPIO_WritePin>
 8000922:	2201      	movs	r2, #1
 8000924:	2120      	movs	r1, #32
 8000926:	4858      	ldr	r0, [pc, #352]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000928:	f001 ff58 	bl	80027dc <HAL_GPIO_WritePin>
 800092c:	2201      	movs	r2, #1
 800092e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000932:	4857      	ldr	r0, [pc, #348]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000934:	f001 ff52 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 8000938:	e0d5      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 800093a:	2200      	movs	r2, #0
 800093c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000940:	4851      	ldr	r0, [pc, #324]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000942:	f001 ff4b 	bl	80027dc <HAL_GPIO_WritePin>
 8000946:	2200      	movs	r2, #0
 8000948:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800094c:	4850      	ldr	r0, [pc, #320]	; (8000a90 <_7SEG_SetNumber+0x350>)
 800094e:	f001 ff45 	bl	80027dc <HAL_GPIO_WritePin>
 8000952:	2200      	movs	r2, #0
 8000954:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000958:	484b      	ldr	r0, [pc, #300]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800095a:	f001 ff3f 	bl	80027dc <HAL_GPIO_WritePin>
 800095e:	2200      	movs	r2, #0
 8000960:	2140      	movs	r1, #64	; 0x40
 8000962:	4849      	ldr	r0, [pc, #292]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000964:	f001 ff3a 	bl	80027dc <HAL_GPIO_WritePin>
 8000968:	2200      	movs	r2, #0
 800096a:	2120      	movs	r1, #32
 800096c:	4846      	ldr	r0, [pc, #280]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800096e:	f001 ff35 	bl	80027dc <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 8000972:	2201      	movs	r2, #1
 8000974:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000978:	4844      	ldr	r0, [pc, #272]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 800097a:	f001 ff2f 	bl	80027dc <HAL_GPIO_WritePin>
 800097e:	2201      	movs	r2, #1
 8000980:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000984:	4842      	ldr	r0, [pc, #264]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000986:	f001 ff29 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 800098a:	e0ac      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 800098c:	2200      	movs	r2, #0
 800098e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000992:	483d      	ldr	r0, [pc, #244]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000994:	f001 ff22 	bl	80027dc <HAL_GPIO_WritePin>
 8000998:	2200      	movs	r2, #0
 800099a:	2140      	movs	r1, #64	; 0x40
 800099c:	483a      	ldr	r0, [pc, #232]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800099e:	f001 ff1d 	bl	80027dc <HAL_GPIO_WritePin>
 80009a2:	2200      	movs	r2, #0
 80009a4:	2120      	movs	r1, #32
 80009a6:	4838      	ldr	r0, [pc, #224]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009a8:	f001 ff18 	bl	80027dc <HAL_GPIO_WritePin>
 80009ac:	2200      	movs	r2, #0
 80009ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009b2:	4837      	ldr	r0, [pc, #220]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009b4:	f001 ff12 	bl	80027dc <HAL_GPIO_WritePin>
 80009b8:	2200      	movs	r2, #0
 80009ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009be:	4834      	ldr	r0, [pc, #208]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009c0:	f001 ff0c 	bl	80027dc <HAL_GPIO_WritePin>
 80009c4:	2200      	movs	r2, #0
 80009c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009ca:	482f      	ldr	r0, [pc, #188]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009cc:	f001 ff06 	bl	80027dc <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 80009d0:	2201      	movs	r2, #1
 80009d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009d6:	482d      	ldr	r0, [pc, #180]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80009d8:	f001 ff00 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 80009dc:	e083      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 80009de:	2200      	movs	r2, #0
 80009e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009e4:	482a      	ldr	r0, [pc, #168]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009e6:	f001 fef9 	bl	80027dc <HAL_GPIO_WritePin>
 80009ea:	2200      	movs	r2, #0
 80009ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009f0:	4825      	ldr	r0, [pc, #148]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009f2:	f001 fef3 	bl	80027dc <HAL_GPIO_WritePin>
 80009f6:	2200      	movs	r2, #0
 80009f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009fc:	4823      	ldr	r0, [pc, #140]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80009fe:	f001 feed 	bl	80027dc <HAL_GPIO_WritePin>
 8000a02:	2200      	movs	r2, #0
 8000a04:	2140      	movs	r1, #64	; 0x40
 8000a06:	4820      	ldr	r0, [pc, #128]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a08:	f001 fee8 	bl	80027dc <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	2120      	movs	r1, #32
 8000a10:	481d      	ldr	r0, [pc, #116]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a12:	f001 fee3 	bl	80027dc <HAL_GPIO_WritePin>
 8000a16:	2201      	movs	r2, #1
 8000a18:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a1c:	481c      	ldr	r0, [pc, #112]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a1e:	f001 fedd 	bl	80027dc <HAL_GPIO_WritePin>
 8000a22:	2201      	movs	r2, #1
 8000a24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a28:	4817      	ldr	r0, [pc, #92]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a2a:	f001 fed7 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 8000a2e:	e05a      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000a30:	2200      	movs	r2, #0
 8000a32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a36:	4814      	ldr	r0, [pc, #80]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a38:	f001 fed0 	bl	80027dc <HAL_GPIO_WritePin>
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a42:	4812      	ldr	r0, [pc, #72]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000a44:	f001 feca 	bl	80027dc <HAL_GPIO_WritePin>
 8000a48:	2200      	movs	r2, #0
 8000a4a:	2140      	movs	r1, #64	; 0x40
 8000a4c:	480e      	ldr	r0, [pc, #56]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a4e:	f001 fec5 	bl	80027dc <HAL_GPIO_WritePin>
 8000a52:	2200      	movs	r2, #0
 8000a54:	2120      	movs	r1, #32
 8000a56:	480c      	ldr	r0, [pc, #48]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a58:	f001 fec0 	bl	80027dc <HAL_GPIO_WritePin>
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a62:	480b      	ldr	r0, [pc, #44]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a64:	f001 feba 	bl	80027dc <HAL_GPIO_WritePin>
 8000a68:	2200      	movs	r2, #0
 8000a6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a6e:	4808      	ldr	r0, [pc, #32]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a70:	f001 feb4 	bl	80027dc <HAL_GPIO_WritePin>
 8000a74:	2200      	movs	r2, #0
 8000a76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a7a:	4803      	ldr	r0, [pc, #12]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a7c:	f001 feae 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 8000a80:	e031      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
 8000a82:	bf00      	nop
 8000a84:	66666667 	.word	0x66666667
 8000a88:	40020c00 	.word	0x40020c00
 8000a8c:	40020000 	.word	0x40020000
 8000a90:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8000a94:	2200      	movs	r2, #0
 8000a96:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a9a:	48c8      	ldr	r0, [pc, #800]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000a9c:	f001 fe9e 	bl	80027dc <HAL_GPIO_WritePin>
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aa6:	48c6      	ldr	r0, [pc, #792]	; (8000dc0 <_7SEG_SetNumber+0x680>)
 8000aa8:	f001 fe98 	bl	80027dc <HAL_GPIO_WritePin>
 8000aac:	2200      	movs	r2, #0
 8000aae:	2140      	movs	r1, #64	; 0x40
 8000ab0:	48c2      	ldr	r0, [pc, #776]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000ab2:	f001 fe93 	bl	80027dc <HAL_GPIO_WritePin>
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2120      	movs	r1, #32
 8000aba:	48c0      	ldr	r0, [pc, #768]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000abc:	f001 fe8e 	bl	80027dc <HAL_GPIO_WritePin>
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ac6:	48bf      	ldr	r0, [pc, #764]	; (8000dc4 <_7SEG_SetNumber+0x684>)
 8000ac8:	f001 fe88 	bl	80027dc <HAL_GPIO_WritePin>
 8000acc:	2200      	movs	r2, #0
 8000ace:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ad2:	48ba      	ldr	r0, [pc, #744]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000ad4:	f001 fe82 	bl	80027dc <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8000ad8:	2201      	movs	r2, #1
 8000ada:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ade:	48b9      	ldr	r0, [pc, #740]	; (8000dc4 <_7SEG_SetNumber+0x684>)
 8000ae0:	f001 fe7c 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 8000ae4:	bf00      	nop
		}

		if(dp == ON)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d105      	bne.n	8000af8 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8000aec:	2200      	movs	r2, #0
 8000aee:	2180      	movs	r1, #128	; 0x80
 8000af0:	48b2      	ldr	r0, [pc, #712]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000af2:	f001 fe73 	bl	80027dc <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8000af6:	e1ff      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	f040 81fc 	bne.w	8000ef8 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8000b00:	2201      	movs	r2, #1
 8000b02:	2180      	movs	r1, #128	; 0x80
 8000b04:	48ad      	ldr	r0, [pc, #692]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000b06:	f001 fe69 	bl	80027dc <HAL_GPIO_WritePin>
}
 8000b0a:	e1f5      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	f040 81f2 	bne.w	8000ef8 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8000b14:	68b9      	ldr	r1, [r7, #8]
 8000b16:	4bac      	ldr	r3, [pc, #688]	; (8000dc8 <_7SEG_SetNumber+0x688>)
 8000b18:	fb83 2301 	smull	r2, r3, r3, r1
 8000b1c:	109a      	asrs	r2, r3, #2
 8000b1e:	17cb      	asrs	r3, r1, #31
 8000b20:	1ad2      	subs	r2, r2, r3
 8000b22:	4613      	mov	r3, r2
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	4413      	add	r3, r2
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	1aca      	subs	r2, r1, r3
 8000b2c:	2a09      	cmp	r2, #9
 8000b2e:	f200 81d0 	bhi.w	8000ed2 <_7SEG_SetNumber+0x792>
 8000b32:	a301      	add	r3, pc, #4	; (adr r3, 8000b38 <_7SEG_SetNumber+0x3f8>)
 8000b34:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000b38:	08000b61 	.word	0x08000b61
 8000b3c:	08000bb7 	.word	0x08000bb7
 8000b40:	08000c0d 	.word	0x08000c0d
 8000b44:	08000c63 	.word	0x08000c63
 8000b48:	08000cb9 	.word	0x08000cb9
 8000b4c:	08000d0f 	.word	0x08000d0f
 8000b50:	08000d65 	.word	0x08000d65
 8000b54:	08000dd1 	.word	0x08000dd1
 8000b58:	08000e27 	.word	0x08000e27
 8000b5c:	08000e7d 	.word	0x08000e7d
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8000b60:	2200      	movs	r2, #0
 8000b62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b66:	4899      	ldr	r0, [pc, #612]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b68:	f001 fe38 	bl	80027dc <HAL_GPIO_WritePin>
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b72:	4896      	ldr	r0, [pc, #600]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b74:	f001 fe32 	bl	80027dc <HAL_GPIO_WritePin>
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b7e:	4893      	ldr	r0, [pc, #588]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b80:	f001 fe2c 	bl	80027dc <HAL_GPIO_WritePin>
 8000b84:	2200      	movs	r2, #0
 8000b86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b8a:	4890      	ldr	r0, [pc, #576]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b8c:	f001 fe26 	bl	80027dc <HAL_GPIO_WritePin>
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b96:	488d      	ldr	r0, [pc, #564]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b98:	f001 fe20 	bl	80027dc <HAL_GPIO_WritePin>
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ba2:	488a      	ldr	r0, [pc, #552]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ba4:	f001 fe1a 	bl	80027dc <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8000ba8:	2201      	movs	r2, #1
 8000baa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bae:	4887      	ldr	r0, [pc, #540]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bb0:	f001 fe14 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 8000bb4:	e18d      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bbc:	4883      	ldr	r0, [pc, #524]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bbe:	f001 fe0d 	bl	80027dc <HAL_GPIO_WritePin>
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bc8:	4880      	ldr	r0, [pc, #512]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bca:	f001 fe07 	bl	80027dc <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bd4:	487d      	ldr	r0, [pc, #500]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bd6:	f001 fe01 	bl	80027dc <HAL_GPIO_WritePin>
 8000bda:	2201      	movs	r2, #1
 8000bdc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000be0:	487a      	ldr	r0, [pc, #488]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000be2:	f001 fdfb 	bl	80027dc <HAL_GPIO_WritePin>
 8000be6:	2201      	movs	r2, #1
 8000be8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bec:	4877      	ldr	r0, [pc, #476]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bee:	f001 fdf5 	bl	80027dc <HAL_GPIO_WritePin>
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bf8:	4874      	ldr	r0, [pc, #464]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bfa:	f001 fdef 	bl	80027dc <HAL_GPIO_WritePin>
 8000bfe:	2201      	movs	r2, #1
 8000c00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c04:	4871      	ldr	r0, [pc, #452]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c06:	f001 fde9 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 8000c0a:	e162      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c12:	486e      	ldr	r0, [pc, #440]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c14:	f001 fde2 	bl	80027dc <HAL_GPIO_WritePin>
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c1e:	486b      	ldr	r0, [pc, #428]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c20:	f001 fddc 	bl	80027dc <HAL_GPIO_WritePin>
 8000c24:	2200      	movs	r2, #0
 8000c26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c2a:	4868      	ldr	r0, [pc, #416]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c2c:	f001 fdd6 	bl	80027dc <HAL_GPIO_WritePin>
 8000c30:	2200      	movs	r2, #0
 8000c32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c36:	4865      	ldr	r0, [pc, #404]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c38:	f001 fdd0 	bl	80027dc <HAL_GPIO_WritePin>
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c42:	4862      	ldr	r0, [pc, #392]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c44:	f001 fdca 	bl	80027dc <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8000c48:	2201      	movs	r2, #1
 8000c4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c4e:	485f      	ldr	r0, [pc, #380]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c50:	f001 fdc4 	bl	80027dc <HAL_GPIO_WritePin>
 8000c54:	2201      	movs	r2, #1
 8000c56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c5a:	485c      	ldr	r0, [pc, #368]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c5c:	f001 fdbe 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 8000c60:	e137      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8000c62:	2200      	movs	r2, #0
 8000c64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c68:	4858      	ldr	r0, [pc, #352]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c6a:	f001 fdb7 	bl	80027dc <HAL_GPIO_WritePin>
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c74:	4855      	ldr	r0, [pc, #340]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c76:	f001 fdb1 	bl	80027dc <HAL_GPIO_WritePin>
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c80:	4852      	ldr	r0, [pc, #328]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c82:	f001 fdab 	bl	80027dc <HAL_GPIO_WritePin>
 8000c86:	2200      	movs	r2, #0
 8000c88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c8c:	484f      	ldr	r0, [pc, #316]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c8e:	f001 fda5 	bl	80027dc <HAL_GPIO_WritePin>
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c98:	484c      	ldr	r0, [pc, #304]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c9a:	f001 fd9f 	bl	80027dc <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ca4:	4849      	ldr	r0, [pc, #292]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ca6:	f001 fd99 	bl	80027dc <HAL_GPIO_WritePin>
 8000caa:	2201      	movs	r2, #1
 8000cac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cb0:	4846      	ldr	r0, [pc, #280]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cb2:	f001 fd93 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 8000cb6:	e10c      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cbe:	4843      	ldr	r0, [pc, #268]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cc0:	f001 fd8c 	bl	80027dc <HAL_GPIO_WritePin>
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cca:	4840      	ldr	r0, [pc, #256]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ccc:	f001 fd86 	bl	80027dc <HAL_GPIO_WritePin>
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cd6:	483d      	ldr	r0, [pc, #244]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cd8:	f001 fd80 	bl	80027dc <HAL_GPIO_WritePin>
 8000cdc:	2200      	movs	r2, #0
 8000cde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ce2:	483a      	ldr	r0, [pc, #232]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ce4:	f001 fd7a 	bl	80027dc <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8000ce8:	2201      	movs	r2, #1
 8000cea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cee:	4837      	ldr	r0, [pc, #220]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cf0:	f001 fd74 	bl	80027dc <HAL_GPIO_WritePin>
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cfa:	4834      	ldr	r0, [pc, #208]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cfc:	f001 fd6e 	bl	80027dc <HAL_GPIO_WritePin>
 8000d00:	2201      	movs	r2, #1
 8000d02:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d06:	4831      	ldr	r0, [pc, #196]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d08:	f001 fd68 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 8000d0c:	e0e1      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8000d0e:	2200      	movs	r2, #0
 8000d10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d14:	482d      	ldr	r0, [pc, #180]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d16:	f001 fd61 	bl	80027dc <HAL_GPIO_WritePin>
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d20:	482a      	ldr	r0, [pc, #168]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d22:	f001 fd5b 	bl	80027dc <HAL_GPIO_WritePin>
 8000d26:	2200      	movs	r2, #0
 8000d28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d2c:	4827      	ldr	r0, [pc, #156]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d2e:	f001 fd55 	bl	80027dc <HAL_GPIO_WritePin>
 8000d32:	2200      	movs	r2, #0
 8000d34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d38:	4824      	ldr	r0, [pc, #144]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d3a:	f001 fd4f 	bl	80027dc <HAL_GPIO_WritePin>
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d44:	4821      	ldr	r0, [pc, #132]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d46:	f001 fd49 	bl	80027dc <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d50:	481e      	ldr	r0, [pc, #120]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d52:	f001 fd43 	bl	80027dc <HAL_GPIO_WritePin>
 8000d56:	2201      	movs	r2, #1
 8000d58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d5c:	481b      	ldr	r0, [pc, #108]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d5e:	f001 fd3d 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 8000d62:	e0b6      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000d64:	2200      	movs	r2, #0
 8000d66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d6a:	4818      	ldr	r0, [pc, #96]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d6c:	f001 fd36 	bl	80027dc <HAL_GPIO_WritePin>
 8000d70:	2200      	movs	r2, #0
 8000d72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d76:	4815      	ldr	r0, [pc, #84]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d78:	f001 fd30 	bl	80027dc <HAL_GPIO_WritePin>
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d82:	4812      	ldr	r0, [pc, #72]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d84:	f001 fd2a 	bl	80027dc <HAL_GPIO_WritePin>
 8000d88:	2200      	movs	r2, #0
 8000d8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d8e:	480f      	ldr	r0, [pc, #60]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d90:	f001 fd24 	bl	80027dc <HAL_GPIO_WritePin>
 8000d94:	2200      	movs	r2, #0
 8000d96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d9a:	480c      	ldr	r0, [pc, #48]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d9c:	f001 fd1e 	bl	80027dc <HAL_GPIO_WritePin>
 8000da0:	2200      	movs	r2, #0
 8000da2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000da6:	4809      	ldr	r0, [pc, #36]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000da8:	f001 fd18 	bl	80027dc <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8000dac:	2201      	movs	r2, #1
 8000dae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000db2:	4806      	ldr	r0, [pc, #24]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000db4:	f001 fd12 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 8000db8:	e08b      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
 8000dba:	bf00      	nop
 8000dbc:	40020c00 	.word	0x40020c00
 8000dc0:	40020000 	.word	0x40020000
 8000dc4:	40020800 	.word	0x40020800
 8000dc8:	66666667 	.word	0x66666667
 8000dcc:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dd6:	484a      	ldr	r0, [pc, #296]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000dd8:	f001 fd00 	bl	80027dc <HAL_GPIO_WritePin>
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000de2:	4847      	ldr	r0, [pc, #284]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000de4:	f001 fcfa 	bl	80027dc <HAL_GPIO_WritePin>
 8000de8:	2200      	movs	r2, #0
 8000dea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dee:	4844      	ldr	r0, [pc, #272]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000df0:	f001 fcf4 	bl	80027dc <HAL_GPIO_WritePin>
 8000df4:	2200      	movs	r2, #0
 8000df6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dfa:	4841      	ldr	r0, [pc, #260]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000dfc:	f001 fcee 	bl	80027dc <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8000e00:	2201      	movs	r2, #1
 8000e02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e06:	483e      	ldr	r0, [pc, #248]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e08:	f001 fce8 	bl	80027dc <HAL_GPIO_WritePin>
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e12:	483b      	ldr	r0, [pc, #236]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e14:	f001 fce2 	bl	80027dc <HAL_GPIO_WritePin>
 8000e18:	2201      	movs	r2, #1
 8000e1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e1e:	4838      	ldr	r0, [pc, #224]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e20:	f001 fcdc 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 8000e24:	e055      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000e26:	2200      	movs	r2, #0
 8000e28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e2c:	4834      	ldr	r0, [pc, #208]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e2e:	f001 fcd5 	bl	80027dc <HAL_GPIO_WritePin>
 8000e32:	2200      	movs	r2, #0
 8000e34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e38:	4831      	ldr	r0, [pc, #196]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e3a:	f001 fccf 	bl	80027dc <HAL_GPIO_WritePin>
 8000e3e:	2200      	movs	r2, #0
 8000e40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e44:	482e      	ldr	r0, [pc, #184]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e46:	f001 fcc9 	bl	80027dc <HAL_GPIO_WritePin>
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e50:	482b      	ldr	r0, [pc, #172]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e52:	f001 fcc3 	bl	80027dc <HAL_GPIO_WritePin>
 8000e56:	2200      	movs	r2, #0
 8000e58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e5c:	4828      	ldr	r0, [pc, #160]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e5e:	f001 fcbd 	bl	80027dc <HAL_GPIO_WritePin>
 8000e62:	2200      	movs	r2, #0
 8000e64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e68:	4825      	ldr	r0, [pc, #148]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e6a:	f001 fcb7 	bl	80027dc <HAL_GPIO_WritePin>
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e74:	4822      	ldr	r0, [pc, #136]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e76:	f001 fcb1 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 8000e7a:	e02a      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e82:	481f      	ldr	r0, [pc, #124]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e84:	f001 fcaa 	bl	80027dc <HAL_GPIO_WritePin>
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e8e:	481c      	ldr	r0, [pc, #112]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e90:	f001 fca4 	bl	80027dc <HAL_GPIO_WritePin>
 8000e94:	2200      	movs	r2, #0
 8000e96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e9a:	4819      	ldr	r0, [pc, #100]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e9c:	f001 fc9e 	bl	80027dc <HAL_GPIO_WritePin>
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ea6:	4816      	ldr	r0, [pc, #88]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ea8:	f001 fc98 	bl	80027dc <HAL_GPIO_WritePin>
 8000eac:	2200      	movs	r2, #0
 8000eae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eb2:	4813      	ldr	r0, [pc, #76]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000eb4:	f001 fc92 	bl	80027dc <HAL_GPIO_WritePin>
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ebe:	4810      	ldr	r0, [pc, #64]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ec0:	f001 fc8c 	bl	80027dc <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000eca:	480d      	ldr	r0, [pc, #52]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ecc:	f001 fc86 	bl	80027dc <HAL_GPIO_WritePin>
				break;
 8000ed0:	bf00      	nop
		if(dp == ON)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d106      	bne.n	8000ee6 <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ede:	4808      	ldr	r0, [pc, #32]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ee0:	f001 fc7c 	bl	80027dc <HAL_GPIO_WritePin>
}
 8000ee4:	e008      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d105      	bne.n	8000ef8 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8000eec:	2201      	movs	r2, #1
 8000eee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ef2:	4803      	ldr	r0, [pc, #12]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ef4:	f001 fc72 	bl	80027dc <HAL_GPIO_WritePin>
}
 8000ef8:	bf00      	nop
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	40021000 	.word	0x40021000

08000f04 <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	603b      	str	r3, [r7, #0]
 8000f0e:	4b23      	ldr	r3, [pc, #140]	; (8000f9c <CLCD_GPIO_Init+0x98>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f12:	4a22      	ldr	r2, [pc, #136]	; (8000f9c <CLCD_GPIO_Init+0x98>)
 8000f14:	f043 0310 	orr.w	r3, r3, #16
 8000f18:	6313      	str	r3, [r2, #48]	; 0x30
 8000f1a:	4b20      	ldr	r3, [pc, #128]	; (8000f9c <CLCD_GPIO_Init+0x98>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	f003 0310 	and.w	r3, r3, #16
 8000f22:	603b      	str	r3, [r7, #0]
 8000f24:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000f26:	2301      	movs	r3, #1
 8000f28:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f32:	2300      	movs	r3, #0
 8000f34:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000f36:	1d3b      	adds	r3, r7, #4
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4819      	ldr	r0, [pc, #100]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f3c:	f001 fa9a 	bl	8002474 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8000f40:	2302      	movs	r3, #2
 8000f42:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8000f44:	1d3b      	adds	r3, r7, #4
 8000f46:	4619      	mov	r1, r3
 8000f48:	4815      	ldr	r0, [pc, #84]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f4a:	f001 fa93 	bl	8002474 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8000f4e:	2304      	movs	r3, #4
 8000f50:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8000f52:	1d3b      	adds	r3, r7, #4
 8000f54:	4619      	mov	r1, r3
 8000f56:	4812      	ldr	r0, [pc, #72]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f58:	f001 fa8c 	bl	8002474 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8000f5c:	2310      	movs	r3, #16
 8000f5e:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8000f60:	1d3b      	adds	r3, r7, #4
 8000f62:	4619      	mov	r1, r3
 8000f64:	480e      	ldr	r0, [pc, #56]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f66:	f001 fa85 	bl	8002474 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000f6a:	2320      	movs	r3, #32
 8000f6c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000f6e:	1d3b      	adds	r3, r7, #4
 8000f70:	4619      	mov	r1, r3
 8000f72:	480b      	ldr	r0, [pc, #44]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f74:	f001 fa7e 	bl	8002474 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000f78:	2340      	movs	r3, #64	; 0x40
 8000f7a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000f7c:	1d3b      	adds	r3, r7, #4
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4807      	ldr	r0, [pc, #28]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f82:	f001 fa77 	bl	8002474 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8000f86:	2380      	movs	r3, #128	; 0x80
 8000f88:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000f8a:	1d3b      	adds	r3, r7, #4
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4804      	ldr	r0, [pc, #16]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f90:	f001 fa70 	bl	8002474 <HAL_GPIO_Init>
}
 8000f94:	bf00      	nop
 8000f96:	3718      	adds	r7, #24
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	40023800 	.word	0x40023800
 8000fa0:	40021000 	.word	0x40021000

08000fa4 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	da04      	bge.n	8000fc0 <CLCD_Write_Instruction+0x1c>
 8000fb6:	4b5f      	ldr	r3, [pc, #380]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fbe:	e003      	b.n	8000fc8 <CLCD_Write_Instruction+0x24>
 8000fc0:	4b5c      	ldr	r3, [pc, #368]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fc2:	695b      	ldr	r3, [r3, #20]
 8000fc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000fc8:	4a5a      	ldr	r2, [pc, #360]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fca:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d004      	beq.n	8000fe0 <CLCD_Write_Instruction+0x3c>
 8000fd6:	4b57      	ldr	r3, [pc, #348]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fd8:	695b      	ldr	r3, [r3, #20]
 8000fda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fde:	e003      	b.n	8000fe8 <CLCD_Write_Instruction+0x44>
 8000fe0:	4b54      	ldr	r3, [pc, #336]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fe2:	695b      	ldr	r3, [r3, #20]
 8000fe4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000fe8:	4a52      	ldr	r2, [pc, #328]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fea:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	f003 0320 	and.w	r3, r3, #32
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d004      	beq.n	8001000 <CLCD_Write_Instruction+0x5c>
 8000ff6:	4b4f      	ldr	r3, [pc, #316]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000ff8:	695b      	ldr	r3, [r3, #20]
 8000ffa:	f043 0320 	orr.w	r3, r3, #32
 8000ffe:	e003      	b.n	8001008 <CLCD_Write_Instruction+0x64>
 8001000:	4b4c      	ldr	r3, [pc, #304]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001002:	695b      	ldr	r3, [r3, #20]
 8001004:	f023 0320 	bic.w	r3, r3, #32
 8001008:	4a4a      	ldr	r2, [pc, #296]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800100a:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	f003 0310 	and.w	r3, r3, #16
 8001012:	2b00      	cmp	r3, #0
 8001014:	d004      	beq.n	8001020 <CLCD_Write_Instruction+0x7c>
 8001016:	4b47      	ldr	r3, [pc, #284]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	f043 0310 	orr.w	r3, r3, #16
 800101e:	e003      	b.n	8001028 <CLCD_Write_Instruction+0x84>
 8001020:	4b44      	ldr	r3, [pc, #272]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001022:	695b      	ldr	r3, [r3, #20]
 8001024:	f023 0310 	bic.w	r3, r3, #16
 8001028:	4a42      	ldr	r2, [pc, #264]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800102a:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 800102c:	4b41      	ldr	r3, [pc, #260]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800102e:	695b      	ldr	r3, [r3, #20]
 8001030:	4a40      	ldr	r2, [pc, #256]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001032:	f023 0301 	bic.w	r3, r3, #1
 8001036:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001038:	4b3e      	ldr	r3, [pc, #248]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800103a:	695b      	ldr	r3, [r3, #20]
 800103c:	4a3d      	ldr	r2, [pc, #244]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800103e:	f023 0302 	bic.w	r3, r3, #2
 8001042:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001044:	4b3b      	ldr	r3, [pc, #236]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001046:	695b      	ldr	r3, [r3, #20]
 8001048:	4a3a      	ldr	r2, [pc, #232]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800104a:	f023 0304 	bic.w	r3, r3, #4
 800104e:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001050:	4b38      	ldr	r3, [pc, #224]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001052:	695b      	ldr	r3, [r3, #20]
 8001054:	4a37      	ldr	r2, [pc, #220]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001056:	f043 0304 	orr.w	r3, r3, #4
 800105a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800105c:	4b35      	ldr	r3, [pc, #212]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800105e:	695b      	ldr	r3, [r3, #20]
 8001060:	4a34      	ldr	r2, [pc, #208]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001062:	f023 0304 	bic.w	r3, r3, #4
 8001066:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	f003 0308 	and.w	r3, r3, #8
 800106e:	2b00      	cmp	r3, #0
 8001070:	d004      	beq.n	800107c <CLCD_Write_Instruction+0xd8>
 8001072:	4b30      	ldr	r3, [pc, #192]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800107a:	e003      	b.n	8001084 <CLCD_Write_Instruction+0xe0>
 800107c:	4b2d      	ldr	r3, [pc, #180]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800107e:	695b      	ldr	r3, [r3, #20]
 8001080:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001084:	4a2b      	ldr	r2, [pc, #172]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001086:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	f003 0304 	and.w	r3, r3, #4
 800108e:	2b00      	cmp	r3, #0
 8001090:	d004      	beq.n	800109c <CLCD_Write_Instruction+0xf8>
 8001092:	4b28      	ldr	r3, [pc, #160]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001094:	695b      	ldr	r3, [r3, #20]
 8001096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800109a:	e003      	b.n	80010a4 <CLCD_Write_Instruction+0x100>
 800109c:	4b25      	ldr	r3, [pc, #148]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800109e:	695b      	ldr	r3, [r3, #20]
 80010a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80010a4:	4a23      	ldr	r2, [pc, #140]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010a6:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	f003 0302 	and.w	r3, r3, #2
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d004      	beq.n	80010bc <CLCD_Write_Instruction+0x118>
 80010b2:	4b20      	ldr	r3, [pc, #128]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010b4:	695b      	ldr	r3, [r3, #20]
 80010b6:	f043 0320 	orr.w	r3, r3, #32
 80010ba:	e003      	b.n	80010c4 <CLCD_Write_Instruction+0x120>
 80010bc:	4b1d      	ldr	r3, [pc, #116]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010be:	695b      	ldr	r3, [r3, #20]
 80010c0:	f023 0320 	bic.w	r3, r3, #32
 80010c4:	4a1b      	ldr	r2, [pc, #108]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010c6:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	f003 0301 	and.w	r3, r3, #1
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d004      	beq.n	80010dc <CLCD_Write_Instruction+0x138>
 80010d2:	4b18      	ldr	r3, [pc, #96]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010d4:	695b      	ldr	r3, [r3, #20]
 80010d6:	f043 0310 	orr.w	r3, r3, #16
 80010da:	e003      	b.n	80010e4 <CLCD_Write_Instruction+0x140>
 80010dc:	4b15      	ldr	r3, [pc, #84]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	f023 0310 	bic.w	r3, r3, #16
 80010e4:	4a13      	ldr	r2, [pc, #76]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010e6:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80010e8:	4b12      	ldr	r3, [pc, #72]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010ea:	695b      	ldr	r3, [r3, #20]
 80010ec:	4a11      	ldr	r2, [pc, #68]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010ee:	f023 0301 	bic.w	r3, r3, #1
 80010f2:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80010f4:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010f6:	695b      	ldr	r3, [r3, #20]
 80010f8:	4a0e      	ldr	r2, [pc, #56]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010fa:	f023 0302 	bic.w	r3, r3, #2
 80010fe:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001100:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001102:	695b      	ldr	r3, [r3, #20]
 8001104:	4a0b      	ldr	r2, [pc, #44]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001106:	f023 0304 	bic.w	r3, r3, #4
 800110a:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800110c:	4b09      	ldr	r3, [pc, #36]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	4a08      	ldr	r2, [pc, #32]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001112:	f043 0304 	orr.w	r3, r3, #4
 8001116:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001118:	4b06      	ldr	r3, [pc, #24]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800111a:	695b      	ldr	r3, [r3, #20]
 800111c:	4a05      	ldr	r2, [pc, #20]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800111e:	f023 0304 	bic.w	r3, r3, #4
 8001122:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8001124:	2001      	movs	r0, #1
 8001126:	f001 f86f 	bl	8002208 <HAL_Delay>
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40021000 	.word	0x40021000

08001138 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001146:	2b00      	cmp	r3, #0
 8001148:	da04      	bge.n	8001154 <CLCD_Write_Display+0x1c>
 800114a:	4b5f      	ldr	r3, [pc, #380]	; (80012c8 <CLCD_Write_Display+0x190>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001152:	e003      	b.n	800115c <CLCD_Write_Display+0x24>
 8001154:	4b5c      	ldr	r3, [pc, #368]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001156:	695b      	ldr	r3, [r3, #20]
 8001158:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800115c:	4a5a      	ldr	r2, [pc, #360]	; (80012c8 <CLCD_Write_Display+0x190>)
 800115e:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001166:	2b00      	cmp	r3, #0
 8001168:	d004      	beq.n	8001174 <CLCD_Write_Display+0x3c>
 800116a:	4b57      	ldr	r3, [pc, #348]	; (80012c8 <CLCD_Write_Display+0x190>)
 800116c:	695b      	ldr	r3, [r3, #20]
 800116e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001172:	e003      	b.n	800117c <CLCD_Write_Display+0x44>
 8001174:	4b54      	ldr	r3, [pc, #336]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001176:	695b      	ldr	r3, [r3, #20]
 8001178:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800117c:	4a52      	ldr	r2, [pc, #328]	; (80012c8 <CLCD_Write_Display+0x190>)
 800117e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	f003 0320 	and.w	r3, r3, #32
 8001186:	2b00      	cmp	r3, #0
 8001188:	d004      	beq.n	8001194 <CLCD_Write_Display+0x5c>
 800118a:	4b4f      	ldr	r3, [pc, #316]	; (80012c8 <CLCD_Write_Display+0x190>)
 800118c:	695b      	ldr	r3, [r3, #20]
 800118e:	f043 0320 	orr.w	r3, r3, #32
 8001192:	e003      	b.n	800119c <CLCD_Write_Display+0x64>
 8001194:	4b4c      	ldr	r3, [pc, #304]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001196:	695b      	ldr	r3, [r3, #20]
 8001198:	f023 0320 	bic.w	r3, r3, #32
 800119c:	4a4a      	ldr	r2, [pc, #296]	; (80012c8 <CLCD_Write_Display+0x190>)
 800119e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	f003 0310 	and.w	r3, r3, #16
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d004      	beq.n	80011b4 <CLCD_Write_Display+0x7c>
 80011aa:	4b47      	ldr	r3, [pc, #284]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011ac:	695b      	ldr	r3, [r3, #20]
 80011ae:	f043 0310 	orr.w	r3, r3, #16
 80011b2:	e003      	b.n	80011bc <CLCD_Write_Display+0x84>
 80011b4:	4b44      	ldr	r3, [pc, #272]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011b6:	695b      	ldr	r3, [r3, #20]
 80011b8:	f023 0310 	bic.w	r3, r3, #16
 80011bc:	4a42      	ldr	r2, [pc, #264]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011be:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 80011c0:	4b41      	ldr	r3, [pc, #260]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011c2:	695b      	ldr	r3, [r3, #20]
 80011c4:	4a40      	ldr	r2, [pc, #256]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011c6:	f043 0301 	orr.w	r3, r3, #1
 80011ca:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80011cc:	4b3e      	ldr	r3, [pc, #248]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011ce:	695b      	ldr	r3, [r3, #20]
 80011d0:	4a3d      	ldr	r2, [pc, #244]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011d2:	f023 0302 	bic.w	r3, r3, #2
 80011d6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011d8:	4b3b      	ldr	r3, [pc, #236]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011da:	695b      	ldr	r3, [r3, #20]
 80011dc:	4a3a      	ldr	r2, [pc, #232]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011de:	f023 0304 	bic.w	r3, r3, #4
 80011e2:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80011e4:	4b38      	ldr	r3, [pc, #224]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011e6:	695b      	ldr	r3, [r3, #20]
 80011e8:	4a37      	ldr	r2, [pc, #220]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011ea:	f043 0304 	orr.w	r3, r3, #4
 80011ee:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011f0:	4b35      	ldr	r3, [pc, #212]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011f2:	695b      	ldr	r3, [r3, #20]
 80011f4:	4a34      	ldr	r2, [pc, #208]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011f6:	f023 0304 	bic.w	r3, r3, #4
 80011fa:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 0308 	and.w	r3, r3, #8
 8001202:	2b00      	cmp	r3, #0
 8001204:	d004      	beq.n	8001210 <CLCD_Write_Display+0xd8>
 8001206:	4b30      	ldr	r3, [pc, #192]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800120e:	e003      	b.n	8001218 <CLCD_Write_Display+0xe0>
 8001210:	4b2d      	ldr	r3, [pc, #180]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001212:	695b      	ldr	r3, [r3, #20]
 8001214:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001218:	4a2b      	ldr	r2, [pc, #172]	; (80012c8 <CLCD_Write_Display+0x190>)
 800121a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	f003 0304 	and.w	r3, r3, #4
 8001222:	2b00      	cmp	r3, #0
 8001224:	d004      	beq.n	8001230 <CLCD_Write_Display+0xf8>
 8001226:	4b28      	ldr	r3, [pc, #160]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001228:	695b      	ldr	r3, [r3, #20]
 800122a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800122e:	e003      	b.n	8001238 <CLCD_Write_Display+0x100>
 8001230:	4b25      	ldr	r3, [pc, #148]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001232:	695b      	ldr	r3, [r3, #20]
 8001234:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001238:	4a23      	ldr	r2, [pc, #140]	; (80012c8 <CLCD_Write_Display+0x190>)
 800123a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	f003 0302 	and.w	r3, r3, #2
 8001242:	2b00      	cmp	r3, #0
 8001244:	d004      	beq.n	8001250 <CLCD_Write_Display+0x118>
 8001246:	4b20      	ldr	r3, [pc, #128]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	f043 0320 	orr.w	r3, r3, #32
 800124e:	e003      	b.n	8001258 <CLCD_Write_Display+0x120>
 8001250:	4b1d      	ldr	r3, [pc, #116]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001252:	695b      	ldr	r3, [r3, #20]
 8001254:	f023 0320 	bic.w	r3, r3, #32
 8001258:	4a1b      	ldr	r2, [pc, #108]	; (80012c8 <CLCD_Write_Display+0x190>)
 800125a:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	f003 0301 	and.w	r3, r3, #1
 8001262:	2b00      	cmp	r3, #0
 8001264:	d004      	beq.n	8001270 <CLCD_Write_Display+0x138>
 8001266:	4b18      	ldr	r3, [pc, #96]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001268:	695b      	ldr	r3, [r3, #20]
 800126a:	f043 0310 	orr.w	r3, r3, #16
 800126e:	e003      	b.n	8001278 <CLCD_Write_Display+0x140>
 8001270:	4b15      	ldr	r3, [pc, #84]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001272:	695b      	ldr	r3, [r3, #20]
 8001274:	f023 0310 	bic.w	r3, r3, #16
 8001278:	4a13      	ldr	r2, [pc, #76]	; (80012c8 <CLCD_Write_Display+0x190>)
 800127a:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 800127c:	4b12      	ldr	r3, [pc, #72]	; (80012c8 <CLCD_Write_Display+0x190>)
 800127e:	695b      	ldr	r3, [r3, #20]
 8001280:	4a11      	ldr	r2, [pc, #68]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001282:	f043 0301 	orr.w	r3, r3, #1
 8001286:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001288:	4b0f      	ldr	r3, [pc, #60]	; (80012c8 <CLCD_Write_Display+0x190>)
 800128a:	695b      	ldr	r3, [r3, #20]
 800128c:	4a0e      	ldr	r2, [pc, #56]	; (80012c8 <CLCD_Write_Display+0x190>)
 800128e:	f023 0302 	bic.w	r3, r3, #2
 8001292:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001294:	4b0c      	ldr	r3, [pc, #48]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001296:	695b      	ldr	r3, [r3, #20]
 8001298:	4a0b      	ldr	r2, [pc, #44]	; (80012c8 <CLCD_Write_Display+0x190>)
 800129a:	f023 0304 	bic.w	r3, r3, #4
 800129e:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80012a0:	4b09      	ldr	r3, [pc, #36]	; (80012c8 <CLCD_Write_Display+0x190>)
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	4a08      	ldr	r2, [pc, #32]	; (80012c8 <CLCD_Write_Display+0x190>)
 80012a6:	f043 0304 	orr.w	r3, r3, #4
 80012aa:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80012ac:	4b06      	ldr	r3, [pc, #24]	; (80012c8 <CLCD_Write_Display+0x190>)
 80012ae:	695b      	ldr	r3, [r3, #20]
 80012b0:	4a05      	ldr	r2, [pc, #20]	; (80012c8 <CLCD_Write_Display+0x190>)
 80012b2:	f023 0304 	bic.w	r3, r3, #4
 80012b6:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 80012b8:	2001      	movs	r0, #1
 80012ba:	f000 ffa5 	bl	8002208 <HAL_Delay>
}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40021000 	.word	0x40021000

080012cc <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	460a      	mov	r2, r1
 80012d6:	71fb      	strb	r3, [r7, #7]
 80012d8:	4613      	mov	r3, r2
 80012da:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 80012dc:	79bb      	ldrb	r3, [r7, #6]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d002      	beq.n	80012e8 <CLCD_Gotoxy+0x1c>
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d007      	beq.n	80012f6 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 80012e6:	e00d      	b.n	8001304 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	3b80      	subs	r3, #128	; 0x80
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff fe58 	bl	8000fa4 <CLCD_Write_Instruction>
 80012f4:	e006      	b.n	8001304 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	3b40      	subs	r3, #64	; 0x40
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fe51 	bl	8000fa4 <CLCD_Write_Instruction>
 8001302:	bf00      	nop
}
 8001304:	bf00      	nop
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	603a      	str	r2, [r7, #0]
 8001316:	71fb      	strb	r3, [r7, #7]
 8001318:	460b      	mov	r3, r1
 800131a:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 800131c:	2300      	movs	r3, #0
 800131e:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 8001320:	79ba      	ldrb	r2, [r7, #6]
 8001322:	79fb      	ldrb	r3, [r7, #7]
 8001324:	4611      	mov	r1, r2
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff ffd0 	bl	80012cc <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 800132c:	683a      	ldr	r2, [r7, #0]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4413      	add	r3, r2
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff feff 	bl	8001138 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	3301      	adds	r3, #1
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	683a      	ldr	r2, [r7, #0]
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	4413      	add	r3, r2
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d1ef      	bne.n	800132c <CLCD_Puts+0x20>
}
 800134c:	bf00      	nop
 800134e:	bf00      	nop
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <CLCD_Init>:

void CLCD_Init(void)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 800135a:	2064      	movs	r0, #100	; 0x64
 800135c:	f000 ff54 	bl	8002208 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001360:	2028      	movs	r0, #40	; 0x28
 8001362:	f7ff fe1f 	bl	8000fa4 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001366:	200a      	movs	r0, #10
 8001368:	f000 ff4e 	bl	8002208 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800136c:	2028      	movs	r0, #40	; 0x28
 800136e:	f7ff fe19 	bl	8000fa4 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001372:	200a      	movs	r0, #10
 8001374:	f000 ff48 	bl	8002208 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001378:	200c      	movs	r0, #12
 800137a:	f7ff fe13 	bl	8000fa4 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 800137e:	2006      	movs	r0, #6
 8001380:	f7ff fe10 	bl	8000fa4 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8001384:	2002      	movs	r0, #2
 8001386:	f7ff fe0d 	bl	8000fa4 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800138a:	2001      	movs	r0, #1
 800138c:	f7ff fe0a 	bl	8000fa4 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001390:	2001      	movs	r0, #1
 8001392:	f7ff fe07 	bl	8000fa4 <CLCD_Write_Instruction>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}

0800139a <CLCD_Clear>:

void CLCD_Clear(void)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 800139e:	2001      	movs	r0, #1
 80013a0:	f7ff fe00 	bl	8000fa4 <CLCD_Write_Instruction>
	HAL_Delay(10);
 80013a4:	200a      	movs	r0, #10
 80013a6:	f000 ff2f 	bl	8002208 <HAL_Delay>
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <button1_start>:
#include "easyMacros.h"

extern Button button1;
extern CLCD clcd;

void button1_start() {
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
	button1.milisecond = 0;
 80013b4:	4b05      	ldr	r3, [pc, #20]	; (80013cc <button1_start+0x1c>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
	button1.state = PRESS;
 80013ba:	4b04      	ldr	r3, [pc, #16]	; (80013cc <button1_start+0x1c>)
 80013bc:	2201      	movs	r2, #1
 80013be:	711a      	strb	r2, [r3, #4]
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	20000164 	.word	0x20000164

080013d0 <button1_show_press_time>:

void button1_show_press_time() {
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af02      	add	r7, sp, #8
	sprintf(clcd.str1, "%4d  %4d  %4d",
 80013d6:	4b09      	ldr	r3, [pc, #36]	; (80013fc <button1_show_press_time+0x2c>)
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80013de:	9300      	str	r3, [sp, #0]
 80013e0:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 80013e4:	4906      	ldr	r1, [pc, #24]	; (8001400 <button1_show_press_time+0x30>)
 80013e6:	4807      	ldr	r0, [pc, #28]	; (8001404 <button1_show_press_time+0x34>)
 80013e8:	f002 f9e0 	bl	80037ac <siprintf>
			button1.milisecond,
			SHORT_MID_BOUNDARY_TIME,
			MID_LONG_BOUNDARY_TIME);

	CLCD_Puts(0, 0, clcd.str1);
 80013ec:	4a05      	ldr	r2, [pc, #20]	; (8001404 <button1_show_press_time+0x34>)
 80013ee:	2100      	movs	r1, #0
 80013f0:	2000      	movs	r0, #0
 80013f2:	f7ff ff8b 	bl	800130c <CLCD_Puts>
}
 80013f6:	bf00      	nop
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20000164 	.word	0x20000164
 8001400:	080040a0 	.word	0x080040a0
 8001404:	200000a8 	.word	0x200000a8

08001408 <button1_measure_release>:

void button1_measure_release() {
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
	if(button1.milisecond <= SHORT_MID_BOUNDARY_TIME)       button1.state = SHORT_RELEASE;
 800140c:	4b0d      	ldr	r3, [pc, #52]	; (8001444 <button1_measure_release+0x3c>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001414:	dc03      	bgt.n	800141e <button1_measure_release+0x16>
 8001416:	4b0b      	ldr	r3, [pc, #44]	; (8001444 <button1_measure_release+0x3c>)
 8001418:	2203      	movs	r2, #3
 800141a:	711a      	strb	r2, [r3, #4]
	else if(button1.milisecond <= MID_LONG_BOUNDARY_TIME)   button1.state = MID_RELEASE;
	else                                                    button1.state = LONG_RELEASE;
}
 800141c:	e00c      	b.n	8001438 <button1_measure_release+0x30>
	else if(button1.milisecond <= MID_LONG_BOUNDARY_TIME)   button1.state = MID_RELEASE;
 800141e:	4b09      	ldr	r3, [pc, #36]	; (8001444 <button1_measure_release+0x3c>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001426:	4293      	cmp	r3, r2
 8001428:	dc03      	bgt.n	8001432 <button1_measure_release+0x2a>
 800142a:	4b06      	ldr	r3, [pc, #24]	; (8001444 <button1_measure_release+0x3c>)
 800142c:	2204      	movs	r2, #4
 800142e:	711a      	strb	r2, [r3, #4]
}
 8001430:	e002      	b.n	8001438 <button1_measure_release+0x30>
	else                                                    button1.state = LONG_RELEASE;
 8001432:	4b04      	ldr	r3, [pc, #16]	; (8001444 <button1_measure_release+0x3c>)
 8001434:	2205      	movs	r2, #5
 8001436:	711a      	strb	r2, [r3, #4]
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	20000164 	.word	0x20000164

08001448 <button1_short_release>:

void button1_short_release() {
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
	button1_show_press_time();
 800144c:	f7ff ffc0 	bl	80013d0 <button1_show_press_time>
	sprintf(clcd.str2, "SHORT RELEASE   ");
 8001450:	490f      	ldr	r1, [pc, #60]	; (8001490 <button1_short_release+0x48>)
 8001452:	4810      	ldr	r0, [pc, #64]	; (8001494 <button1_short_release+0x4c>)
 8001454:	f002 f9aa 	bl	80037ac <siprintf>
	CLCD_Puts(0, 1, clcd.str2);
 8001458:	4a0e      	ldr	r2, [pc, #56]	; (8001494 <button1_short_release+0x4c>)
 800145a:	2101      	movs	r1, #1
 800145c:	2000      	movs	r0, #0
 800145e:	f7ff ff55 	bl	800130c <CLCD_Puts>

	R_RED_LED_TOGGLE();
 8001462:	2140      	movs	r1, #64	; 0x40
 8001464:	480c      	ldr	r0, [pc, #48]	; (8001498 <button1_short_release+0x50>)
 8001466:	f001 f9a1 	bl	80027ac <HAL_GPIO_ReadPin>
 800146a:	4603      	mov	r3, r0
 800146c:	2b01      	cmp	r3, #1
 800146e:	d105      	bne.n	800147c <button1_short_release+0x34>
 8001470:	2200      	movs	r2, #0
 8001472:	2140      	movs	r1, #64	; 0x40
 8001474:	4808      	ldr	r0, [pc, #32]	; (8001498 <button1_short_release+0x50>)
 8001476:	f001 f9b1 	bl	80027dc <HAL_GPIO_WritePin>
 800147a:	e004      	b.n	8001486 <button1_short_release+0x3e>
 800147c:	2201      	movs	r2, #1
 800147e:	2140      	movs	r1, #64	; 0x40
 8001480:	4805      	ldr	r0, [pc, #20]	; (8001498 <button1_short_release+0x50>)
 8001482:	f001 f9ab 	bl	80027dc <HAL_GPIO_WritePin>

	button1.state = NONE;
 8001486:	4b05      	ldr	r3, [pc, #20]	; (800149c <button1_short_release+0x54>)
 8001488:	2200      	movs	r2, #0
 800148a:	711a      	strb	r2, [r3, #4]
}
 800148c:	bf00      	nop
 800148e:	bd80      	pop	{r7, pc}
 8001490:	080040b0 	.word	0x080040b0
 8001494:	200000b8 	.word	0x200000b8
 8001498:	40020800 	.word	0x40020800
 800149c:	20000164 	.word	0x20000164

080014a0 <button1_mid_release>:

void button1_mid_release() {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
	button1_show_press_time();
 80014a4:	f7ff ff94 	bl	80013d0 <button1_show_press_time>
	sprintf(clcd.str2, "MID RELEASE     ");
 80014a8:	490f      	ldr	r1, [pc, #60]	; (80014e8 <button1_mid_release+0x48>)
 80014aa:	4810      	ldr	r0, [pc, #64]	; (80014ec <button1_mid_release+0x4c>)
 80014ac:	f002 f97e 	bl	80037ac <siprintf>
	CLCD_Puts(0, 1, clcd.str2);
 80014b0:	4a0e      	ldr	r2, [pc, #56]	; (80014ec <button1_mid_release+0x4c>)
 80014b2:	2101      	movs	r1, #1
 80014b4:	2000      	movs	r0, #0
 80014b6:	f7ff ff29 	bl	800130c <CLCD_Puts>

	R_GREEN_LED_TOGGLE();
 80014ba:	2120      	movs	r1, #32
 80014bc:	480c      	ldr	r0, [pc, #48]	; (80014f0 <button1_mid_release+0x50>)
 80014be:	f001 f975 	bl	80027ac <HAL_GPIO_ReadPin>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d105      	bne.n	80014d4 <button1_mid_release+0x34>
 80014c8:	2200      	movs	r2, #0
 80014ca:	2120      	movs	r1, #32
 80014cc:	4808      	ldr	r0, [pc, #32]	; (80014f0 <button1_mid_release+0x50>)
 80014ce:	f001 f985 	bl	80027dc <HAL_GPIO_WritePin>
 80014d2:	e004      	b.n	80014de <button1_mid_release+0x3e>
 80014d4:	2201      	movs	r2, #1
 80014d6:	2120      	movs	r1, #32
 80014d8:	4805      	ldr	r0, [pc, #20]	; (80014f0 <button1_mid_release+0x50>)
 80014da:	f001 f97f 	bl	80027dc <HAL_GPIO_WritePin>

	button1.state = NONE;
 80014de:	4b05      	ldr	r3, [pc, #20]	; (80014f4 <button1_mid_release+0x54>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	711a      	strb	r2, [r3, #4]
}
 80014e4:	bf00      	nop
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	080040c4 	.word	0x080040c4
 80014ec:	200000b8 	.word	0x200000b8
 80014f0:	40020400 	.word	0x40020400
 80014f4:	20000164 	.word	0x20000164

080014f8 <button1_long_release>:

void button1_long_release() {
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
	button1_show_press_time();
 80014fc:	f7ff ff68 	bl	80013d0 <button1_show_press_time>
	sprintf(clcd.str2, "LONG RELEASE    ");
 8001500:	490f      	ldr	r1, [pc, #60]	; (8001540 <button1_long_release+0x48>)
 8001502:	4810      	ldr	r0, [pc, #64]	; (8001544 <button1_long_release+0x4c>)
 8001504:	f002 f952 	bl	80037ac <siprintf>
	CLCD_Puts(0, 1, clcd.str2);
 8001508:	4a0e      	ldr	r2, [pc, #56]	; (8001544 <button1_long_release+0x4c>)
 800150a:	2101      	movs	r1, #1
 800150c:	2000      	movs	r0, #0
 800150e:	f7ff fefd 	bl	800130c <CLCD_Puts>

	R_BLUE_LED_TOGGLE();
 8001512:	2101      	movs	r1, #1
 8001514:	480c      	ldr	r0, [pc, #48]	; (8001548 <button1_long_release+0x50>)
 8001516:	f001 f949 	bl	80027ac <HAL_GPIO_ReadPin>
 800151a:	4603      	mov	r3, r0
 800151c:	2b01      	cmp	r3, #1
 800151e:	d105      	bne.n	800152c <button1_long_release+0x34>
 8001520:	2200      	movs	r2, #0
 8001522:	2101      	movs	r1, #1
 8001524:	4808      	ldr	r0, [pc, #32]	; (8001548 <button1_long_release+0x50>)
 8001526:	f001 f959 	bl	80027dc <HAL_GPIO_WritePin>
 800152a:	e004      	b.n	8001536 <button1_long_release+0x3e>
 800152c:	2201      	movs	r2, #1
 800152e:	2101      	movs	r1, #1
 8001530:	4805      	ldr	r0, [pc, #20]	; (8001548 <button1_long_release+0x50>)
 8001532:	f001 f953 	bl	80027dc <HAL_GPIO_WritePin>

	button1.state = NONE;
 8001536:	4b05      	ldr	r3, [pc, #20]	; (800154c <button1_long_release+0x54>)
 8001538:	2200      	movs	r2, #0
 800153a:	711a      	strb	r2, [r3, #4]
}
 800153c:	bf00      	nop
 800153e:	bd80      	pop	{r7, pc}
 8001540:	080040d8 	.word	0x080040d8
 8001544:	200000b8 	.word	0x200000b8
 8001548:	40020400 	.word	0x40020400
 800154c:	20000164 	.word	0x20000164

08001550 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b08a      	sub	sp, #40	; 0x28
 8001554:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001556:	f107 0314 	add.w	r3, r7, #20
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	60da      	str	r2, [r3, #12]
 8001564:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	613b      	str	r3, [r7, #16]
 800156a:	4b6b      	ldr	r3, [pc, #428]	; (8001718 <MX_GPIO_Init+0x1c8>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	4a6a      	ldr	r2, [pc, #424]	; (8001718 <MX_GPIO_Init+0x1c8>)
 8001570:	f043 0310 	orr.w	r3, r3, #16
 8001574:	6313      	str	r3, [r2, #48]	; 0x30
 8001576:	4b68      	ldr	r3, [pc, #416]	; (8001718 <MX_GPIO_Init+0x1c8>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	f003 0310 	and.w	r3, r3, #16
 800157e:	613b      	str	r3, [r7, #16]
 8001580:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	60fb      	str	r3, [r7, #12]
 8001586:	4b64      	ldr	r3, [pc, #400]	; (8001718 <MX_GPIO_Init+0x1c8>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158a:	4a63      	ldr	r2, [pc, #396]	; (8001718 <MX_GPIO_Init+0x1c8>)
 800158c:	f043 0304 	orr.w	r3, r3, #4
 8001590:	6313      	str	r3, [r2, #48]	; 0x30
 8001592:	4b61      	ldr	r3, [pc, #388]	; (8001718 <MX_GPIO_Init+0x1c8>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	f003 0304 	and.w	r3, r3, #4
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	60bb      	str	r3, [r7, #8]
 80015a2:	4b5d      	ldr	r3, [pc, #372]	; (8001718 <MX_GPIO_Init+0x1c8>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a6:	4a5c      	ldr	r2, [pc, #368]	; (8001718 <MX_GPIO_Init+0x1c8>)
 80015a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015ac:	6313      	str	r3, [r2, #48]	; 0x30
 80015ae:	4b5a      	ldr	r3, [pc, #360]	; (8001718 <MX_GPIO_Init+0x1c8>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	607b      	str	r3, [r7, #4]
 80015be:	4b56      	ldr	r3, [pc, #344]	; (8001718 <MX_GPIO_Init+0x1c8>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c2:	4a55      	ldr	r2, [pc, #340]	; (8001718 <MX_GPIO_Init+0x1c8>)
 80015c4:	f043 0302 	orr.w	r3, r3, #2
 80015c8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ca:	4b53      	ldr	r3, [pc, #332]	; (8001718 <MX_GPIO_Init+0x1c8>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	607b      	str	r3, [r7, #4]
 80015d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	603b      	str	r3, [r7, #0]
 80015da:	4b4f      	ldr	r3, [pc, #316]	; (8001718 <MX_GPIO_Init+0x1c8>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	4a4e      	ldr	r2, [pc, #312]	; (8001718 <MX_GPIO_Init+0x1c8>)
 80015e0:	f043 0308 	orr.w	r3, r3, #8
 80015e4:	6313      	str	r3, [r2, #48]	; 0x30
 80015e6:	4b4c      	ldr	r3, [pc, #304]	; (8001718 <MX_GPIO_Init+0x1c8>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	f003 0308 	and.w	r3, r3, #8
 80015ee:	603b      	str	r3, [r7, #0]
 80015f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80015f2:	2200      	movs	r2, #0
 80015f4:	21f7      	movs	r1, #247	; 0xf7
 80015f6:	4849      	ldr	r0, [pc, #292]	; (800171c <MX_GPIO_Init+0x1cc>)
 80015f8:	f001 f8f0 	bl	80027dc <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 80015fc:	2200      	movs	r2, #0
 80015fe:	2121      	movs	r1, #33	; 0x21
 8001600:	4847      	ldr	r0, [pc, #284]	; (8001720 <MX_GPIO_Init+0x1d0>)
 8001602:	f001 f8eb 	bl	80027dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8001606:	2200      	movs	r2, #0
 8001608:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 800160c:	4845      	ldr	r0, [pc, #276]	; (8001724 <MX_GPIO_Init+0x1d4>)
 800160e:	f001 f8e5 	bl	80027dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8001612:	2200      	movs	r2, #0
 8001614:	2140      	movs	r1, #64	; 0x40
 8001616:	4844      	ldr	r0, [pc, #272]	; (8001728 <MX_GPIO_Init+0x1d8>)
 8001618:	f001 f8e0 	bl	80027dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800161c:	23f7      	movs	r3, #247	; 0xf7
 800161e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001620:	2301      	movs	r3, #1
 8001622:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001624:	2300      	movs	r3, #0
 8001626:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001628:	2300      	movs	r3, #0
 800162a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800162c:	f107 0314 	add.w	r3, r7, #20
 8001630:	4619      	mov	r1, r3
 8001632:	483a      	ldr	r0, [pc, #232]	; (800171c <MX_GPIO_Init+0x1cc>)
 8001634:	f000 ff1e 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001638:	2308      	movs	r3, #8
 800163a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800163c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001646:	f107 0314 	add.w	r3, r7, #20
 800164a:	4619      	mov	r1, r3
 800164c:	4833      	ldr	r0, [pc, #204]	; (800171c <MX_GPIO_Init+0x1cc>)
 800164e:	f000 ff11 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001652:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001656:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001658:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800165c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165e:	2300      	movs	r3, #0
 8001660:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001662:	f107 0314 	add.w	r3, r7, #20
 8001666:	4619      	mov	r1, r3
 8001668:	482f      	ldr	r0, [pc, #188]	; (8001728 <MX_GPIO_Init+0x1d8>)
 800166a:	f000 ff03 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 800166e:	2321      	movs	r3, #33	; 0x21
 8001670:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001672:	2301      	movs	r3, #1
 8001674:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001676:	2300      	movs	r3, #0
 8001678:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167a:	2300      	movs	r3, #0
 800167c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800167e:	f107 0314 	add.w	r3, r7, #20
 8001682:	4619      	mov	r1, r3
 8001684:	4826      	ldr	r0, [pc, #152]	; (8001720 <MX_GPIO_Init+0x1d0>)
 8001686:	f000 fef5 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 800168a:	f44f 6382 	mov.w	r3, #1040	; 0x410
 800168e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001690:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001694:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001696:	2300      	movs	r3, #0
 8001698:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800169a:	f107 0314 	add.w	r3, r7, #20
 800169e:	4619      	mov	r1, r3
 80016a0:	4820      	ldr	r0, [pc, #128]	; (8001724 <MX_GPIO_Init+0x1d4>)
 80016a2:	f000 fee7 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80016a6:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80016aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ac:	2301      	movs	r3, #1
 80016ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b0:	2300      	movs	r3, #0
 80016b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b4:	2300      	movs	r3, #0
 80016b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016b8:	f107 0314 	add.w	r3, r7, #20
 80016bc:	4619      	mov	r1, r3
 80016be:	4819      	ldr	r0, [pc, #100]	; (8001724 <MX_GPIO_Init+0x1d4>)
 80016c0:	f000 fed8 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80016c4:	2340      	movs	r3, #64	; 0x40
 80016c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c8:	2301      	movs	r3, #1
 80016ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016cc:	2300      	movs	r3, #0
 80016ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d0:	2300      	movs	r3, #0
 80016d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d4:	f107 0314 	add.w	r3, r7, #20
 80016d8:	4619      	mov	r1, r3
 80016da:	4813      	ldr	r0, [pc, #76]	; (8001728 <MX_GPIO_Init+0x1d8>)
 80016dc:	f000 feca 	bl	8002474 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80016e0:	2200      	movs	r2, #0
 80016e2:	2100      	movs	r1, #0
 80016e4:	2009      	movs	r0, #9
 80016e6:	f000 fe8e 	bl	8002406 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80016ea:	2009      	movs	r0, #9
 80016ec:	f000 fea7 	bl	800243e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80016f0:	2200      	movs	r2, #0
 80016f2:	2100      	movs	r1, #0
 80016f4:	200a      	movs	r0, #10
 80016f6:	f000 fe86 	bl	8002406 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80016fa:	200a      	movs	r0, #10
 80016fc:	f000 fe9f 	bl	800243e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001700:	2200      	movs	r2, #0
 8001702:	2100      	movs	r1, #0
 8001704:	2028      	movs	r0, #40	; 0x28
 8001706:	f000 fe7e 	bl	8002406 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800170a:	2028      	movs	r0, #40	; 0x28
 800170c:	f000 fe97 	bl	800243e <HAL_NVIC_EnableIRQ>

}
 8001710:	bf00      	nop
 8001712:	3728      	adds	r7, #40	; 0x28
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40023800 	.word	0x40023800
 800171c:	40021000 	.word	0x40021000
 8001720:	40020400 	.word	0x40020400
 8001724:	40020c00 	.word	0x40020c00
 8001728:	40020800 	.word	0x40020800

0800172c <lap_measure>:
extern Stopwatch stopwatch;
extern CLCD clcd;

/* lap   */
void lap_measure()
{
 800172c:	b5b0      	push	{r4, r5, r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af04      	add	r7, sp, #16
	// lap 9    .
	if(lap.count == 9) sprintf(clcd.str2, "LAP FULL(9/9)   ");
 8001732:	4b35      	ldr	r3, [pc, #212]	; (8001808 <lap_measure+0xdc>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	2b09      	cmp	r3, #9
 8001738:	d104      	bne.n	8001744 <lap_measure+0x18>
 800173a:	4934      	ldr	r1, [pc, #208]	; (800180c <lap_measure+0xe0>)
 800173c:	4834      	ldr	r0, [pc, #208]	; (8001810 <lap_measure+0xe4>)
 800173e:	f002 f835 	bl	80037ac <siprintf>
 8001742:	e052      	b.n	80017ea <lap_measure+0xbe>

	// lap 9  lap .
	else
	{
		// lap   stopwatch  .
		lap.record[lap.count].hour = stopwatch.time.hour;
 8001744:	4b30      	ldr	r3, [pc, #192]	; (8001808 <lap_measure+0xdc>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a32      	ldr	r2, [pc, #200]	; (8001814 <lap_measure+0xe8>)
 800174a:	6852      	ldr	r2, [r2, #4]
 800174c:	492e      	ldr	r1, [pc, #184]	; (8001808 <lap_measure+0xdc>)
 800174e:	011b      	lsls	r3, r3, #4
 8001750:	440b      	add	r3, r1
 8001752:	3308      	adds	r3, #8
 8001754:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].minute = stopwatch.time.minute;
 8001756:	4b2c      	ldr	r3, [pc, #176]	; (8001808 <lap_measure+0xdc>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a2e      	ldr	r2, [pc, #184]	; (8001814 <lap_measure+0xe8>)
 800175c:	6892      	ldr	r2, [r2, #8]
 800175e:	492a      	ldr	r1, [pc, #168]	; (8001808 <lap_measure+0xdc>)
 8001760:	011b      	lsls	r3, r3, #4
 8001762:	440b      	add	r3, r1
 8001764:	330c      	adds	r3, #12
 8001766:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].second = stopwatch.time.second;
 8001768:	4b27      	ldr	r3, [pc, #156]	; (8001808 <lap_measure+0xdc>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a29      	ldr	r2, [pc, #164]	; (8001814 <lap_measure+0xe8>)
 800176e:	68d2      	ldr	r2, [r2, #12]
 8001770:	4925      	ldr	r1, [pc, #148]	; (8001808 <lap_measure+0xdc>)
 8001772:	3301      	adds	r3, #1
 8001774:	011b      	lsls	r3, r3, #4
 8001776:	440b      	add	r3, r1
 8001778:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].milisecond = stopwatch.time.milisecond;
 800177a:	4b23      	ldr	r3, [pc, #140]	; (8001808 <lap_measure+0xdc>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4a25      	ldr	r2, [pc, #148]	; (8001814 <lap_measure+0xe8>)
 8001780:	6912      	ldr	r2, [r2, #16]
 8001782:	4921      	ldr	r1, [pc, #132]	; (8001808 <lap_measure+0xdc>)
 8001784:	3301      	adds	r3, #1
 8001786:	011b      	lsls	r3, r3, #4
 8001788:	440b      	add	r3, r1
 800178a:	3304      	adds	r3, #4
 800178c:	601a      	str	r2, [r3, #0]

		// lap  string .
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
				lap.count + 1,
 800178e:	4b1e      	ldr	r3, [pc, #120]	; (8001808 <lap_measure+0xdc>)
 8001790:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 8001792:	1c58      	adds	r0, r3, #1
				lap.record[lap.count].hour,
 8001794:	4b1c      	ldr	r3, [pc, #112]	; (8001808 <lap_measure+0xdc>)
 8001796:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 8001798:	4a1b      	ldr	r2, [pc, #108]	; (8001808 <lap_measure+0xdc>)
 800179a:	011b      	lsls	r3, r3, #4
 800179c:	4413      	add	r3, r2
 800179e:	3308      	adds	r3, #8
 80017a0:	681c      	ldr	r4, [r3, #0]
				lap.record[lap.count].minute,
 80017a2:	4b19      	ldr	r3, [pc, #100]	; (8001808 <lap_measure+0xdc>)
 80017a4:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80017a6:	4a18      	ldr	r2, [pc, #96]	; (8001808 <lap_measure+0xdc>)
 80017a8:	011b      	lsls	r3, r3, #4
 80017aa:	4413      	add	r3, r2
 80017ac:	330c      	adds	r3, #12
 80017ae:	681b      	ldr	r3, [r3, #0]
				lap.record[lap.count].second,
 80017b0:	4a15      	ldr	r2, [pc, #84]	; (8001808 <lap_measure+0xdc>)
 80017b2:	6812      	ldr	r2, [r2, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80017b4:	4914      	ldr	r1, [pc, #80]	; (8001808 <lap_measure+0xdc>)
 80017b6:	3201      	adds	r2, #1
 80017b8:	0112      	lsls	r2, r2, #4
 80017ba:	440a      	add	r2, r1
 80017bc:	6812      	ldr	r2, [r2, #0]
				lap.record[lap.count].milisecond);
 80017be:	4912      	ldr	r1, [pc, #72]	; (8001808 <lap_measure+0xdc>)
 80017c0:	6809      	ldr	r1, [r1, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80017c2:	4d11      	ldr	r5, [pc, #68]	; (8001808 <lap_measure+0xdc>)
 80017c4:	3101      	adds	r1, #1
 80017c6:	0109      	lsls	r1, r1, #4
 80017c8:	4429      	add	r1, r5
 80017ca:	3104      	adds	r1, #4
 80017cc:	6809      	ldr	r1, [r1, #0]
 80017ce:	9102      	str	r1, [sp, #8]
 80017d0:	9201      	str	r2, [sp, #4]
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	4623      	mov	r3, r4
 80017d6:	4602      	mov	r2, r0
 80017d8:	490f      	ldr	r1, [pc, #60]	; (8001818 <lap_measure+0xec>)
 80017da:	480d      	ldr	r0, [pc, #52]	; (8001810 <lap_measure+0xe4>)
 80017dc:	f001 ffe6 	bl	80037ac <siprintf>

		// lap  1 .
		lap.count++;
 80017e0:	4b09      	ldr	r3, [pc, #36]	; (8001808 <lap_measure+0xdc>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	3301      	adds	r3, #1
 80017e6:	4a08      	ldr	r2, [pc, #32]	; (8001808 <lap_measure+0xdc>)
 80017e8:	6013      	str	r3, [r2, #0]
	}

	// CLCD lap  .
	CLCD_Puts(0, 1, clcd.str2);
 80017ea:	4a09      	ldr	r2, [pc, #36]	; (8001810 <lap_measure+0xe4>)
 80017ec:	2101      	movs	r1, #1
 80017ee:	2000      	movs	r0, #0
 80017f0:	f7ff fd8c 	bl	800130c <CLCD_Puts>

	//   lap   ,     .
	lap.show_num = 0;
 80017f4:	4b04      	ldr	r3, [pc, #16]	; (8001808 <lap_measure+0xdc>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	605a      	str	r2, [r3, #4]

	//    lap     .
	lap.state = READY;
 80017fa:	4b03      	ldr	r3, [pc, #12]	; (8001808 <lap_measure+0xdc>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 8001802:	bf00      	nop
 8001804:	46bd      	mov	sp, r7
 8001806:	bdb0      	pop	{r4, r5, r7, pc}
 8001808:	200000c8 	.word	0x200000c8
 800180c:	080040ec 	.word	0x080040ec
 8001810:	200000b8 	.word	0x200000b8
 8001814:	20000004 	.word	0x20000004
 8001818:	08004100 	.word	0x08004100

0800181c <lap_display_record>:


/*  lap   */
void lap_display_record()
{
 800181c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800181e:	b085      	sub	sp, #20
 8001820:	af04      	add	r7, sp, #16
	//  lap ,  .
	if(lap.count == 0) sprintf(clcd.str2, "NO LAP          ");
 8001822:	4b28      	ldr	r3, [pc, #160]	; (80018c4 <lap_display_record+0xa8>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d104      	bne.n	8001834 <lap_display_record+0x18>
 800182a:	4927      	ldr	r1, [pc, #156]	; (80018c8 <lap_display_record+0xac>)
 800182c:	4827      	ldr	r0, [pc, #156]	; (80018cc <lap_display_record+0xb0>)
 800182e:	f001 ffbd 	bl	80037ac <siprintf>
 8001832:	e039      	b.n	80018a8 <lap_display_record+0x8c>

	//  lap ,   lap  .
	else
	{
		//  lap  ,   lap .
		if(lap.show_num == lap.count) lap.show_num = 0;
 8001834:	4b23      	ldr	r3, [pc, #140]	; (80018c4 <lap_display_record+0xa8>)
 8001836:	685a      	ldr	r2, [r3, #4]
 8001838:	4b22      	ldr	r3, [pc, #136]	; (80018c4 <lap_display_record+0xa8>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	429a      	cmp	r2, r3
 800183e:	d102      	bne.n	8001846 <lap_display_record+0x2a>
 8001840:	4b20      	ldr	r3, [pc, #128]	; (80018c4 <lap_display_record+0xa8>)
 8001842:	2200      	movs	r2, #0
 8001844:	605a      	str	r2, [r3, #4]

		//  lap  string  .
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
				lap.show_num + 1,
 8001846:	4b1f      	ldr	r3, [pc, #124]	; (80018c4 <lap_display_record+0xa8>)
 8001848:	685b      	ldr	r3, [r3, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 800184a:	1c5c      	adds	r4, r3, #1
 800184c:	4b1d      	ldr	r3, [pc, #116]	; (80018c4 <lap_display_record+0xa8>)
 800184e:	681d      	ldr	r5, [r3, #0]
				lap.count,
				lap.record[lap.show_num].hour,
 8001850:	4b1c      	ldr	r3, [pc, #112]	; (80018c4 <lap_display_record+0xa8>)
 8001852:	685b      	ldr	r3, [r3, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8001854:	4a1b      	ldr	r2, [pc, #108]	; (80018c4 <lap_display_record+0xa8>)
 8001856:	011b      	lsls	r3, r3, #4
 8001858:	4413      	add	r3, r2
 800185a:	3308      	adds	r3, #8
 800185c:	681b      	ldr	r3, [r3, #0]
				lap.record[lap.show_num].minute,
 800185e:	4a19      	ldr	r2, [pc, #100]	; (80018c4 <lap_display_record+0xa8>)
 8001860:	6852      	ldr	r2, [r2, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8001862:	4918      	ldr	r1, [pc, #96]	; (80018c4 <lap_display_record+0xa8>)
 8001864:	0112      	lsls	r2, r2, #4
 8001866:	440a      	add	r2, r1
 8001868:	320c      	adds	r2, #12
 800186a:	6812      	ldr	r2, [r2, #0]
				lap.record[lap.show_num].second,
 800186c:	4915      	ldr	r1, [pc, #84]	; (80018c4 <lap_display_record+0xa8>)
 800186e:	6849      	ldr	r1, [r1, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8001870:	4814      	ldr	r0, [pc, #80]	; (80018c4 <lap_display_record+0xa8>)
 8001872:	3101      	adds	r1, #1
 8001874:	0109      	lsls	r1, r1, #4
 8001876:	4401      	add	r1, r0
 8001878:	6809      	ldr	r1, [r1, #0]
				lap.record[lap.show_num].milisecond);
 800187a:	4812      	ldr	r0, [pc, #72]	; (80018c4 <lap_display_record+0xa8>)
 800187c:	6840      	ldr	r0, [r0, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 800187e:	4e11      	ldr	r6, [pc, #68]	; (80018c4 <lap_display_record+0xa8>)
 8001880:	3001      	adds	r0, #1
 8001882:	0100      	lsls	r0, r0, #4
 8001884:	4430      	add	r0, r6
 8001886:	3004      	adds	r0, #4
 8001888:	6800      	ldr	r0, [r0, #0]
 800188a:	9003      	str	r0, [sp, #12]
 800188c:	9102      	str	r1, [sp, #8]
 800188e:	9201      	str	r2, [sp, #4]
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	462b      	mov	r3, r5
 8001894:	4622      	mov	r2, r4
 8001896:	490e      	ldr	r1, [pc, #56]	; (80018d0 <lap_display_record+0xb4>)
 8001898:	480c      	ldr	r0, [pc, #48]	; (80018cc <lap_display_record+0xb0>)
 800189a:	f001 ff87 	bl	80037ac <siprintf>

		//    lap    ,  1 .
		lap.show_num++;
 800189e:	4b09      	ldr	r3, [pc, #36]	; (80018c4 <lap_display_record+0xa8>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	3301      	adds	r3, #1
 80018a4:	4a07      	ldr	r2, [pc, #28]	; (80018c4 <lap_display_record+0xa8>)
 80018a6:	6053      	str	r3, [r2, #4]
	}

	//  lap  CLCD   ,
	CLCD_Puts(0, 1, clcd.str2);
 80018a8:	4a08      	ldr	r2, [pc, #32]	; (80018cc <lap_display_record+0xb0>)
 80018aa:	2101      	movs	r1, #1
 80018ac:	2000      	movs	r0, #0
 80018ae:	f7ff fd2d 	bl	800130c <CLCD_Puts>

	//  lap      .
	lap.state = READY;
 80018b2:	4b04      	ldr	r3, [pc, #16]	; (80018c4 <lap_display_record+0xa8>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 80018ba:	bf00      	nop
 80018bc:	3704      	adds	r7, #4
 80018be:	46bd      	mov	sp, r7
 80018c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018c2:	bf00      	nop
 80018c4:	200000c8 	.word	0x200000c8
 80018c8:	0800411c 	.word	0x0800411c
 80018cc:	200000b8 	.word	0x200000b8
 80018d0:	08004130 	.word	0x08004130

080018d4 <lap_clear>:


/* lap    */
void lap_clear()
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
	//  lap    .
	lap.count = 0;
 80018d8:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <lap_clear+0x30>)
 80018da:	2200      	movs	r2, #0
 80018dc:	601a      	str	r2, [r3, #0]
	lap.show_num = 0;
 80018de:	4b09      	ldr	r3, [pc, #36]	; (8001904 <lap_clear+0x30>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	605a      	str	r2, [r3, #4]
	sprintf(clcd.str2, "                ");
 80018e4:	4908      	ldr	r1, [pc, #32]	; (8001908 <lap_clear+0x34>)
 80018e6:	4809      	ldr	r0, [pc, #36]	; (800190c <lap_clear+0x38>)
 80018e8:	f001 ff60 	bl	80037ac <siprintf>
	CLCD_Puts(0, 1, clcd.str2);
 80018ec:	4a07      	ldr	r2, [pc, #28]	; (800190c <lap_clear+0x38>)
 80018ee:	2101      	movs	r1, #1
 80018f0:	2000      	movs	r0, #0
 80018f2:	f7ff fd0b 	bl	800130c <CLCD_Puts>

	//    lap      .
	lap.state = READY;
 80018f6:	4b03      	ldr	r3, [pc, #12]	; (8001904 <lap_clear+0x30>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	200000c8 	.word	0x200000c8
 8001908:	0800414c 	.word	0x0800414c
 800190c:	200000b8 	.word	0x200000b8

08001910 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001914:	f000 fc06 	bl	8002124 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001918:	f000 f884 	bl	8001a24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800191c:	f7ff fe18 	bl	8001550 <MX_GPIO_Init>
  MX_TIM6_Init();
 8001920:	f000 fb7e 	bl	8002020 <MX_TIM6_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001924:	f000 f8e8 	bl	8001af8 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  L_RED_LED_OFF();
 8001928:	2201      	movs	r2, #1
 800192a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800192e:	4836      	ldr	r0, [pc, #216]	; (8001a08 <main+0xf8>)
 8001930:	f000 ff54 	bl	80027dc <HAL_GPIO_WritePin>
  L_GREEN_LED_OFF();
 8001934:	2201      	movs	r2, #1
 8001936:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800193a:	4833      	ldr	r0, [pc, #204]	; (8001a08 <main+0xf8>)
 800193c:	f000 ff4e 	bl	80027dc <HAL_GPIO_WritePin>
  L_BLUE_LED_OFF();
 8001940:	2201      	movs	r2, #1
 8001942:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001946:	4830      	ldr	r0, [pc, #192]	; (8001a08 <main+0xf8>)
 8001948:	f000 ff48 	bl	80027dc <HAL_GPIO_WritePin>
  R_RED_LED_OFF();
 800194c:	2201      	movs	r2, #1
 800194e:	2140      	movs	r1, #64	; 0x40
 8001950:	482e      	ldr	r0, [pc, #184]	; (8001a0c <main+0xfc>)
 8001952:	f000 ff43 	bl	80027dc <HAL_GPIO_WritePin>
  R_GREEN_LED_OFF();
 8001956:	2201      	movs	r2, #1
 8001958:	2120      	movs	r1, #32
 800195a:	482d      	ldr	r0, [pc, #180]	; (8001a10 <main+0x100>)
 800195c:	f000 ff3e 	bl	80027dc <HAL_GPIO_WritePin>
  R_BLUE_LED_OFF();
 8001960:	2201      	movs	r2, #1
 8001962:	2101      	movs	r1, #1
 8001964:	482a      	ldr	r0, [pc, #168]	; (8001a10 <main+0x100>)
 8001966:	f000 ff39 	bl	80027dc <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim6);
 800196a:	482a      	ldr	r0, [pc, #168]	; (8001a14 <main+0x104>)
 800196c:	f001 fc1c 	bl	80031a8 <HAL_TIM_Base_Start_IT>
  _7SEG_GPIO_Init();
 8001970:	f7fe fe00 	bl	8000574 <_7SEG_GPIO_Init>
  CLCD_GPIO_Init();
 8001974:	f7ff fac6 	bl	8000f04 <CLCD_GPIO_Init>
  CLCD_Init();
 8001978:	f7ff fced 	bl	8001356 <CLCD_Init>
  CLCD_Clear();
 800197c:	f7ff fd0d 	bl	800139a <CLCD_Clear>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  switch(clock_mode)
 8001980:	4b25      	ldr	r3, [pc, #148]	; (8001a18 <main+0x108>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d002      	beq.n	800198e <main+0x7e>
 8001988:	2b01      	cmp	r3, #1
 800198a:	d018      	beq.n	80019be <main+0xae>
 800198c:	e7f8      	b.n	8001980 <main+0x70>
	  {
	    case STOPWATCH :
	    	stopwatch_show_time();
 800198e:	f000 fa27 	bl	8001de0 <stopwatch_show_time>

			switch(lap.state)
 8001992:	4b22      	ldr	r3, [pc, #136]	; (8001a1c <main+0x10c>)
 8001994:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001998:	2b03      	cmp	r3, #3
 800199a:	d00c      	beq.n	80019b6 <main+0xa6>
 800199c:	2b03      	cmp	r3, #3
 800199e:	dc2f      	bgt.n	8001a00 <main+0xf0>
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d002      	beq.n	80019aa <main+0x9a>
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d003      	beq.n	80019b0 <main+0xa0>
			case MEASURE : lap_measure(); break;
			case DISPLAY_RECORD : lap_display_record(); break;
			case CLEAR : lap_clear(); break;
			}

			break;
 80019a8:	e02a      	b.n	8001a00 <main+0xf0>
			case MEASURE : lap_measure(); break;
 80019aa:	f7ff febf 	bl	800172c <lap_measure>
 80019ae:	e005      	b.n	80019bc <main+0xac>
			case DISPLAY_RECORD : lap_display_record(); break;
 80019b0:	f7ff ff34 	bl	800181c <lap_display_record>
 80019b4:	e002      	b.n	80019bc <main+0xac>
			case CLEAR : lap_clear(); break;
 80019b6:	f7ff ff8d 	bl	80018d4 <lap_clear>
 80019ba:	bf00      	nop
			break;
 80019bc:	e020      	b.n	8001a00 <main+0xf0>

		case BUTTON1 :
			switch(button1.state)
 80019be:	4b18      	ldr	r3, [pc, #96]	; (8001a20 <main+0x110>)
 80019c0:	791b      	ldrb	r3, [r3, #4]
 80019c2:	2b05      	cmp	r3, #5
 80019c4:	d81e      	bhi.n	8001a04 <main+0xf4>
 80019c6:	a201      	add	r2, pc, #4	; (adr r2, 80019cc <main+0xbc>)
 80019c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019cc:	080019fd 	.word	0x080019fd
 80019d0:	080019e5 	.word	0x080019e5
 80019d4:	08001a05 	.word	0x08001a05
 80019d8:	080019eb 	.word	0x080019eb
 80019dc:	080019f1 	.word	0x080019f1
 80019e0:	080019f7 	.word	0x080019f7
			{
			case NONE          : break;
			case PRESS         : button1_show_press_time(); break;
 80019e4:	f7ff fcf4 	bl	80013d0 <button1_show_press_time>
 80019e8:	e009      	b.n	80019fe <main+0xee>
			case SHORT_RELEASE : button1_short_release(); break;
 80019ea:	f7ff fd2d 	bl	8001448 <button1_short_release>
 80019ee:	e006      	b.n	80019fe <main+0xee>
			case MID_RELEASE   : button1_mid_release(); break;
 80019f0:	f7ff fd56 	bl	80014a0 <button1_mid_release>
 80019f4:	e003      	b.n	80019fe <main+0xee>
			case LONG_RELEASE  : button1_long_release(); break;
 80019f6:	f7ff fd7f 	bl	80014f8 <button1_long_release>
 80019fa:	e000      	b.n	80019fe <main+0xee>
			case NONE          : break;
 80019fc:	bf00      	nop
			}

			break;
 80019fe:	e001      	b.n	8001a04 <main+0xf4>
			break;
 8001a00:	bf00      	nop
 8001a02:	e7bd      	b.n	8001980 <main+0x70>
			break;
 8001a04:	bf00      	nop
	  switch(clock_mode)
 8001a06:	e7bb      	b.n	8001980 <main+0x70>
 8001a08:	40020c00 	.word	0x40020c00
 8001a0c:	40020800 	.word	0x40020800
 8001a10:	40020400 	.word	0x40020400
 8001a14:	20000170 	.word	0x20000170
 8001a18:	20000000 	.word	0x20000000
 8001a1c:	200000c8 	.word	0x200000c8
 8001a20:	20000164 	.word	0x20000164

08001a24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b094      	sub	sp, #80	; 0x50
 8001a28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a2a:	f107 0320 	add.w	r3, r7, #32
 8001a2e:	2230      	movs	r2, #48	; 0x30
 8001a30:	2100      	movs	r1, #0
 8001a32:	4618      	mov	r0, r3
 8001a34:	f001 feb2 	bl	800379c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a38:	f107 030c 	add.w	r3, r7, #12
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	605a      	str	r2, [r3, #4]
 8001a42:	609a      	str	r2, [r3, #8]
 8001a44:	60da      	str	r2, [r3, #12]
 8001a46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60bb      	str	r3, [r7, #8]
 8001a4c:	4b28      	ldr	r3, [pc, #160]	; (8001af0 <SystemClock_Config+0xcc>)
 8001a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a50:	4a27      	ldr	r2, [pc, #156]	; (8001af0 <SystemClock_Config+0xcc>)
 8001a52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a56:	6413      	str	r3, [r2, #64]	; 0x40
 8001a58:	4b25      	ldr	r3, [pc, #148]	; (8001af0 <SystemClock_Config+0xcc>)
 8001a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a60:	60bb      	str	r3, [r7, #8]
 8001a62:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a64:	2300      	movs	r3, #0
 8001a66:	607b      	str	r3, [r7, #4]
 8001a68:	4b22      	ldr	r3, [pc, #136]	; (8001af4 <SystemClock_Config+0xd0>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a21      	ldr	r2, [pc, #132]	; (8001af4 <SystemClock_Config+0xd0>)
 8001a6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a72:	6013      	str	r3, [r2, #0]
 8001a74:	4b1f      	ldr	r3, [pc, #124]	; (8001af4 <SystemClock_Config+0xd0>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a7c:	607b      	str	r3, [r7, #4]
 8001a7e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a80:	2302      	movs	r3, #2
 8001a82:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a84:	2301      	movs	r3, #1
 8001a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a88:	2310      	movs	r3, #16
 8001a8a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a90:	2300      	movs	r3, #0
 8001a92:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a94:	2308      	movs	r3, #8
 8001a96:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001a98:	23a8      	movs	r3, #168	; 0xa8
 8001a9a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001aa0:	2304      	movs	r3, #4
 8001aa2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aa4:	f107 0320 	add.w	r3, r7, #32
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f000 fec9 	bl	8002840 <HAL_RCC_OscConfig>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ab4:	f000 f918 	bl	8001ce8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ab8:	230f      	movs	r3, #15
 8001aba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001abc:	2302      	movs	r3, #2
 8001abe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ac4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ac8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001aca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ace:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ad0:	f107 030c 	add.w	r3, r7, #12
 8001ad4:	2105      	movs	r1, #5
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f001 f92a 	bl	8002d30 <HAL_RCC_ClockConfig>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001ae2:	f000 f901 	bl	8001ce8 <Error_Handler>
  }
}
 8001ae6:	bf00      	nop
 8001ae8:	3750      	adds	r7, #80	; 0x50
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40023800 	.word	0x40023800
 8001af4:	40007000 	.word	0x40007000

08001af8 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* TIM6_DAC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001afc:	2200      	movs	r2, #0
 8001afe:	2100      	movs	r1, #0
 8001b00:	2036      	movs	r0, #54	; 0x36
 8001b02:	f000 fc80 	bl	8002406 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b06:	2036      	movs	r0, #54	; 0x36
 8001b08:	f000 fc99 	bl	800243e <HAL_NVIC_EnableIRQ>
}
 8001b0c:	bf00      	nop
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a10      	ldr	r2, [pc, #64]	; (8001b60 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d119      	bne.n	8001b56 <HAL_TIM_PeriodElapsedCallback+0x46>
	{
		if(stopwatch.state == RUNNING)
 8001b22:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001b24:	7d1b      	ldrb	r3, [r3, #20]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d106      	bne.n	8001b38 <HAL_TIM_PeriodElapsedCallback+0x28>
		{
			stopwatch.time.milisecond++;
 8001b2a:	4b0e      	ldr	r3, [pc, #56]	; (8001b64 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	3301      	adds	r3, #1
 8001b30:	4a0c      	ldr	r2, [pc, #48]	; (8001b64 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001b32:	6113      	str	r3, [r2, #16]
			stopwatch_convert_time_format();
 8001b34:	f000 f9fe 	bl	8001f34 <stopwatch_convert_time_format>
		}

		if(button1.state == PRESS)
 8001b38:	4b0b      	ldr	r3, [pc, #44]	; (8001b68 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001b3a:	791b      	ldrb	r3, [r3, #4]
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d10a      	bne.n	8001b56 <HAL_TIM_PeriodElapsedCallback+0x46>
		{
			if(button1.milisecond <= MID_LONG_BOUNDARY_TIME)
 8001b40:	4b09      	ldr	r3, [pc, #36]	; (8001b68 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	dc04      	bgt.n	8001b56 <HAL_TIM_PeriodElapsedCallback+0x46>
				button1.milisecond++;
 8001b4c:	4b06      	ldr	r3, [pc, #24]	; (8001b68 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	3301      	adds	r3, #1
 8001b52:	4a05      	ldr	r2, [pc, #20]	; (8001b68 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001b54:	6013      	str	r3, [r2, #0]
		}
	}
}
 8001b56:	bf00      	nop
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40001000 	.word	0x40001000
 8001b64:	20000004 	.word	0x20000004
 8001b68:	20000164 	.word	0x20000164

08001b6c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	80fb      	strh	r3, [r7, #6]
	// SW1 press
	if(GPIO_Pin == SW1 && CHECK_SW1_PRESSING())
 8001b76:	88fb      	ldrh	r3, [r7, #6]
 8001b78:	2b08      	cmp	r3, #8
 8001b7a:	d122      	bne.n	8001bc2 <HAL_GPIO_EXTI_Callback+0x56>
 8001b7c:	2108      	movs	r1, #8
 8001b7e:	4856      	ldr	r0, [pc, #344]	; (8001cd8 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001b80:	f000 fe14 	bl	80027ac <HAL_GPIO_ReadPin>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	d11b      	bne.n	8001bc2 <HAL_GPIO_EXTI_Callback+0x56>
	{
		L_RED_LED_TOGGLE();
 8001b8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b8e:	4853      	ldr	r0, [pc, #332]	; (8001cdc <HAL_GPIO_EXTI_Callback+0x170>)
 8001b90:	f000 fe0c 	bl	80027ac <HAL_GPIO_ReadPin>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d106      	bne.n	8001ba8 <HAL_GPIO_EXTI_Callback+0x3c>
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ba0:	484e      	ldr	r0, [pc, #312]	; (8001cdc <HAL_GPIO_EXTI_Callback+0x170>)
 8001ba2:	f000 fe1b 	bl	80027dc <HAL_GPIO_WritePin>
 8001ba6:	e005      	b.n	8001bb4 <HAL_GPIO_EXTI_Callback+0x48>
 8001ba8:	2201      	movs	r2, #1
 8001baa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bae:	484b      	ldr	r0, [pc, #300]	; (8001cdc <HAL_GPIO_EXTI_Callback+0x170>)
 8001bb0:	f000 fe14 	bl	80027dc <HAL_GPIO_WritePin>

		switch(clock_mode)
 8001bb4:	4b4a      	ldr	r3, [pc, #296]	; (8001ce0 <HAL_GPIO_EXTI_Callback+0x174>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d103      	bne.n	8001bc4 <HAL_GPIO_EXTI_Callback+0x58>
		{
		case BUTTON1 :
			button1_start();
 8001bbc:	f7ff fbf8 	bl	80013b0 <button1_start>
			break;
 8001bc0:	e000      	b.n	8001bc4 <HAL_GPIO_EXTI_Callback+0x58>
		}
	}
 8001bc2:	bf00      	nop

	// SW1 release
	if(GPIO_Pin == SW1 && !CHECK_SW1_PRESSING())
 8001bc4:	88fb      	ldrh	r3, [r7, #6]
 8001bc6:	2b08      	cmp	r3, #8
 8001bc8:	d10d      	bne.n	8001be6 <HAL_GPIO_EXTI_Callback+0x7a>
 8001bca:	2108      	movs	r1, #8
 8001bcc:	4842      	ldr	r0, [pc, #264]	; (8001cd8 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001bce:	f000 fded 	bl	80027ac <HAL_GPIO_ReadPin>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d006      	beq.n	8001be6 <HAL_GPIO_EXTI_Callback+0x7a>
	{
		switch(clock_mode)
 8001bd8:	4b41      	ldr	r3, [pc, #260]	; (8001ce0 <HAL_GPIO_EXTI_Callback+0x174>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d103      	bne.n	8001be8 <HAL_GPIO_EXTI_Callback+0x7c>
		{
		case BUTTON1 :
			button1_measure_release();
 8001be0:	f7ff fc12 	bl	8001408 <button1_measure_release>
			break;
 8001be4:	e000      	b.n	8001be8 <HAL_GPIO_EXTI_Callback+0x7c>
		}
	}
 8001be6:	bf00      	nop

	// SW2
	if(GPIO_Pin == SW2 && CHECK_SW2_PRESSING())
 8001be8:	88fb      	ldrh	r3, [r7, #6]
 8001bea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001bee:	d123      	bne.n	8001c38 <HAL_GPIO_EXTI_Callback+0xcc>
 8001bf0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bf4:	483b      	ldr	r0, [pc, #236]	; (8001ce4 <HAL_GPIO_EXTI_Callback+0x178>)
 8001bf6:	f000 fdd9 	bl	80027ac <HAL_GPIO_ReadPin>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d11b      	bne.n	8001c38 <HAL_GPIO_EXTI_Callback+0xcc>
	{
		L_GREEN_LED_TOGGLE();
 8001c00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c04:	4835      	ldr	r0, [pc, #212]	; (8001cdc <HAL_GPIO_EXTI_Callback+0x170>)
 8001c06:	f000 fdd1 	bl	80027ac <HAL_GPIO_ReadPin>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d106      	bne.n	8001c1e <HAL_GPIO_EXTI_Callback+0xb2>
 8001c10:	2200      	movs	r2, #0
 8001c12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c16:	4831      	ldr	r0, [pc, #196]	; (8001cdc <HAL_GPIO_EXTI_Callback+0x170>)
 8001c18:	f000 fde0 	bl	80027dc <HAL_GPIO_WritePin>
 8001c1c:	e005      	b.n	8001c2a <HAL_GPIO_EXTI_Callback+0xbe>
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c24:	482d      	ldr	r0, [pc, #180]	; (8001cdc <HAL_GPIO_EXTI_Callback+0x170>)
 8001c26:	f000 fdd9 	bl	80027dc <HAL_GPIO_WritePin>

		switch(clock_mode)
 8001c2a:	4b2d      	ldr	r3, [pc, #180]	; (8001ce0 <HAL_GPIO_EXTI_Callback+0x174>)
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d103      	bne.n	8001c3a <HAL_GPIO_EXTI_Callback+0xce>
		{
		case STOPWATCH :
			stopwatch_run_and_pause();
 8001c32:	f000 f943 	bl	8001ebc <stopwatch_run_and_pause>
			break;
 8001c36:	e000      	b.n	8001c3a <HAL_GPIO_EXTI_Callback+0xce>
		}
	}
 8001c38:	bf00      	nop

	// SW3
	if(GPIO_Pin == SW3 && CHECK_SW3_PRESSING())
 8001c3a:	88fb      	ldrh	r3, [r7, #6]
 8001c3c:	2b10      	cmp	r3, #16
 8001c3e:	d122      	bne.n	8001c86 <HAL_GPIO_EXTI_Callback+0x11a>
 8001c40:	2110      	movs	r1, #16
 8001c42:	4826      	ldr	r0, [pc, #152]	; (8001cdc <HAL_GPIO_EXTI_Callback+0x170>)
 8001c44:	f000 fdb2 	bl	80027ac <HAL_GPIO_ReadPin>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d11b      	bne.n	8001c86 <HAL_GPIO_EXTI_Callback+0x11a>
	{
		L_BLUE_LED_TOGGLE();
 8001c4e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c52:	4822      	ldr	r0, [pc, #136]	; (8001cdc <HAL_GPIO_EXTI_Callback+0x170>)
 8001c54:	f000 fdaa 	bl	80027ac <HAL_GPIO_ReadPin>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d106      	bne.n	8001c6c <HAL_GPIO_EXTI_Callback+0x100>
 8001c5e:	2200      	movs	r2, #0
 8001c60:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c64:	481d      	ldr	r0, [pc, #116]	; (8001cdc <HAL_GPIO_EXTI_Callback+0x170>)
 8001c66:	f000 fdb9 	bl	80027dc <HAL_GPIO_WritePin>
 8001c6a:	e005      	b.n	8001c78 <HAL_GPIO_EXTI_Callback+0x10c>
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c72:	481a      	ldr	r0, [pc, #104]	; (8001cdc <HAL_GPIO_EXTI_Callback+0x170>)
 8001c74:	f000 fdb2 	bl	80027dc <HAL_GPIO_WritePin>

		switch(clock_mode)
 8001c78:	4b19      	ldr	r3, [pc, #100]	; (8001ce0 <HAL_GPIO_EXTI_Callback+0x174>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d103      	bne.n	8001c88 <HAL_GPIO_EXTI_Callback+0x11c>
		{
		case STOPWATCH :
			stopwatch_measure_lap_or_stop();
 8001c80:	f000 f930 	bl	8001ee4 <stopwatch_measure_lap_or_stop>
			break;
 8001c84:	e000      	b.n	8001c88 <HAL_GPIO_EXTI_Callback+0x11c>
		}
	}
 8001c86:	bf00      	nop

	// SW4
	if(GPIO_Pin == SW4 && CHECK_SW4_PRESSING())
 8001c88:	88fb      	ldrh	r3, [r7, #6]
 8001c8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c8e:	d11f      	bne.n	8001cd0 <HAL_GPIO_EXTI_Callback+0x164>
 8001c90:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c94:	4811      	ldr	r0, [pc, #68]	; (8001cdc <HAL_GPIO_EXTI_Callback+0x170>)
 8001c96:	f000 fd89 	bl	80027ac <HAL_GPIO_ReadPin>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d117      	bne.n	8001cd0 <HAL_GPIO_EXTI_Callback+0x164>
	{
		R_RED_LED_TOGGLE();
 8001ca0:	2140      	movs	r1, #64	; 0x40
 8001ca2:	4810      	ldr	r0, [pc, #64]	; (8001ce4 <HAL_GPIO_EXTI_Callback+0x178>)
 8001ca4:	f000 fd82 	bl	80027ac <HAL_GPIO_ReadPin>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d105      	bne.n	8001cba <HAL_GPIO_EXTI_Callback+0x14e>
 8001cae:	2200      	movs	r2, #0
 8001cb0:	2140      	movs	r1, #64	; 0x40
 8001cb2:	480c      	ldr	r0, [pc, #48]	; (8001ce4 <HAL_GPIO_EXTI_Callback+0x178>)
 8001cb4:	f000 fd92 	bl	80027dc <HAL_GPIO_WritePin>
 8001cb8:	e004      	b.n	8001cc4 <HAL_GPIO_EXTI_Callback+0x158>
 8001cba:	2201      	movs	r2, #1
 8001cbc:	2140      	movs	r1, #64	; 0x40
 8001cbe:	4809      	ldr	r0, [pc, #36]	; (8001ce4 <HAL_GPIO_EXTI_Callback+0x178>)
 8001cc0:	f000 fd8c 	bl	80027dc <HAL_GPIO_WritePin>

		switch(clock_mode)
 8001cc4:	4b06      	ldr	r3, [pc, #24]	; (8001ce0 <HAL_GPIO_EXTI_Callback+0x174>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d101      	bne.n	8001cd0 <HAL_GPIO_EXTI_Callback+0x164>
		{
		case STOPWATCH :
			stopwatch_dlsplay_record();
 8001ccc:	f000 f924 	bl	8001f18 <stopwatch_dlsplay_record>
		}
	}
}
 8001cd0:	bf00      	nop
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40021000 	.word	0x40021000
 8001cdc:	40020c00 	.word	0x40020c00
 8001ce0:	20000000 	.word	0x20000000
 8001ce4:	40020800 	.word	0x40020800

08001ce8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cec:	b672      	cpsid	i
}
 8001cee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cf0:	e7fe      	b.n	8001cf0 <Error_Handler+0x8>
	...

08001cf4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	607b      	str	r3, [r7, #4]
 8001cfe:	4b10      	ldr	r3, [pc, #64]	; (8001d40 <HAL_MspInit+0x4c>)
 8001d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d02:	4a0f      	ldr	r2, [pc, #60]	; (8001d40 <HAL_MspInit+0x4c>)
 8001d04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d08:	6453      	str	r3, [r2, #68]	; 0x44
 8001d0a:	4b0d      	ldr	r3, [pc, #52]	; (8001d40 <HAL_MspInit+0x4c>)
 8001d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d12:	607b      	str	r3, [r7, #4]
 8001d14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	603b      	str	r3, [r7, #0]
 8001d1a:	4b09      	ldr	r3, [pc, #36]	; (8001d40 <HAL_MspInit+0x4c>)
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1e:	4a08      	ldr	r2, [pc, #32]	; (8001d40 <HAL_MspInit+0x4c>)
 8001d20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d24:	6413      	str	r3, [r2, #64]	; 0x40
 8001d26:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <HAL_MspInit+0x4c>)
 8001d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d2e:	603b      	str	r3, [r7, #0]
 8001d30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d32:	bf00      	nop
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	40023800 	.word	0x40023800

08001d44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d48:	e7fe      	b.n	8001d48 <NMI_Handler+0x4>

08001d4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d4e:	e7fe      	b.n	8001d4e <HardFault_Handler+0x4>

08001d50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d54:	e7fe      	b.n	8001d54 <MemManage_Handler+0x4>

08001d56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d5a:	e7fe      	b.n	8001d5a <BusFault_Handler+0x4>

08001d5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d60:	e7fe      	b.n	8001d60 <UsageFault_Handler+0x4>

08001d62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d62:	b480      	push	{r7}
 8001d64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d90:	f000 fa1a 	bl	80021c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d94:	bf00      	nop
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001d9c:	2008      	movs	r0, #8
 8001d9e:	f000 fd37 	bl	8002810 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001da6:	b580      	push	{r7, lr}
 8001da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001daa:	2010      	movs	r0, #16
 8001dac:	f000 fd30 	bl	8002810 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001db0:	bf00      	nop
 8001db2:	bd80      	pop	{r7, pc}

08001db4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001db8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001dbc:	f000 fd28 	bl	8002810 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001dc0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001dc4:	f000 fd24 	bl	8002810 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001dd0:	4802      	ldr	r0, [pc, #8]	; (8001ddc <TIM6_DAC_IRQHandler+0x10>)
 8001dd2:	f001 fa59 	bl	8003288 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	20000170 	.word	0x20000170

08001de0 <stopwatch_show_time>:

extern Lap lap;
extern Stopwatch stopwatch;
extern CLCD clcd;

void stopwatch_show_time() {
 8001de0:	b590      	push	{r4, r7, lr}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af04      	add	r7, sp, #16
  	// 0.5    
	if(stopwatch.time.milisecond < 500) stopwatch.point = ON;
 8001de6:	4b25      	ldr	r3, [pc, #148]	; (8001e7c <stopwatch_show_time+0x9c>)
 8001de8:	691b      	ldr	r3, [r3, #16]
 8001dea:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001dee:	d203      	bcs.n	8001df8 <stopwatch_show_time+0x18>
 8001df0:	4b22      	ldr	r3, [pc, #136]	; (8001e7c <stopwatch_show_time+0x9c>)
 8001df2:	2201      	movs	r2, #1
 8001df4:	601a      	str	r2, [r3, #0]
 8001df6:	e002      	b.n	8001dfe <stopwatch_show_time+0x1e>
	else stopwatch.point = OFF;
 8001df8:	4b20      	ldr	r3, [pc, #128]	; (8001e7c <stopwatch_show_time+0x9c>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]

	// 7-Seg  
	_7SEG_SetNumber(DGT1, stopwatch.time.second % 10, stopwatch.point);
 8001dfe:	4b1f      	ldr	r3, [pc, #124]	; (8001e7c <stopwatch_show_time+0x9c>)
 8001e00:	68d9      	ldr	r1, [r3, #12]
 8001e02:	4b1f      	ldr	r3, [pc, #124]	; (8001e80 <stopwatch_show_time+0xa0>)
 8001e04:	fba3 2301 	umull	r2, r3, r3, r1
 8001e08:	08da      	lsrs	r2, r3, #3
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	4413      	add	r3, r2
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	1aca      	subs	r2, r1, r3
 8001e14:	4611      	mov	r1, r2
 8001e16:	4b19      	ldr	r3, [pc, #100]	; (8001e7c <stopwatch_show_time+0x9c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	2000      	movs	r0, #0
 8001e1e:	f7fe fc8f 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, stopwatch.time.milisecond / 100, OFF);
 8001e22:	4b16      	ldr	r3, [pc, #88]	; (8001e7c <stopwatch_show_time+0x9c>)
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	4a17      	ldr	r2, [pc, #92]	; (8001e84 <stopwatch_show_time+0xa4>)
 8001e28:	fba2 2303 	umull	r2, r3, r2, r3
 8001e2c:	095b      	lsrs	r3, r3, #5
 8001e2e:	2200      	movs	r2, #0
 8001e30:	4619      	mov	r1, r3
 8001e32:	2001      	movs	r0, #1
 8001e34:	f7fe fc84 	bl	8000740 <_7SEG_SetNumber>

	// CLCD  
	sprintf(clcd.str1, "STW %02d:%02d:%02d%c%03d",
 8001e38:	4b10      	ldr	r3, [pc, #64]	; (8001e7c <stopwatch_show_time+0x9c>)
 8001e3a:	6858      	ldr	r0, [r3, #4]
 8001e3c:	4b0f      	ldr	r3, [pc, #60]	; (8001e7c <stopwatch_show_time+0x9c>)
 8001e3e:	689c      	ldr	r4, [r3, #8]
 8001e40:	4b0e      	ldr	r3, [pc, #56]	; (8001e7c <stopwatch_show_time+0x9c>)
 8001e42:	68db      	ldr	r3, [r3, #12]
			stopwatch.time.hour,
			stopwatch.time.minute,
			stopwatch.time.second,
			stopwatch.point ? '.' : ' ',
 8001e44:	4a0d      	ldr	r2, [pc, #52]	; (8001e7c <stopwatch_show_time+0x9c>)
 8001e46:	6812      	ldr	r2, [r2, #0]
	sprintf(clcd.str1, "STW %02d:%02d:%02d%c%03d",
 8001e48:	2a00      	cmp	r2, #0
 8001e4a:	d001      	beq.n	8001e50 <stopwatch_show_time+0x70>
 8001e4c:	222e      	movs	r2, #46	; 0x2e
 8001e4e:	e000      	b.n	8001e52 <stopwatch_show_time+0x72>
 8001e50:	2220      	movs	r2, #32
 8001e52:	490a      	ldr	r1, [pc, #40]	; (8001e7c <stopwatch_show_time+0x9c>)
 8001e54:	6909      	ldr	r1, [r1, #16]
 8001e56:	9102      	str	r1, [sp, #8]
 8001e58:	9201      	str	r2, [sp, #4]
 8001e5a:	9300      	str	r3, [sp, #0]
 8001e5c:	4623      	mov	r3, r4
 8001e5e:	4602      	mov	r2, r0
 8001e60:	4909      	ldr	r1, [pc, #36]	; (8001e88 <stopwatch_show_time+0xa8>)
 8001e62:	480a      	ldr	r0, [pc, #40]	; (8001e8c <stopwatch_show_time+0xac>)
 8001e64:	f001 fca2 	bl	80037ac <siprintf>
			stopwatch.time.milisecond);
	CLCD_Puts(0, 0, clcd.str1);
 8001e68:	4a08      	ldr	r2, [pc, #32]	; (8001e8c <stopwatch_show_time+0xac>)
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	2000      	movs	r0, #0
 8001e6e:	f7ff fa4d 	bl	800130c <CLCD_Puts>
}
 8001e72:	bf00      	nop
 8001e74:	3704      	adds	r7, #4
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd90      	pop	{r4, r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20000004 	.word	0x20000004
 8001e80:	cccccccd 	.word	0xcccccccd
 8001e84:	51eb851f 	.word	0x51eb851f
 8001e88:	08004160 	.word	0x08004160
 8001e8c:	200000a8 	.word	0x200000a8

08001e90 <stopwatch_clear_time>:

void stopwatch_clear_time() {
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
	stopwatch.time.hour = 0;
 8001e94:	4b08      	ldr	r3, [pc, #32]	; (8001eb8 <stopwatch_clear_time+0x28>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	605a      	str	r2, [r3, #4]
	stopwatch.time.minute = 0;
 8001e9a:	4b07      	ldr	r3, [pc, #28]	; (8001eb8 <stopwatch_clear_time+0x28>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	609a      	str	r2, [r3, #8]
	stopwatch.time.second = 0;
 8001ea0:	4b05      	ldr	r3, [pc, #20]	; (8001eb8 <stopwatch_clear_time+0x28>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	60da      	str	r2, [r3, #12]
	stopwatch.time.milisecond = 0;
 8001ea6:	4b04      	ldr	r3, [pc, #16]	; (8001eb8 <stopwatch_clear_time+0x28>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	611a      	str	r2, [r3, #16]
}
 8001eac:	bf00      	nop
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	20000004 	.word	0x20000004

08001ebc <stopwatch_run_and_pause>:

void stopwatch_run_and_pause() {
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
	if(stopwatch.state == RUNNING) stopwatch.state = PAUSED;
 8001ec0:	4b07      	ldr	r3, [pc, #28]	; (8001ee0 <stopwatch_run_and_pause+0x24>)
 8001ec2:	7d1b      	ldrb	r3, [r3, #20]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d103      	bne.n	8001ed0 <stopwatch_run_and_pause+0x14>
 8001ec8:	4b05      	ldr	r3, [pc, #20]	; (8001ee0 <stopwatch_run_and_pause+0x24>)
 8001eca:	2201      	movs	r2, #1
 8001ecc:	751a      	strb	r2, [r3, #20]
	else stopwatch.state = RUNNING;
}
 8001ece:	e002      	b.n	8001ed6 <stopwatch_run_and_pause+0x1a>
	else stopwatch.state = RUNNING;
 8001ed0:	4b03      	ldr	r3, [pc, #12]	; (8001ee0 <stopwatch_run_and_pause+0x24>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	751a      	strb	r2, [r3, #20]
}
 8001ed6:	bf00      	nop
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	20000004 	.word	0x20000004

08001ee4 <stopwatch_measure_lap_or_stop>:

void stopwatch_measure_lap_or_stop() {
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
	if(stopwatch.state == RUNNING) lap.state = MEASURE; // stopwatch  lap 
 8001ee8:	4b09      	ldr	r3, [pc, #36]	; (8001f10 <stopwatch_measure_lap_or_stop+0x2c>)
 8001eea:	7d1b      	ldrb	r3, [r3, #20]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d104      	bne.n	8001efa <stopwatch_measure_lap_or_stop+0x16>
 8001ef0:	4b08      	ldr	r3, [pc, #32]	; (8001f14 <stopwatch_measure_lap_or_stop+0x30>)
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
		stopwatch.state = STOPPED; // stopwatch 
		stopwatch_clear_time();

		lap.state = CLEAR; // lap 
	}
}
 8001ef8:	e008      	b.n	8001f0c <stopwatch_measure_lap_or_stop+0x28>
		stopwatch.state = STOPPED; // stopwatch 
 8001efa:	4b05      	ldr	r3, [pc, #20]	; (8001f10 <stopwatch_measure_lap_or_stop+0x2c>)
 8001efc:	2202      	movs	r2, #2
 8001efe:	751a      	strb	r2, [r3, #20]
		stopwatch_clear_time();
 8001f00:	f7ff ffc6 	bl	8001e90 <stopwatch_clear_time>
		lap.state = CLEAR; // lap 
 8001f04:	4b03      	ldr	r3, [pc, #12]	; (8001f14 <stopwatch_measure_lap_or_stop+0x30>)
 8001f06:	2203      	movs	r2, #3
 8001f08:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 8001f0c:	bf00      	nop
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	20000004 	.word	0x20000004
 8001f14:	200000c8 	.word	0x200000c8

08001f18 <stopwatch_dlsplay_record>:

void stopwatch_dlsplay_record() {
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
	lap.state = DISPLAY_RECORD;
 8001f1c:	4b04      	ldr	r3, [pc, #16]	; (8001f30 <stopwatch_dlsplay_record+0x18>)
 8001f1e:	2202      	movs	r2, #2
 8001f20:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 8001f24:	bf00      	nop
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	200000c8 	.word	0x200000c8

08001f34 <stopwatch_convert_time_format>:

void stopwatch_convert_time_format()
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
	if(stopwatch.time.milisecond == 1000)
 8001f38:	4b14      	ldr	r3, [pc, #80]	; (8001f8c <stopwatch_convert_time_format+0x58>)
 8001f3a:	691b      	ldr	r3, [r3, #16]
 8001f3c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f40:	d107      	bne.n	8001f52 <stopwatch_convert_time_format+0x1e>
	{
		stopwatch.time.milisecond = 0;
 8001f42:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <stopwatch_convert_time_format+0x58>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	611a      	str	r2, [r3, #16]
		stopwatch.time.second++;
 8001f48:	4b10      	ldr	r3, [pc, #64]	; (8001f8c <stopwatch_convert_time_format+0x58>)
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	4a0f      	ldr	r2, [pc, #60]	; (8001f8c <stopwatch_convert_time_format+0x58>)
 8001f50:	60d3      	str	r3, [r2, #12]
	}
	if(stopwatch.time.second == 60)
 8001f52:	4b0e      	ldr	r3, [pc, #56]	; (8001f8c <stopwatch_convert_time_format+0x58>)
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	2b3c      	cmp	r3, #60	; 0x3c
 8001f58:	d107      	bne.n	8001f6a <stopwatch_convert_time_format+0x36>
	{
		stopwatch.time.second = 0;
 8001f5a:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <stopwatch_convert_time_format+0x58>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	60da      	str	r2, [r3, #12]
		stopwatch.time.minute++;
 8001f60:	4b0a      	ldr	r3, [pc, #40]	; (8001f8c <stopwatch_convert_time_format+0x58>)
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	3301      	adds	r3, #1
 8001f66:	4a09      	ldr	r2, [pc, #36]	; (8001f8c <stopwatch_convert_time_format+0x58>)
 8001f68:	6093      	str	r3, [r2, #8]
	}
	if(stopwatch.time.minute == 60)
 8001f6a:	4b08      	ldr	r3, [pc, #32]	; (8001f8c <stopwatch_convert_time_format+0x58>)
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	2b3c      	cmp	r3, #60	; 0x3c
 8001f70:	d107      	bne.n	8001f82 <stopwatch_convert_time_format+0x4e>
	{
		stopwatch.time.minute = 0;
 8001f72:	4b06      	ldr	r3, [pc, #24]	; (8001f8c <stopwatch_convert_time_format+0x58>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	609a      	str	r2, [r3, #8]
		stopwatch.time.hour++;
 8001f78:	4b04      	ldr	r3, [pc, #16]	; (8001f8c <stopwatch_convert_time_format+0x58>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	4a03      	ldr	r2, [pc, #12]	; (8001f8c <stopwatch_convert_time_format+0x58>)
 8001f80:	6053      	str	r3, [r2, #4]
	}
}
 8001f82:	bf00      	nop
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr
 8001f8c:	20000004 	.word	0x20000004

08001f90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b086      	sub	sp, #24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f98:	4a14      	ldr	r2, [pc, #80]	; (8001fec <_sbrk+0x5c>)
 8001f9a:	4b15      	ldr	r3, [pc, #84]	; (8001ff0 <_sbrk+0x60>)
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fa4:	4b13      	ldr	r3, [pc, #76]	; (8001ff4 <_sbrk+0x64>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d102      	bne.n	8001fb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fac:	4b11      	ldr	r3, [pc, #68]	; (8001ff4 <_sbrk+0x64>)
 8001fae:	4a12      	ldr	r2, [pc, #72]	; (8001ff8 <_sbrk+0x68>)
 8001fb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fb2:	4b10      	ldr	r3, [pc, #64]	; (8001ff4 <_sbrk+0x64>)
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4413      	add	r3, r2
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d207      	bcs.n	8001fd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fc0:	f001 fbc2 	bl	8003748 <__errno>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	220c      	movs	r2, #12
 8001fc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fca:	f04f 33ff 	mov.w	r3, #4294967295
 8001fce:	e009      	b.n	8001fe4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fd0:	4b08      	ldr	r3, [pc, #32]	; (8001ff4 <_sbrk+0x64>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fd6:	4b07      	ldr	r3, [pc, #28]	; (8001ff4 <_sbrk+0x64>)
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4413      	add	r3, r2
 8001fde:	4a05      	ldr	r2, [pc, #20]	; (8001ff4 <_sbrk+0x64>)
 8001fe0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3718      	adds	r7, #24
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	20020000 	.word	0x20020000
 8001ff0:	00000400 	.word	0x00000400
 8001ff4:	2000016c 	.word	0x2000016c
 8001ff8:	200001d0 	.word	0x200001d0

08001ffc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002000:	4b06      	ldr	r3, [pc, #24]	; (800201c <SystemInit+0x20>)
 8002002:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002006:	4a05      	ldr	r2, [pc, #20]	; (800201c <SystemInit+0x20>)
 8002008:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800200c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002010:	bf00      	nop
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	e000ed00 	.word	0xe000ed00

08002020 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002026:	463b      	mov	r3, r7
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800202e:	4b15      	ldr	r3, [pc, #84]	; (8002084 <MX_TIM6_Init+0x64>)
 8002030:	4a15      	ldr	r2, [pc, #84]	; (8002088 <MX_TIM6_Init+0x68>)
 8002032:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 99;
 8002034:	4b13      	ldr	r3, [pc, #76]	; (8002084 <MX_TIM6_Init+0x64>)
 8002036:	2263      	movs	r2, #99	; 0x63
 8002038:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800203a:	4b12      	ldr	r3, [pc, #72]	; (8002084 <MX_TIM6_Init+0x64>)
 800203c:	2200      	movs	r2, #0
 800203e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 839;
 8002040:	4b10      	ldr	r3, [pc, #64]	; (8002084 <MX_TIM6_Init+0x64>)
 8002042:	f240 3247 	movw	r2, #839	; 0x347
 8002046:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002048:	4b0e      	ldr	r3, [pc, #56]	; (8002084 <MX_TIM6_Init+0x64>)
 800204a:	2200      	movs	r2, #0
 800204c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800204e:	480d      	ldr	r0, [pc, #52]	; (8002084 <MX_TIM6_Init+0x64>)
 8002050:	f001 f85a 	bl	8003108 <HAL_TIM_Base_Init>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800205a:	f7ff fe45 	bl	8001ce8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800205e:	2300      	movs	r3, #0
 8002060:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002062:	2300      	movs	r3, #0
 8002064:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002066:	463b      	mov	r3, r7
 8002068:	4619      	mov	r1, r3
 800206a:	4806      	ldr	r0, [pc, #24]	; (8002084 <MX_TIM6_Init+0x64>)
 800206c:	f001 fadc 	bl	8003628 <HAL_TIMEx_MasterConfigSynchronization>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002076:	f7ff fe37 	bl	8001ce8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800207a:	bf00      	nop
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	20000170 	.word	0x20000170
 8002088:	40001000 	.word	0x40001000

0800208c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800208c:	b480      	push	{r7}
 800208e:	b085      	sub	sp, #20
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a0b      	ldr	r2, [pc, #44]	; (80020c8 <HAL_TIM_Base_MspInit+0x3c>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d10d      	bne.n	80020ba <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	4b0a      	ldr	r3, [pc, #40]	; (80020cc <HAL_TIM_Base_MspInit+0x40>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a6:	4a09      	ldr	r2, [pc, #36]	; (80020cc <HAL_TIM_Base_MspInit+0x40>)
 80020a8:	f043 0310 	orr.w	r3, r3, #16
 80020ac:	6413      	str	r3, [r2, #64]	; 0x40
 80020ae:	4b07      	ldr	r3, [pc, #28]	; (80020cc <HAL_TIM_Base_MspInit+0x40>)
 80020b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b2:	f003 0310 	and.w	r3, r3, #16
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80020ba:	bf00      	nop
 80020bc:	3714      	adds	r7, #20
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	40001000 	.word	0x40001000
 80020cc:	40023800 	.word	0x40023800

080020d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80020d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002108 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020d4:	480d      	ldr	r0, [pc, #52]	; (800210c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80020d6:	490e      	ldr	r1, [pc, #56]	; (8002110 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80020d8:	4a0e      	ldr	r2, [pc, #56]	; (8002114 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020dc:	e002      	b.n	80020e4 <LoopCopyDataInit>

080020de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020e2:	3304      	adds	r3, #4

080020e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020e8:	d3f9      	bcc.n	80020de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020ea:	4a0b      	ldr	r2, [pc, #44]	; (8002118 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80020ec:	4c0b      	ldr	r4, [pc, #44]	; (800211c <LoopFillZerobss+0x26>)
  movs r3, #0
 80020ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020f0:	e001      	b.n	80020f6 <LoopFillZerobss>

080020f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020f4:	3204      	adds	r2, #4

080020f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020f8:	d3fb      	bcc.n	80020f2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80020fa:	f7ff ff7f 	bl	8001ffc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020fe:	f001 fb29 	bl	8003754 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002102:	f7ff fc05 	bl	8001910 <main>
  bx  lr    
 8002106:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002108:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800210c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002110:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8002114:	080041d0 	.word	0x080041d0
  ldr r2, =_sbss
 8002118:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 800211c:	200001cc 	.word	0x200001cc

08002120 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002120:	e7fe      	b.n	8002120 <ADC_IRQHandler>
	...

08002124 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002128:	4b0e      	ldr	r3, [pc, #56]	; (8002164 <HAL_Init+0x40>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a0d      	ldr	r2, [pc, #52]	; (8002164 <HAL_Init+0x40>)
 800212e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002132:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002134:	4b0b      	ldr	r3, [pc, #44]	; (8002164 <HAL_Init+0x40>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a0a      	ldr	r2, [pc, #40]	; (8002164 <HAL_Init+0x40>)
 800213a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800213e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002140:	4b08      	ldr	r3, [pc, #32]	; (8002164 <HAL_Init+0x40>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a07      	ldr	r2, [pc, #28]	; (8002164 <HAL_Init+0x40>)
 8002146:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800214a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800214c:	2003      	movs	r0, #3
 800214e:	f000 f94f 	bl	80023f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002152:	200f      	movs	r0, #15
 8002154:	f000 f808 	bl	8002168 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002158:	f7ff fdcc 	bl	8001cf4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40023c00 	.word	0x40023c00

08002168 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002170:	4b12      	ldr	r3, [pc, #72]	; (80021bc <HAL_InitTick+0x54>)
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	4b12      	ldr	r3, [pc, #72]	; (80021c0 <HAL_InitTick+0x58>)
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	4619      	mov	r1, r3
 800217a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800217e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002182:	fbb2 f3f3 	udiv	r3, r2, r3
 8002186:	4618      	mov	r0, r3
 8002188:	f000 f967 	bl	800245a <HAL_SYSTICK_Config>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e00e      	b.n	80021b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2b0f      	cmp	r3, #15
 800219a:	d80a      	bhi.n	80021b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800219c:	2200      	movs	r2, #0
 800219e:	6879      	ldr	r1, [r7, #4]
 80021a0:	f04f 30ff 	mov.w	r0, #4294967295
 80021a4:	f000 f92f 	bl	8002406 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021a8:	4a06      	ldr	r2, [pc, #24]	; (80021c4 <HAL_InitTick+0x5c>)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021ae:	2300      	movs	r3, #0
 80021b0:	e000      	b.n	80021b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3708      	adds	r7, #8
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	2000001c 	.word	0x2000001c
 80021c0:	20000024 	.word	0x20000024
 80021c4:	20000020 	.word	0x20000020

080021c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021cc:	4b06      	ldr	r3, [pc, #24]	; (80021e8 <HAL_IncTick+0x20>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	461a      	mov	r2, r3
 80021d2:	4b06      	ldr	r3, [pc, #24]	; (80021ec <HAL_IncTick+0x24>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4413      	add	r3, r2
 80021d8:	4a04      	ldr	r2, [pc, #16]	; (80021ec <HAL_IncTick+0x24>)
 80021da:	6013      	str	r3, [r2, #0]
}
 80021dc:	bf00      	nop
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	20000024 	.word	0x20000024
 80021ec:	200001b8 	.word	0x200001b8

080021f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  return uwTick;
 80021f4:	4b03      	ldr	r3, [pc, #12]	; (8002204 <HAL_GetTick+0x14>)
 80021f6:	681b      	ldr	r3, [r3, #0]
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	200001b8 	.word	0x200001b8

08002208 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002210:	f7ff ffee 	bl	80021f0 <HAL_GetTick>
 8002214:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002220:	d005      	beq.n	800222e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002222:	4b0a      	ldr	r3, [pc, #40]	; (800224c <HAL_Delay+0x44>)
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	461a      	mov	r2, r3
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	4413      	add	r3, r2
 800222c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800222e:	bf00      	nop
 8002230:	f7ff ffde 	bl	80021f0 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	68fa      	ldr	r2, [r7, #12]
 800223c:	429a      	cmp	r2, r3
 800223e:	d8f7      	bhi.n	8002230 <HAL_Delay+0x28>
  {
  }
}
 8002240:	bf00      	nop
 8002242:	bf00      	nop
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20000024 	.word	0x20000024

08002250 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f003 0307 	and.w	r3, r3, #7
 800225e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002260:	4b0c      	ldr	r3, [pc, #48]	; (8002294 <__NVIC_SetPriorityGrouping+0x44>)
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002266:	68ba      	ldr	r2, [r7, #8]
 8002268:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800226c:	4013      	ands	r3, r2
 800226e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002278:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800227c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002280:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002282:	4a04      	ldr	r2, [pc, #16]	; (8002294 <__NVIC_SetPriorityGrouping+0x44>)
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	60d3      	str	r3, [r2, #12]
}
 8002288:	bf00      	nop
 800228a:	3714      	adds	r7, #20
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	e000ed00 	.word	0xe000ed00

08002298 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800229c:	4b04      	ldr	r3, [pc, #16]	; (80022b0 <__NVIC_GetPriorityGrouping+0x18>)
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	0a1b      	lsrs	r3, r3, #8
 80022a2:	f003 0307 	and.w	r3, r3, #7
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	e000ed00 	.word	0xe000ed00

080022b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	db0b      	blt.n	80022de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	f003 021f 	and.w	r2, r3, #31
 80022cc:	4907      	ldr	r1, [pc, #28]	; (80022ec <__NVIC_EnableIRQ+0x38>)
 80022ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d2:	095b      	lsrs	r3, r3, #5
 80022d4:	2001      	movs	r0, #1
 80022d6:	fa00 f202 	lsl.w	r2, r0, r2
 80022da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022de:	bf00      	nop
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	e000e100 	.word	0xe000e100

080022f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	4603      	mov	r3, r0
 80022f8:	6039      	str	r1, [r7, #0]
 80022fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002300:	2b00      	cmp	r3, #0
 8002302:	db0a      	blt.n	800231a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	b2da      	uxtb	r2, r3
 8002308:	490c      	ldr	r1, [pc, #48]	; (800233c <__NVIC_SetPriority+0x4c>)
 800230a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230e:	0112      	lsls	r2, r2, #4
 8002310:	b2d2      	uxtb	r2, r2
 8002312:	440b      	add	r3, r1
 8002314:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002318:	e00a      	b.n	8002330 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	b2da      	uxtb	r2, r3
 800231e:	4908      	ldr	r1, [pc, #32]	; (8002340 <__NVIC_SetPriority+0x50>)
 8002320:	79fb      	ldrb	r3, [r7, #7]
 8002322:	f003 030f 	and.w	r3, r3, #15
 8002326:	3b04      	subs	r3, #4
 8002328:	0112      	lsls	r2, r2, #4
 800232a:	b2d2      	uxtb	r2, r2
 800232c:	440b      	add	r3, r1
 800232e:	761a      	strb	r2, [r3, #24]
}
 8002330:	bf00      	nop
 8002332:	370c      	adds	r7, #12
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr
 800233c:	e000e100 	.word	0xe000e100
 8002340:	e000ed00 	.word	0xe000ed00

08002344 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002344:	b480      	push	{r7}
 8002346:	b089      	sub	sp, #36	; 0x24
 8002348:	af00      	add	r7, sp, #0
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f003 0307 	and.w	r3, r3, #7
 8002356:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	f1c3 0307 	rsb	r3, r3, #7
 800235e:	2b04      	cmp	r3, #4
 8002360:	bf28      	it	cs
 8002362:	2304      	movcs	r3, #4
 8002364:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	3304      	adds	r3, #4
 800236a:	2b06      	cmp	r3, #6
 800236c:	d902      	bls.n	8002374 <NVIC_EncodePriority+0x30>
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	3b03      	subs	r3, #3
 8002372:	e000      	b.n	8002376 <NVIC_EncodePriority+0x32>
 8002374:	2300      	movs	r3, #0
 8002376:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002378:	f04f 32ff 	mov.w	r2, #4294967295
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	fa02 f303 	lsl.w	r3, r2, r3
 8002382:	43da      	mvns	r2, r3
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	401a      	ands	r2, r3
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800238c:	f04f 31ff 	mov.w	r1, #4294967295
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	fa01 f303 	lsl.w	r3, r1, r3
 8002396:	43d9      	mvns	r1, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800239c:	4313      	orrs	r3, r2
         );
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3724      	adds	r7, #36	; 0x24
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
	...

080023ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	3b01      	subs	r3, #1
 80023b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023bc:	d301      	bcc.n	80023c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023be:	2301      	movs	r3, #1
 80023c0:	e00f      	b.n	80023e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023c2:	4a0a      	ldr	r2, [pc, #40]	; (80023ec <SysTick_Config+0x40>)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	3b01      	subs	r3, #1
 80023c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023ca:	210f      	movs	r1, #15
 80023cc:	f04f 30ff 	mov.w	r0, #4294967295
 80023d0:	f7ff ff8e 	bl	80022f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023d4:	4b05      	ldr	r3, [pc, #20]	; (80023ec <SysTick_Config+0x40>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023da:	4b04      	ldr	r3, [pc, #16]	; (80023ec <SysTick_Config+0x40>)
 80023dc:	2207      	movs	r2, #7
 80023de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	e000e010 	.word	0xe000e010

080023f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f7ff ff29 	bl	8002250 <__NVIC_SetPriorityGrouping>
}
 80023fe:	bf00      	nop
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}

08002406 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002406:	b580      	push	{r7, lr}
 8002408:	b086      	sub	sp, #24
 800240a:	af00      	add	r7, sp, #0
 800240c:	4603      	mov	r3, r0
 800240e:	60b9      	str	r1, [r7, #8]
 8002410:	607a      	str	r2, [r7, #4]
 8002412:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002414:	2300      	movs	r3, #0
 8002416:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002418:	f7ff ff3e 	bl	8002298 <__NVIC_GetPriorityGrouping>
 800241c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	68b9      	ldr	r1, [r7, #8]
 8002422:	6978      	ldr	r0, [r7, #20]
 8002424:	f7ff ff8e 	bl	8002344 <NVIC_EncodePriority>
 8002428:	4602      	mov	r2, r0
 800242a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800242e:	4611      	mov	r1, r2
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff ff5d 	bl	80022f0 <__NVIC_SetPriority>
}
 8002436:	bf00      	nop
 8002438:	3718      	adds	r7, #24
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800243e:	b580      	push	{r7, lr}
 8002440:	b082      	sub	sp, #8
 8002442:	af00      	add	r7, sp, #0
 8002444:	4603      	mov	r3, r0
 8002446:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002448:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800244c:	4618      	mov	r0, r3
 800244e:	f7ff ff31 	bl	80022b4 <__NVIC_EnableIRQ>
}
 8002452:	bf00      	nop
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b082      	sub	sp, #8
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f7ff ffa2 	bl	80023ac <SysTick_Config>
 8002468:	4603      	mov	r3, r0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
	...

08002474 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002474:	b480      	push	{r7}
 8002476:	b089      	sub	sp, #36	; 0x24
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800247e:	2300      	movs	r3, #0
 8002480:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002482:	2300      	movs	r3, #0
 8002484:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002486:	2300      	movs	r3, #0
 8002488:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800248a:	2300      	movs	r3, #0
 800248c:	61fb      	str	r3, [r7, #28]
 800248e:	e16b      	b.n	8002768 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002490:	2201      	movs	r2, #1
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	fa02 f303 	lsl.w	r3, r2, r3
 8002498:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	697a      	ldr	r2, [r7, #20]
 80024a0:	4013      	ands	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024a4:	693a      	ldr	r2, [r7, #16]
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	f040 815a 	bne.w	8002762 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f003 0303 	and.w	r3, r3, #3
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d005      	beq.n	80024c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d130      	bne.n	8002528 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	2203      	movs	r2, #3
 80024d2:	fa02 f303 	lsl.w	r3, r2, r3
 80024d6:	43db      	mvns	r3, r3
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	4013      	ands	r3, r2
 80024dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	68da      	ldr	r2, [r3, #12]
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ea:	69ba      	ldr	r2, [r7, #24]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	69ba      	ldr	r2, [r7, #24]
 80024f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024fc:	2201      	movs	r2, #1
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	fa02 f303 	lsl.w	r3, r2, r3
 8002504:	43db      	mvns	r3, r3
 8002506:	69ba      	ldr	r2, [r7, #24]
 8002508:	4013      	ands	r3, r2
 800250a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	091b      	lsrs	r3, r3, #4
 8002512:	f003 0201 	and.w	r2, r3, #1
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	69ba      	ldr	r2, [r7, #24]
 800251e:	4313      	orrs	r3, r2
 8002520:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f003 0303 	and.w	r3, r3, #3
 8002530:	2b03      	cmp	r3, #3
 8002532:	d017      	beq.n	8002564 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	2203      	movs	r2, #3
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	43db      	mvns	r3, r3
 8002546:	69ba      	ldr	r2, [r7, #24]
 8002548:	4013      	ands	r3, r2
 800254a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	689a      	ldr	r2, [r3, #8]
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	4313      	orrs	r3, r2
 800255c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f003 0303 	and.w	r3, r3, #3
 800256c:	2b02      	cmp	r3, #2
 800256e:	d123      	bne.n	80025b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	08da      	lsrs	r2, r3, #3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3208      	adds	r2, #8
 8002578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800257c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	f003 0307 	and.w	r3, r3, #7
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	220f      	movs	r2, #15
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	43db      	mvns	r3, r3
 800258e:	69ba      	ldr	r2, [r7, #24]
 8002590:	4013      	ands	r3, r2
 8002592:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	691a      	ldr	r2, [r3, #16]
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	f003 0307 	and.w	r3, r3, #7
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	08da      	lsrs	r2, r3, #3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	3208      	adds	r2, #8
 80025b2:	69b9      	ldr	r1, [r7, #24]
 80025b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	2203      	movs	r2, #3
 80025c4:	fa02 f303 	lsl.w	r3, r2, r3
 80025c8:	43db      	mvns	r3, r3
 80025ca:	69ba      	ldr	r2, [r7, #24]
 80025cc:	4013      	ands	r3, r2
 80025ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f003 0203 	and.w	r2, r3, #3
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	69ba      	ldr	r2, [r7, #24]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	f000 80b4 	beq.w	8002762 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025fa:	2300      	movs	r3, #0
 80025fc:	60fb      	str	r3, [r7, #12]
 80025fe:	4b60      	ldr	r3, [pc, #384]	; (8002780 <HAL_GPIO_Init+0x30c>)
 8002600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002602:	4a5f      	ldr	r2, [pc, #380]	; (8002780 <HAL_GPIO_Init+0x30c>)
 8002604:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002608:	6453      	str	r3, [r2, #68]	; 0x44
 800260a:	4b5d      	ldr	r3, [pc, #372]	; (8002780 <HAL_GPIO_Init+0x30c>)
 800260c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800260e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002612:	60fb      	str	r3, [r7, #12]
 8002614:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002616:	4a5b      	ldr	r2, [pc, #364]	; (8002784 <HAL_GPIO_Init+0x310>)
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	089b      	lsrs	r3, r3, #2
 800261c:	3302      	adds	r3, #2
 800261e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002622:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	f003 0303 	and.w	r3, r3, #3
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	220f      	movs	r2, #15
 800262e:	fa02 f303 	lsl.w	r3, r2, r3
 8002632:	43db      	mvns	r3, r3
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	4013      	ands	r3, r2
 8002638:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a52      	ldr	r2, [pc, #328]	; (8002788 <HAL_GPIO_Init+0x314>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d02b      	beq.n	800269a <HAL_GPIO_Init+0x226>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a51      	ldr	r2, [pc, #324]	; (800278c <HAL_GPIO_Init+0x318>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d025      	beq.n	8002696 <HAL_GPIO_Init+0x222>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a50      	ldr	r2, [pc, #320]	; (8002790 <HAL_GPIO_Init+0x31c>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d01f      	beq.n	8002692 <HAL_GPIO_Init+0x21e>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a4f      	ldr	r2, [pc, #316]	; (8002794 <HAL_GPIO_Init+0x320>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d019      	beq.n	800268e <HAL_GPIO_Init+0x21a>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a4e      	ldr	r2, [pc, #312]	; (8002798 <HAL_GPIO_Init+0x324>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d013      	beq.n	800268a <HAL_GPIO_Init+0x216>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a4d      	ldr	r2, [pc, #308]	; (800279c <HAL_GPIO_Init+0x328>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d00d      	beq.n	8002686 <HAL_GPIO_Init+0x212>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a4c      	ldr	r2, [pc, #304]	; (80027a0 <HAL_GPIO_Init+0x32c>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d007      	beq.n	8002682 <HAL_GPIO_Init+0x20e>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4a4b      	ldr	r2, [pc, #300]	; (80027a4 <HAL_GPIO_Init+0x330>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d101      	bne.n	800267e <HAL_GPIO_Init+0x20a>
 800267a:	2307      	movs	r3, #7
 800267c:	e00e      	b.n	800269c <HAL_GPIO_Init+0x228>
 800267e:	2308      	movs	r3, #8
 8002680:	e00c      	b.n	800269c <HAL_GPIO_Init+0x228>
 8002682:	2306      	movs	r3, #6
 8002684:	e00a      	b.n	800269c <HAL_GPIO_Init+0x228>
 8002686:	2305      	movs	r3, #5
 8002688:	e008      	b.n	800269c <HAL_GPIO_Init+0x228>
 800268a:	2304      	movs	r3, #4
 800268c:	e006      	b.n	800269c <HAL_GPIO_Init+0x228>
 800268e:	2303      	movs	r3, #3
 8002690:	e004      	b.n	800269c <HAL_GPIO_Init+0x228>
 8002692:	2302      	movs	r3, #2
 8002694:	e002      	b.n	800269c <HAL_GPIO_Init+0x228>
 8002696:	2301      	movs	r3, #1
 8002698:	e000      	b.n	800269c <HAL_GPIO_Init+0x228>
 800269a:	2300      	movs	r3, #0
 800269c:	69fa      	ldr	r2, [r7, #28]
 800269e:	f002 0203 	and.w	r2, r2, #3
 80026a2:	0092      	lsls	r2, r2, #2
 80026a4:	4093      	lsls	r3, r2
 80026a6:	69ba      	ldr	r2, [r7, #24]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026ac:	4935      	ldr	r1, [pc, #212]	; (8002784 <HAL_GPIO_Init+0x310>)
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	089b      	lsrs	r3, r3, #2
 80026b2:	3302      	adds	r3, #2
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026ba:	4b3b      	ldr	r3, [pc, #236]	; (80027a8 <HAL_GPIO_Init+0x334>)
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	43db      	mvns	r3, r3
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	4013      	ands	r3, r2
 80026c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d003      	beq.n	80026de <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80026d6:	69ba      	ldr	r2, [r7, #24]
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	4313      	orrs	r3, r2
 80026dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026de:	4a32      	ldr	r2, [pc, #200]	; (80027a8 <HAL_GPIO_Init+0x334>)
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026e4:	4b30      	ldr	r3, [pc, #192]	; (80027a8 <HAL_GPIO_Init+0x334>)
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	43db      	mvns	r3, r3
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	4013      	ands	r3, r2
 80026f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d003      	beq.n	8002708 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	4313      	orrs	r3, r2
 8002706:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002708:	4a27      	ldr	r2, [pc, #156]	; (80027a8 <HAL_GPIO_Init+0x334>)
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800270e:	4b26      	ldr	r3, [pc, #152]	; (80027a8 <HAL_GPIO_Init+0x334>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	43db      	mvns	r3, r3
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	4013      	ands	r3, r2
 800271c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d003      	beq.n	8002732 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800272a:	69ba      	ldr	r2, [r7, #24]
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	4313      	orrs	r3, r2
 8002730:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002732:	4a1d      	ldr	r2, [pc, #116]	; (80027a8 <HAL_GPIO_Init+0x334>)
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002738:	4b1b      	ldr	r3, [pc, #108]	; (80027a8 <HAL_GPIO_Init+0x334>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	43db      	mvns	r3, r3
 8002742:	69ba      	ldr	r2, [r7, #24]
 8002744:	4013      	ands	r3, r2
 8002746:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002750:	2b00      	cmp	r3, #0
 8002752:	d003      	beq.n	800275c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	4313      	orrs	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800275c:	4a12      	ldr	r2, [pc, #72]	; (80027a8 <HAL_GPIO_Init+0x334>)
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	3301      	adds	r3, #1
 8002766:	61fb      	str	r3, [r7, #28]
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	2b0f      	cmp	r3, #15
 800276c:	f67f ae90 	bls.w	8002490 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002770:	bf00      	nop
 8002772:	bf00      	nop
 8002774:	3724      	adds	r7, #36	; 0x24
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	40023800 	.word	0x40023800
 8002784:	40013800 	.word	0x40013800
 8002788:	40020000 	.word	0x40020000
 800278c:	40020400 	.word	0x40020400
 8002790:	40020800 	.word	0x40020800
 8002794:	40020c00 	.word	0x40020c00
 8002798:	40021000 	.word	0x40021000
 800279c:	40021400 	.word	0x40021400
 80027a0:	40021800 	.word	0x40021800
 80027a4:	40021c00 	.word	0x40021c00
 80027a8:	40013c00 	.word	0x40013c00

080027ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	460b      	mov	r3, r1
 80027b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	691a      	ldr	r2, [r3, #16]
 80027bc:	887b      	ldrh	r3, [r7, #2]
 80027be:	4013      	ands	r3, r2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d002      	beq.n	80027ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027c4:	2301      	movs	r3, #1
 80027c6:	73fb      	strb	r3, [r7, #15]
 80027c8:	e001      	b.n	80027ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027ca:	2300      	movs	r3, #0
 80027cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3714      	adds	r7, #20
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	460b      	mov	r3, r1
 80027e6:	807b      	strh	r3, [r7, #2]
 80027e8:	4613      	mov	r3, r2
 80027ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027ec:	787b      	ldrb	r3, [r7, #1]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d003      	beq.n	80027fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027f2:	887a      	ldrh	r2, [r7, #2]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80027f8:	e003      	b.n	8002802 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80027fa:	887b      	ldrh	r3, [r7, #2]
 80027fc:	041a      	lsls	r2, r3, #16
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	619a      	str	r2, [r3, #24]
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
	...

08002810 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	4603      	mov	r3, r0
 8002818:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800281a:	4b08      	ldr	r3, [pc, #32]	; (800283c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800281c:	695a      	ldr	r2, [r3, #20]
 800281e:	88fb      	ldrh	r3, [r7, #6]
 8002820:	4013      	ands	r3, r2
 8002822:	2b00      	cmp	r3, #0
 8002824:	d006      	beq.n	8002834 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002826:	4a05      	ldr	r2, [pc, #20]	; (800283c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002828:	88fb      	ldrh	r3, [r7, #6]
 800282a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800282c:	88fb      	ldrh	r3, [r7, #6]
 800282e:	4618      	mov	r0, r3
 8002830:	f7ff f99c 	bl	8001b6c <HAL_GPIO_EXTI_Callback>
  }
}
 8002834:	bf00      	nop
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	40013c00 	.word	0x40013c00

08002840 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b086      	sub	sp, #24
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d101      	bne.n	8002852 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e267      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	2b00      	cmp	r3, #0
 800285c:	d075      	beq.n	800294a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800285e:	4b88      	ldr	r3, [pc, #544]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f003 030c 	and.w	r3, r3, #12
 8002866:	2b04      	cmp	r3, #4
 8002868:	d00c      	beq.n	8002884 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800286a:	4b85      	ldr	r3, [pc, #532]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002872:	2b08      	cmp	r3, #8
 8002874:	d112      	bne.n	800289c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002876:	4b82      	ldr	r3, [pc, #520]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800287e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002882:	d10b      	bne.n	800289c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002884:	4b7e      	ldr	r3, [pc, #504]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d05b      	beq.n	8002948 <HAL_RCC_OscConfig+0x108>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d157      	bne.n	8002948 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e242      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028a4:	d106      	bne.n	80028b4 <HAL_RCC_OscConfig+0x74>
 80028a6:	4b76      	ldr	r3, [pc, #472]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a75      	ldr	r2, [pc, #468]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 80028ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028b0:	6013      	str	r3, [r2, #0]
 80028b2:	e01d      	b.n	80028f0 <HAL_RCC_OscConfig+0xb0>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028bc:	d10c      	bne.n	80028d8 <HAL_RCC_OscConfig+0x98>
 80028be:	4b70      	ldr	r3, [pc, #448]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a6f      	ldr	r2, [pc, #444]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 80028c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028c8:	6013      	str	r3, [r2, #0]
 80028ca:	4b6d      	ldr	r3, [pc, #436]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a6c      	ldr	r2, [pc, #432]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 80028d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028d4:	6013      	str	r3, [r2, #0]
 80028d6:	e00b      	b.n	80028f0 <HAL_RCC_OscConfig+0xb0>
 80028d8:	4b69      	ldr	r3, [pc, #420]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a68      	ldr	r2, [pc, #416]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 80028de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028e2:	6013      	str	r3, [r2, #0]
 80028e4:	4b66      	ldr	r3, [pc, #408]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a65      	ldr	r2, [pc, #404]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 80028ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d013      	beq.n	8002920 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f8:	f7ff fc7a 	bl	80021f0 <HAL_GetTick>
 80028fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028fe:	e008      	b.n	8002912 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002900:	f7ff fc76 	bl	80021f0 <HAL_GetTick>
 8002904:	4602      	mov	r2, r0
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	2b64      	cmp	r3, #100	; 0x64
 800290c:	d901      	bls.n	8002912 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e207      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002912:	4b5b      	ldr	r3, [pc, #364]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d0f0      	beq.n	8002900 <HAL_RCC_OscConfig+0xc0>
 800291e:	e014      	b.n	800294a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002920:	f7ff fc66 	bl	80021f0 <HAL_GetTick>
 8002924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002926:	e008      	b.n	800293a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002928:	f7ff fc62 	bl	80021f0 <HAL_GetTick>
 800292c:	4602      	mov	r2, r0
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	2b64      	cmp	r3, #100	; 0x64
 8002934:	d901      	bls.n	800293a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e1f3      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800293a:	4b51      	ldr	r3, [pc, #324]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d1f0      	bne.n	8002928 <HAL_RCC_OscConfig+0xe8>
 8002946:	e000      	b.n	800294a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002948:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d063      	beq.n	8002a1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002956:	4b4a      	ldr	r3, [pc, #296]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f003 030c 	and.w	r3, r3, #12
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00b      	beq.n	800297a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002962:	4b47      	ldr	r3, [pc, #284]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800296a:	2b08      	cmp	r3, #8
 800296c:	d11c      	bne.n	80029a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800296e:	4b44      	ldr	r3, [pc, #272]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d116      	bne.n	80029a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800297a:	4b41      	ldr	r3, [pc, #260]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	2b00      	cmp	r3, #0
 8002984:	d005      	beq.n	8002992 <HAL_RCC_OscConfig+0x152>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	68db      	ldr	r3, [r3, #12]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d001      	beq.n	8002992 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e1c7      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002992:	4b3b      	ldr	r3, [pc, #236]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	00db      	lsls	r3, r3, #3
 80029a0:	4937      	ldr	r1, [pc, #220]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029a6:	e03a      	b.n	8002a1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d020      	beq.n	80029f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029b0:	4b34      	ldr	r3, [pc, #208]	; (8002a84 <HAL_RCC_OscConfig+0x244>)
 80029b2:	2201      	movs	r2, #1
 80029b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b6:	f7ff fc1b 	bl	80021f0 <HAL_GetTick>
 80029ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029bc:	e008      	b.n	80029d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029be:	f7ff fc17 	bl	80021f0 <HAL_GetTick>
 80029c2:	4602      	mov	r2, r0
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d901      	bls.n	80029d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e1a8      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029d0:	4b2b      	ldr	r3, [pc, #172]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d0f0      	beq.n	80029be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029dc:	4b28      	ldr	r3, [pc, #160]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	691b      	ldr	r3, [r3, #16]
 80029e8:	00db      	lsls	r3, r3, #3
 80029ea:	4925      	ldr	r1, [pc, #148]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	600b      	str	r3, [r1, #0]
 80029f0:	e015      	b.n	8002a1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029f2:	4b24      	ldr	r3, [pc, #144]	; (8002a84 <HAL_RCC_OscConfig+0x244>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f8:	f7ff fbfa 	bl	80021f0 <HAL_GetTick>
 80029fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029fe:	e008      	b.n	8002a12 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a00:	f7ff fbf6 	bl	80021f0 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d901      	bls.n	8002a12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e187      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a12:	4b1b      	ldr	r3, [pc, #108]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0302 	and.w	r3, r3, #2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d1f0      	bne.n	8002a00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0308 	and.w	r3, r3, #8
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d036      	beq.n	8002a98 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	695b      	ldr	r3, [r3, #20]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d016      	beq.n	8002a60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a32:	4b15      	ldr	r3, [pc, #84]	; (8002a88 <HAL_RCC_OscConfig+0x248>)
 8002a34:	2201      	movs	r2, #1
 8002a36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a38:	f7ff fbda 	bl	80021f0 <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a40:	f7ff fbd6 	bl	80021f0 <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e167      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a52:	4b0b      	ldr	r3, [pc, #44]	; (8002a80 <HAL_RCC_OscConfig+0x240>)
 8002a54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a56:	f003 0302 	and.w	r3, r3, #2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d0f0      	beq.n	8002a40 <HAL_RCC_OscConfig+0x200>
 8002a5e:	e01b      	b.n	8002a98 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a60:	4b09      	ldr	r3, [pc, #36]	; (8002a88 <HAL_RCC_OscConfig+0x248>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a66:	f7ff fbc3 	bl	80021f0 <HAL_GetTick>
 8002a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a6c:	e00e      	b.n	8002a8c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a6e:	f7ff fbbf 	bl	80021f0 <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d907      	bls.n	8002a8c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e150      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
 8002a80:	40023800 	.word	0x40023800
 8002a84:	42470000 	.word	0x42470000
 8002a88:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a8c:	4b88      	ldr	r3, [pc, #544]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002a8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a90:	f003 0302 	and.w	r3, r3, #2
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d1ea      	bne.n	8002a6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0304 	and.w	r3, r3, #4
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	f000 8097 	beq.w	8002bd4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002aaa:	4b81      	ldr	r3, [pc, #516]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d10f      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	60bb      	str	r3, [r7, #8]
 8002aba:	4b7d      	ldr	r3, [pc, #500]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	4a7c      	ldr	r2, [pc, #496]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002ac0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ac4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ac6:	4b7a      	ldr	r3, [pc, #488]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ace:	60bb      	str	r3, [r7, #8]
 8002ad0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad6:	4b77      	ldr	r3, [pc, #476]	; (8002cb4 <HAL_RCC_OscConfig+0x474>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d118      	bne.n	8002b14 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ae2:	4b74      	ldr	r3, [pc, #464]	; (8002cb4 <HAL_RCC_OscConfig+0x474>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a73      	ldr	r2, [pc, #460]	; (8002cb4 <HAL_RCC_OscConfig+0x474>)
 8002ae8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002aee:	f7ff fb7f 	bl	80021f0 <HAL_GetTick>
 8002af2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002af4:	e008      	b.n	8002b08 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002af6:	f7ff fb7b 	bl	80021f0 <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d901      	bls.n	8002b08 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	e10c      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b08:	4b6a      	ldr	r3, [pc, #424]	; (8002cb4 <HAL_RCC_OscConfig+0x474>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d0f0      	beq.n	8002af6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d106      	bne.n	8002b2a <HAL_RCC_OscConfig+0x2ea>
 8002b1c:	4b64      	ldr	r3, [pc, #400]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002b1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b20:	4a63      	ldr	r2, [pc, #396]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002b22:	f043 0301 	orr.w	r3, r3, #1
 8002b26:	6713      	str	r3, [r2, #112]	; 0x70
 8002b28:	e01c      	b.n	8002b64 <HAL_RCC_OscConfig+0x324>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	2b05      	cmp	r3, #5
 8002b30:	d10c      	bne.n	8002b4c <HAL_RCC_OscConfig+0x30c>
 8002b32:	4b5f      	ldr	r3, [pc, #380]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b36:	4a5e      	ldr	r2, [pc, #376]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002b38:	f043 0304 	orr.w	r3, r3, #4
 8002b3c:	6713      	str	r3, [r2, #112]	; 0x70
 8002b3e:	4b5c      	ldr	r3, [pc, #368]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b42:	4a5b      	ldr	r2, [pc, #364]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002b44:	f043 0301 	orr.w	r3, r3, #1
 8002b48:	6713      	str	r3, [r2, #112]	; 0x70
 8002b4a:	e00b      	b.n	8002b64 <HAL_RCC_OscConfig+0x324>
 8002b4c:	4b58      	ldr	r3, [pc, #352]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b50:	4a57      	ldr	r2, [pc, #348]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002b52:	f023 0301 	bic.w	r3, r3, #1
 8002b56:	6713      	str	r3, [r2, #112]	; 0x70
 8002b58:	4b55      	ldr	r3, [pc, #340]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b5c:	4a54      	ldr	r2, [pc, #336]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002b5e:	f023 0304 	bic.w	r3, r3, #4
 8002b62:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d015      	beq.n	8002b98 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b6c:	f7ff fb40 	bl	80021f0 <HAL_GetTick>
 8002b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b72:	e00a      	b.n	8002b8a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b74:	f7ff fb3c 	bl	80021f0 <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d901      	bls.n	8002b8a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e0cb      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b8a:	4b49      	ldr	r3, [pc, #292]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002b8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d0ee      	beq.n	8002b74 <HAL_RCC_OscConfig+0x334>
 8002b96:	e014      	b.n	8002bc2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b98:	f7ff fb2a 	bl	80021f0 <HAL_GetTick>
 8002b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b9e:	e00a      	b.n	8002bb6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ba0:	f7ff fb26 	bl	80021f0 <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e0b5      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bb6:	4b3e      	ldr	r3, [pc, #248]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bba:	f003 0302 	and.w	r3, r3, #2
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1ee      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bc2:	7dfb      	ldrb	r3, [r7, #23]
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d105      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bc8:	4b39      	ldr	r3, [pc, #228]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bcc:	4a38      	ldr	r2, [pc, #224]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002bce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bd2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	f000 80a1 	beq.w	8002d20 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bde:	4b34      	ldr	r3, [pc, #208]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f003 030c 	and.w	r3, r3, #12
 8002be6:	2b08      	cmp	r3, #8
 8002be8:	d05c      	beq.n	8002ca4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	699b      	ldr	r3, [r3, #24]
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d141      	bne.n	8002c76 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bf2:	4b31      	ldr	r3, [pc, #196]	; (8002cb8 <HAL_RCC_OscConfig+0x478>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf8:	f7ff fafa 	bl	80021f0 <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c00:	f7ff faf6 	bl	80021f0 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e087      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c12:	4b27      	ldr	r3, [pc, #156]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f0      	bne.n	8002c00 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	69da      	ldr	r2, [r3, #28]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6a1b      	ldr	r3, [r3, #32]
 8002c26:	431a      	orrs	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2c:	019b      	lsls	r3, r3, #6
 8002c2e:	431a      	orrs	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c34:	085b      	lsrs	r3, r3, #1
 8002c36:	3b01      	subs	r3, #1
 8002c38:	041b      	lsls	r3, r3, #16
 8002c3a:	431a      	orrs	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c40:	061b      	lsls	r3, r3, #24
 8002c42:	491b      	ldr	r1, [pc, #108]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c48:	4b1b      	ldr	r3, [pc, #108]	; (8002cb8 <HAL_RCC_OscConfig+0x478>)
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c4e:	f7ff facf 	bl	80021f0 <HAL_GetTick>
 8002c52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c54:	e008      	b.n	8002c68 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c56:	f7ff facb 	bl	80021f0 <HAL_GetTick>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d901      	bls.n	8002c68 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e05c      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c68:	4b11      	ldr	r3, [pc, #68]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d0f0      	beq.n	8002c56 <HAL_RCC_OscConfig+0x416>
 8002c74:	e054      	b.n	8002d20 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c76:	4b10      	ldr	r3, [pc, #64]	; (8002cb8 <HAL_RCC_OscConfig+0x478>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c7c:	f7ff fab8 	bl	80021f0 <HAL_GetTick>
 8002c80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c82:	e008      	b.n	8002c96 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c84:	f7ff fab4 	bl	80021f0 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e045      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c96:	4b06      	ldr	r3, [pc, #24]	; (8002cb0 <HAL_RCC_OscConfig+0x470>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d1f0      	bne.n	8002c84 <HAL_RCC_OscConfig+0x444>
 8002ca2:	e03d      	b.n	8002d20 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d107      	bne.n	8002cbc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e038      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
 8002cb0:	40023800 	.word	0x40023800
 8002cb4:	40007000 	.word	0x40007000
 8002cb8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002cbc:	4b1b      	ldr	r3, [pc, #108]	; (8002d2c <HAL_RCC_OscConfig+0x4ec>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	699b      	ldr	r3, [r3, #24]
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d028      	beq.n	8002d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d121      	bne.n	8002d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d11a      	bne.n	8002d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ce6:	68fa      	ldr	r2, [r7, #12]
 8002ce8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002cec:	4013      	ands	r3, r2
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002cf2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d111      	bne.n	8002d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d02:	085b      	lsrs	r3, r3, #1
 8002d04:	3b01      	subs	r3, #1
 8002d06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d107      	bne.n	8002d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d001      	beq.n	8002d20 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e000      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3718      	adds	r7, #24
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	40023800 	.word	0x40023800

08002d30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d101      	bne.n	8002d44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e0cc      	b.n	8002ede <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d44:	4b68      	ldr	r3, [pc, #416]	; (8002ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0307 	and.w	r3, r3, #7
 8002d4c:	683a      	ldr	r2, [r7, #0]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d90c      	bls.n	8002d6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d52:	4b65      	ldr	r3, [pc, #404]	; (8002ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8002d54:	683a      	ldr	r2, [r7, #0]
 8002d56:	b2d2      	uxtb	r2, r2
 8002d58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d5a:	4b63      	ldr	r3, [pc, #396]	; (8002ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0307 	and.w	r3, r3, #7
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d001      	beq.n	8002d6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e0b8      	b.n	8002ede <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0302 	and.w	r3, r3, #2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d020      	beq.n	8002dba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0304 	and.w	r3, r3, #4
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d005      	beq.n	8002d90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d84:	4b59      	ldr	r3, [pc, #356]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	4a58      	ldr	r2, [pc, #352]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002d8a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002d8e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0308 	and.w	r3, r3, #8
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d005      	beq.n	8002da8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d9c:	4b53      	ldr	r3, [pc, #332]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	4a52      	ldr	r2, [pc, #328]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002da2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002da6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002da8:	4b50      	ldr	r3, [pc, #320]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	494d      	ldr	r1, [pc, #308]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0301 	and.w	r3, r3, #1
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d044      	beq.n	8002e50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d107      	bne.n	8002dde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dce:	4b47      	ldr	r3, [pc, #284]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d119      	bne.n	8002e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e07f      	b.n	8002ede <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d003      	beq.n	8002dee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002dea:	2b03      	cmp	r3, #3
 8002dec:	d107      	bne.n	8002dfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dee:	4b3f      	ldr	r3, [pc, #252]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d109      	bne.n	8002e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e06f      	b.n	8002ede <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dfe:	4b3b      	ldr	r3, [pc, #236]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d101      	bne.n	8002e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e067      	b.n	8002ede <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e0e:	4b37      	ldr	r3, [pc, #220]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f023 0203 	bic.w	r2, r3, #3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	4934      	ldr	r1, [pc, #208]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e20:	f7ff f9e6 	bl	80021f0 <HAL_GetTick>
 8002e24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e26:	e00a      	b.n	8002e3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e28:	f7ff f9e2 	bl	80021f0 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e04f      	b.n	8002ede <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e3e:	4b2b      	ldr	r3, [pc, #172]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f003 020c 	and.w	r2, r3, #12
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d1eb      	bne.n	8002e28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e50:	4b25      	ldr	r3, [pc, #148]	; (8002ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0307 	and.w	r3, r3, #7
 8002e58:	683a      	ldr	r2, [r7, #0]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d20c      	bcs.n	8002e78 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e5e:	4b22      	ldr	r3, [pc, #136]	; (8002ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e60:	683a      	ldr	r2, [r7, #0]
 8002e62:	b2d2      	uxtb	r2, r2
 8002e64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e66:	4b20      	ldr	r3, [pc, #128]	; (8002ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0307 	and.w	r3, r3, #7
 8002e6e:	683a      	ldr	r2, [r7, #0]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d001      	beq.n	8002e78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e032      	b.n	8002ede <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0304 	and.w	r3, r3, #4
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d008      	beq.n	8002e96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e84:	4b19      	ldr	r3, [pc, #100]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	4916      	ldr	r1, [pc, #88]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002e92:	4313      	orrs	r3, r2
 8002e94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0308 	and.w	r3, r3, #8
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d009      	beq.n	8002eb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ea2:	4b12      	ldr	r3, [pc, #72]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	691b      	ldr	r3, [r3, #16]
 8002eae:	00db      	lsls	r3, r3, #3
 8002eb0:	490e      	ldr	r1, [pc, #56]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002eb6:	f000 f821 	bl	8002efc <HAL_RCC_GetSysClockFreq>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	4b0b      	ldr	r3, [pc, #44]	; (8002eec <HAL_RCC_ClockConfig+0x1bc>)
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	091b      	lsrs	r3, r3, #4
 8002ec2:	f003 030f 	and.w	r3, r3, #15
 8002ec6:	490a      	ldr	r1, [pc, #40]	; (8002ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8002ec8:	5ccb      	ldrb	r3, [r1, r3]
 8002eca:	fa22 f303 	lsr.w	r3, r2, r3
 8002ece:	4a09      	ldr	r2, [pc, #36]	; (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ed0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002ed2:	4b09      	ldr	r3, [pc, #36]	; (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7ff f946 	bl	8002168 <HAL_InitTick>

  return HAL_OK;
 8002edc:	2300      	movs	r3, #0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	40023c00 	.word	0x40023c00
 8002eec:	40023800 	.word	0x40023800
 8002ef0:	0800417c 	.word	0x0800417c
 8002ef4:	2000001c 	.word	0x2000001c
 8002ef8:	20000020 	.word	0x20000020

08002efc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002efc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f00:	b094      	sub	sp, #80	; 0x50
 8002f02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002f04:	2300      	movs	r3, #0
 8002f06:	647b      	str	r3, [r7, #68]	; 0x44
 8002f08:	2300      	movs	r3, #0
 8002f0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002f10:	2300      	movs	r3, #0
 8002f12:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f14:	4b79      	ldr	r3, [pc, #484]	; (80030fc <HAL_RCC_GetSysClockFreq+0x200>)
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	f003 030c 	and.w	r3, r3, #12
 8002f1c:	2b08      	cmp	r3, #8
 8002f1e:	d00d      	beq.n	8002f3c <HAL_RCC_GetSysClockFreq+0x40>
 8002f20:	2b08      	cmp	r3, #8
 8002f22:	f200 80e1 	bhi.w	80030e8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d002      	beq.n	8002f30 <HAL_RCC_GetSysClockFreq+0x34>
 8002f2a:	2b04      	cmp	r3, #4
 8002f2c:	d003      	beq.n	8002f36 <HAL_RCC_GetSysClockFreq+0x3a>
 8002f2e:	e0db      	b.n	80030e8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f30:	4b73      	ldr	r3, [pc, #460]	; (8003100 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f32:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002f34:	e0db      	b.n	80030ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f36:	4b73      	ldr	r3, [pc, #460]	; (8003104 <HAL_RCC_GetSysClockFreq+0x208>)
 8002f38:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f3a:	e0d8      	b.n	80030ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f3c:	4b6f      	ldr	r3, [pc, #444]	; (80030fc <HAL_RCC_GetSysClockFreq+0x200>)
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f44:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f46:	4b6d      	ldr	r3, [pc, #436]	; (80030fc <HAL_RCC_GetSysClockFreq+0x200>)
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d063      	beq.n	800301a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f52:	4b6a      	ldr	r3, [pc, #424]	; (80030fc <HAL_RCC_GetSysClockFreq+0x200>)
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	099b      	lsrs	r3, r3, #6
 8002f58:	2200      	movs	r2, #0
 8002f5a:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f5c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f64:	633b      	str	r3, [r7, #48]	; 0x30
 8002f66:	2300      	movs	r3, #0
 8002f68:	637b      	str	r3, [r7, #52]	; 0x34
 8002f6a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002f6e:	4622      	mov	r2, r4
 8002f70:	462b      	mov	r3, r5
 8002f72:	f04f 0000 	mov.w	r0, #0
 8002f76:	f04f 0100 	mov.w	r1, #0
 8002f7a:	0159      	lsls	r1, r3, #5
 8002f7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f80:	0150      	lsls	r0, r2, #5
 8002f82:	4602      	mov	r2, r0
 8002f84:	460b      	mov	r3, r1
 8002f86:	4621      	mov	r1, r4
 8002f88:	1a51      	subs	r1, r2, r1
 8002f8a:	6139      	str	r1, [r7, #16]
 8002f8c:	4629      	mov	r1, r5
 8002f8e:	eb63 0301 	sbc.w	r3, r3, r1
 8002f92:	617b      	str	r3, [r7, #20]
 8002f94:	f04f 0200 	mov.w	r2, #0
 8002f98:	f04f 0300 	mov.w	r3, #0
 8002f9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002fa0:	4659      	mov	r1, fp
 8002fa2:	018b      	lsls	r3, r1, #6
 8002fa4:	4651      	mov	r1, sl
 8002fa6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002faa:	4651      	mov	r1, sl
 8002fac:	018a      	lsls	r2, r1, #6
 8002fae:	4651      	mov	r1, sl
 8002fb0:	ebb2 0801 	subs.w	r8, r2, r1
 8002fb4:	4659      	mov	r1, fp
 8002fb6:	eb63 0901 	sbc.w	r9, r3, r1
 8002fba:	f04f 0200 	mov.w	r2, #0
 8002fbe:	f04f 0300 	mov.w	r3, #0
 8002fc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fce:	4690      	mov	r8, r2
 8002fd0:	4699      	mov	r9, r3
 8002fd2:	4623      	mov	r3, r4
 8002fd4:	eb18 0303 	adds.w	r3, r8, r3
 8002fd8:	60bb      	str	r3, [r7, #8]
 8002fda:	462b      	mov	r3, r5
 8002fdc:	eb49 0303 	adc.w	r3, r9, r3
 8002fe0:	60fb      	str	r3, [r7, #12]
 8002fe2:	f04f 0200 	mov.w	r2, #0
 8002fe6:	f04f 0300 	mov.w	r3, #0
 8002fea:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002fee:	4629      	mov	r1, r5
 8002ff0:	024b      	lsls	r3, r1, #9
 8002ff2:	4621      	mov	r1, r4
 8002ff4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002ff8:	4621      	mov	r1, r4
 8002ffa:	024a      	lsls	r2, r1, #9
 8002ffc:	4610      	mov	r0, r2
 8002ffe:	4619      	mov	r1, r3
 8003000:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003002:	2200      	movs	r2, #0
 8003004:	62bb      	str	r3, [r7, #40]	; 0x28
 8003006:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003008:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800300c:	f7fd f930 	bl	8000270 <__aeabi_uldivmod>
 8003010:	4602      	mov	r2, r0
 8003012:	460b      	mov	r3, r1
 8003014:	4613      	mov	r3, r2
 8003016:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003018:	e058      	b.n	80030cc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800301a:	4b38      	ldr	r3, [pc, #224]	; (80030fc <HAL_RCC_GetSysClockFreq+0x200>)
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	099b      	lsrs	r3, r3, #6
 8003020:	2200      	movs	r2, #0
 8003022:	4618      	mov	r0, r3
 8003024:	4611      	mov	r1, r2
 8003026:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800302a:	623b      	str	r3, [r7, #32]
 800302c:	2300      	movs	r3, #0
 800302e:	627b      	str	r3, [r7, #36]	; 0x24
 8003030:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003034:	4642      	mov	r2, r8
 8003036:	464b      	mov	r3, r9
 8003038:	f04f 0000 	mov.w	r0, #0
 800303c:	f04f 0100 	mov.w	r1, #0
 8003040:	0159      	lsls	r1, r3, #5
 8003042:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003046:	0150      	lsls	r0, r2, #5
 8003048:	4602      	mov	r2, r0
 800304a:	460b      	mov	r3, r1
 800304c:	4641      	mov	r1, r8
 800304e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003052:	4649      	mov	r1, r9
 8003054:	eb63 0b01 	sbc.w	fp, r3, r1
 8003058:	f04f 0200 	mov.w	r2, #0
 800305c:	f04f 0300 	mov.w	r3, #0
 8003060:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003064:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003068:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800306c:	ebb2 040a 	subs.w	r4, r2, sl
 8003070:	eb63 050b 	sbc.w	r5, r3, fp
 8003074:	f04f 0200 	mov.w	r2, #0
 8003078:	f04f 0300 	mov.w	r3, #0
 800307c:	00eb      	lsls	r3, r5, #3
 800307e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003082:	00e2      	lsls	r2, r4, #3
 8003084:	4614      	mov	r4, r2
 8003086:	461d      	mov	r5, r3
 8003088:	4643      	mov	r3, r8
 800308a:	18e3      	adds	r3, r4, r3
 800308c:	603b      	str	r3, [r7, #0]
 800308e:	464b      	mov	r3, r9
 8003090:	eb45 0303 	adc.w	r3, r5, r3
 8003094:	607b      	str	r3, [r7, #4]
 8003096:	f04f 0200 	mov.w	r2, #0
 800309a:	f04f 0300 	mov.w	r3, #0
 800309e:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030a2:	4629      	mov	r1, r5
 80030a4:	028b      	lsls	r3, r1, #10
 80030a6:	4621      	mov	r1, r4
 80030a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030ac:	4621      	mov	r1, r4
 80030ae:	028a      	lsls	r2, r1, #10
 80030b0:	4610      	mov	r0, r2
 80030b2:	4619      	mov	r1, r3
 80030b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030b6:	2200      	movs	r2, #0
 80030b8:	61bb      	str	r3, [r7, #24]
 80030ba:	61fa      	str	r2, [r7, #28]
 80030bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030c0:	f7fd f8d6 	bl	8000270 <__aeabi_uldivmod>
 80030c4:	4602      	mov	r2, r0
 80030c6:	460b      	mov	r3, r1
 80030c8:	4613      	mov	r3, r2
 80030ca:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80030cc:	4b0b      	ldr	r3, [pc, #44]	; (80030fc <HAL_RCC_GetSysClockFreq+0x200>)
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	0c1b      	lsrs	r3, r3, #16
 80030d2:	f003 0303 	and.w	r3, r3, #3
 80030d6:	3301      	adds	r3, #1
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80030dc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80030de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80030e6:	e002      	b.n	80030ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030e8:	4b05      	ldr	r3, [pc, #20]	; (8003100 <HAL_RCC_GetSysClockFreq+0x204>)
 80030ea:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80030ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3750      	adds	r7, #80	; 0x50
 80030f4:	46bd      	mov	sp, r7
 80030f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030fa:	bf00      	nop
 80030fc:	40023800 	.word	0x40023800
 8003100:	00f42400 	.word	0x00f42400
 8003104:	007a1200 	.word	0x007a1200

08003108 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d101      	bne.n	800311a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e041      	b.n	800319e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d106      	bne.n	8003134 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2200      	movs	r2, #0
 800312a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f7fe ffac 	bl	800208c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2202      	movs	r2, #2
 8003138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	3304      	adds	r3, #4
 8003144:	4619      	mov	r1, r3
 8003146:	4610      	mov	r0, r2
 8003148:	f000 f9ce 	bl	80034e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2201      	movs	r2, #1
 8003150:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2201      	movs	r2, #1
 8003160:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3708      	adds	r7, #8
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
	...

080031a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b085      	sub	sp, #20
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d001      	beq.n	80031c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e04e      	b.n	800325e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2202      	movs	r2, #2
 80031c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68da      	ldr	r2, [r3, #12]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f042 0201 	orr.w	r2, r2, #1
 80031d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a23      	ldr	r2, [pc, #140]	; (800326c <HAL_TIM_Base_Start_IT+0xc4>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d022      	beq.n	8003228 <HAL_TIM_Base_Start_IT+0x80>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031ea:	d01d      	beq.n	8003228 <HAL_TIM_Base_Start_IT+0x80>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a1f      	ldr	r2, [pc, #124]	; (8003270 <HAL_TIM_Base_Start_IT+0xc8>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d018      	beq.n	8003228 <HAL_TIM_Base_Start_IT+0x80>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a1e      	ldr	r2, [pc, #120]	; (8003274 <HAL_TIM_Base_Start_IT+0xcc>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d013      	beq.n	8003228 <HAL_TIM_Base_Start_IT+0x80>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a1c      	ldr	r2, [pc, #112]	; (8003278 <HAL_TIM_Base_Start_IT+0xd0>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d00e      	beq.n	8003228 <HAL_TIM_Base_Start_IT+0x80>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a1b      	ldr	r2, [pc, #108]	; (800327c <HAL_TIM_Base_Start_IT+0xd4>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d009      	beq.n	8003228 <HAL_TIM_Base_Start_IT+0x80>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a19      	ldr	r2, [pc, #100]	; (8003280 <HAL_TIM_Base_Start_IT+0xd8>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d004      	beq.n	8003228 <HAL_TIM_Base_Start_IT+0x80>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a18      	ldr	r2, [pc, #96]	; (8003284 <HAL_TIM_Base_Start_IT+0xdc>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d111      	bne.n	800324c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f003 0307 	and.w	r3, r3, #7
 8003232:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2b06      	cmp	r3, #6
 8003238:	d010      	beq.n	800325c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f042 0201 	orr.w	r2, r2, #1
 8003248:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800324a:	e007      	b.n	800325c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f042 0201 	orr.w	r2, r2, #1
 800325a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	3714      	adds	r7, #20
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	40010000 	.word	0x40010000
 8003270:	40000400 	.word	0x40000400
 8003274:	40000800 	.word	0x40000800
 8003278:	40000c00 	.word	0x40000c00
 800327c:	40010400 	.word	0x40010400
 8003280:	40014000 	.word	0x40014000
 8003284:	40001800 	.word	0x40001800

08003288 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b082      	sub	sp, #8
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	f003 0302 	and.w	r3, r3, #2
 800329a:	2b02      	cmp	r3, #2
 800329c:	d122      	bne.n	80032e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	f003 0302 	and.w	r3, r3, #2
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d11b      	bne.n	80032e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f06f 0202 	mvn.w	r2, #2
 80032b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2201      	movs	r2, #1
 80032ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	699b      	ldr	r3, [r3, #24]
 80032c2:	f003 0303 	and.w	r3, r3, #3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d003      	beq.n	80032d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f000 f8ee 	bl	80034ac <HAL_TIM_IC_CaptureCallback>
 80032d0:	e005      	b.n	80032de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 f8e0 	bl	8003498 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f000 f8f1 	bl	80034c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	f003 0304 	and.w	r3, r3, #4
 80032ee:	2b04      	cmp	r3, #4
 80032f0:	d122      	bne.n	8003338 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	f003 0304 	and.w	r3, r3, #4
 80032fc:	2b04      	cmp	r3, #4
 80032fe:	d11b      	bne.n	8003338 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f06f 0204 	mvn.w	r2, #4
 8003308:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2202      	movs	r2, #2
 800330e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	699b      	ldr	r3, [r3, #24]
 8003316:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800331a:	2b00      	cmp	r3, #0
 800331c:	d003      	beq.n	8003326 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 f8c4 	bl	80034ac <HAL_TIM_IC_CaptureCallback>
 8003324:	e005      	b.n	8003332 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f000 f8b6 	bl	8003498 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 f8c7 	bl	80034c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	691b      	ldr	r3, [r3, #16]
 800333e:	f003 0308 	and.w	r3, r3, #8
 8003342:	2b08      	cmp	r3, #8
 8003344:	d122      	bne.n	800338c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	f003 0308 	and.w	r3, r3, #8
 8003350:	2b08      	cmp	r3, #8
 8003352:	d11b      	bne.n	800338c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f06f 0208 	mvn.w	r2, #8
 800335c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2204      	movs	r2, #4
 8003362:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	69db      	ldr	r3, [r3, #28]
 800336a:	f003 0303 	and.w	r3, r3, #3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d003      	beq.n	800337a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f000 f89a 	bl	80034ac <HAL_TIM_IC_CaptureCallback>
 8003378:	e005      	b.n	8003386 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 f88c 	bl	8003498 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 f89d 	bl	80034c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	691b      	ldr	r3, [r3, #16]
 8003392:	f003 0310 	and.w	r3, r3, #16
 8003396:	2b10      	cmp	r3, #16
 8003398:	d122      	bne.n	80033e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	f003 0310 	and.w	r3, r3, #16
 80033a4:	2b10      	cmp	r3, #16
 80033a6:	d11b      	bne.n	80033e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f06f 0210 	mvn.w	r2, #16
 80033b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2208      	movs	r2, #8
 80033b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	69db      	ldr	r3, [r3, #28]
 80033be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d003      	beq.n	80033ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 f870 	bl	80034ac <HAL_TIM_IC_CaptureCallback>
 80033cc:	e005      	b.n	80033da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f000 f862 	bl	8003498 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f000 f873 	bl	80034c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	691b      	ldr	r3, [r3, #16]
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d10e      	bne.n	800340c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	f003 0301 	and.w	r3, r3, #1
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d107      	bne.n	800340c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f06f 0201 	mvn.w	r2, #1
 8003404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f7fe fb82 	bl	8001b10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003416:	2b80      	cmp	r3, #128	; 0x80
 8003418:	d10e      	bne.n	8003438 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003424:	2b80      	cmp	r3, #128	; 0x80
 8003426:	d107      	bne.n	8003438 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003430:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 f97e 	bl	8003734 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003442:	2b40      	cmp	r3, #64	; 0x40
 8003444:	d10e      	bne.n	8003464 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003450:	2b40      	cmp	r3, #64	; 0x40
 8003452:	d107      	bne.n	8003464 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800345c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 f838 	bl	80034d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	691b      	ldr	r3, [r3, #16]
 800346a:	f003 0320 	and.w	r3, r3, #32
 800346e:	2b20      	cmp	r3, #32
 8003470:	d10e      	bne.n	8003490 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	f003 0320 	and.w	r3, r3, #32
 800347c:	2b20      	cmp	r3, #32
 800347e:	d107      	bne.n	8003490 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f06f 0220 	mvn.w	r2, #32
 8003488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f000 f948 	bl	8003720 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003490:	bf00      	nop
 8003492:	3708      	adds	r7, #8
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}

08003498 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr

080034ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034b4:	bf00      	nop
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80034c8:	bf00      	nop
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80034dc:	bf00      	nop
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr

080034e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	4a40      	ldr	r2, [pc, #256]	; (80035fc <TIM_Base_SetConfig+0x114>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d013      	beq.n	8003528 <TIM_Base_SetConfig+0x40>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003506:	d00f      	beq.n	8003528 <TIM_Base_SetConfig+0x40>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a3d      	ldr	r2, [pc, #244]	; (8003600 <TIM_Base_SetConfig+0x118>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d00b      	beq.n	8003528 <TIM_Base_SetConfig+0x40>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	4a3c      	ldr	r2, [pc, #240]	; (8003604 <TIM_Base_SetConfig+0x11c>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d007      	beq.n	8003528 <TIM_Base_SetConfig+0x40>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4a3b      	ldr	r2, [pc, #236]	; (8003608 <TIM_Base_SetConfig+0x120>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d003      	beq.n	8003528 <TIM_Base_SetConfig+0x40>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	4a3a      	ldr	r2, [pc, #232]	; (800360c <TIM_Base_SetConfig+0x124>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d108      	bne.n	800353a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800352e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	68fa      	ldr	r2, [r7, #12]
 8003536:	4313      	orrs	r3, r2
 8003538:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a2f      	ldr	r2, [pc, #188]	; (80035fc <TIM_Base_SetConfig+0x114>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d02b      	beq.n	800359a <TIM_Base_SetConfig+0xb2>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003548:	d027      	beq.n	800359a <TIM_Base_SetConfig+0xb2>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a2c      	ldr	r2, [pc, #176]	; (8003600 <TIM_Base_SetConfig+0x118>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d023      	beq.n	800359a <TIM_Base_SetConfig+0xb2>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4a2b      	ldr	r2, [pc, #172]	; (8003604 <TIM_Base_SetConfig+0x11c>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d01f      	beq.n	800359a <TIM_Base_SetConfig+0xb2>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a2a      	ldr	r2, [pc, #168]	; (8003608 <TIM_Base_SetConfig+0x120>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d01b      	beq.n	800359a <TIM_Base_SetConfig+0xb2>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a29      	ldr	r2, [pc, #164]	; (800360c <TIM_Base_SetConfig+0x124>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d017      	beq.n	800359a <TIM_Base_SetConfig+0xb2>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a28      	ldr	r2, [pc, #160]	; (8003610 <TIM_Base_SetConfig+0x128>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d013      	beq.n	800359a <TIM_Base_SetConfig+0xb2>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a27      	ldr	r2, [pc, #156]	; (8003614 <TIM_Base_SetConfig+0x12c>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d00f      	beq.n	800359a <TIM_Base_SetConfig+0xb2>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a26      	ldr	r2, [pc, #152]	; (8003618 <TIM_Base_SetConfig+0x130>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d00b      	beq.n	800359a <TIM_Base_SetConfig+0xb2>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a25      	ldr	r2, [pc, #148]	; (800361c <TIM_Base_SetConfig+0x134>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d007      	beq.n	800359a <TIM_Base_SetConfig+0xb2>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a24      	ldr	r2, [pc, #144]	; (8003620 <TIM_Base_SetConfig+0x138>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d003      	beq.n	800359a <TIM_Base_SetConfig+0xb2>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a23      	ldr	r2, [pc, #140]	; (8003624 <TIM_Base_SetConfig+0x13c>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d108      	bne.n	80035ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	68fa      	ldr	r2, [r7, #12]
 80035be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	689a      	ldr	r2, [r3, #8]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4a0a      	ldr	r2, [pc, #40]	; (80035fc <TIM_Base_SetConfig+0x114>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d003      	beq.n	80035e0 <TIM_Base_SetConfig+0xf8>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	4a0c      	ldr	r2, [pc, #48]	; (800360c <TIM_Base_SetConfig+0x124>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d103      	bne.n	80035e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	691a      	ldr	r2, [r3, #16]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	615a      	str	r2, [r3, #20]
}
 80035ee:	bf00      	nop
 80035f0:	3714      	adds	r7, #20
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	40010000 	.word	0x40010000
 8003600:	40000400 	.word	0x40000400
 8003604:	40000800 	.word	0x40000800
 8003608:	40000c00 	.word	0x40000c00
 800360c:	40010400 	.word	0x40010400
 8003610:	40014000 	.word	0x40014000
 8003614:	40014400 	.word	0x40014400
 8003618:	40014800 	.word	0x40014800
 800361c:	40001800 	.word	0x40001800
 8003620:	40001c00 	.word	0x40001c00
 8003624:	40002000 	.word	0x40002000

08003628 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003628:	b480      	push	{r7}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003638:	2b01      	cmp	r3, #1
 800363a:	d101      	bne.n	8003640 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800363c:	2302      	movs	r3, #2
 800363e:	e05a      	b.n	80036f6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2202      	movs	r2, #2
 800364c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003666:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	68fa      	ldr	r2, [r7, #12]
 800366e:	4313      	orrs	r3, r2
 8003670:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	68fa      	ldr	r2, [r7, #12]
 8003678:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a21      	ldr	r2, [pc, #132]	; (8003704 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d022      	beq.n	80036ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800368c:	d01d      	beq.n	80036ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a1d      	ldr	r2, [pc, #116]	; (8003708 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d018      	beq.n	80036ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a1b      	ldr	r2, [pc, #108]	; (800370c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d013      	beq.n	80036ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a1a      	ldr	r2, [pc, #104]	; (8003710 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d00e      	beq.n	80036ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a18      	ldr	r2, [pc, #96]	; (8003714 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d009      	beq.n	80036ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a17      	ldr	r2, [pc, #92]	; (8003718 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d004      	beq.n	80036ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a15      	ldr	r2, [pc, #84]	; (800371c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d10c      	bne.n	80036e4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	68ba      	ldr	r2, [r7, #8]
 80036d8:	4313      	orrs	r3, r2
 80036da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	68ba      	ldr	r2, [r7, #8]
 80036e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3714      	adds	r7, #20
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop
 8003704:	40010000 	.word	0x40010000
 8003708:	40000400 	.word	0x40000400
 800370c:	40000800 	.word	0x40000800
 8003710:	40000c00 	.word	0x40000c00
 8003714:	40010400 	.word	0x40010400
 8003718:	40014000 	.word	0x40014000
 800371c:	40001800 	.word	0x40001800

08003720 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr

08003734 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800373c:	bf00      	nop
 800373e:	370c      	adds	r7, #12
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr

08003748 <__errno>:
 8003748:	4b01      	ldr	r3, [pc, #4]	; (8003750 <__errno+0x8>)
 800374a:	6818      	ldr	r0, [r3, #0]
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop
 8003750:	20000028 	.word	0x20000028

08003754 <__libc_init_array>:
 8003754:	b570      	push	{r4, r5, r6, lr}
 8003756:	4d0d      	ldr	r5, [pc, #52]	; (800378c <__libc_init_array+0x38>)
 8003758:	4c0d      	ldr	r4, [pc, #52]	; (8003790 <__libc_init_array+0x3c>)
 800375a:	1b64      	subs	r4, r4, r5
 800375c:	10a4      	asrs	r4, r4, #2
 800375e:	2600      	movs	r6, #0
 8003760:	42a6      	cmp	r6, r4
 8003762:	d109      	bne.n	8003778 <__libc_init_array+0x24>
 8003764:	4d0b      	ldr	r5, [pc, #44]	; (8003794 <__libc_init_array+0x40>)
 8003766:	4c0c      	ldr	r4, [pc, #48]	; (8003798 <__libc_init_array+0x44>)
 8003768:	f000 fc8e 	bl	8004088 <_init>
 800376c:	1b64      	subs	r4, r4, r5
 800376e:	10a4      	asrs	r4, r4, #2
 8003770:	2600      	movs	r6, #0
 8003772:	42a6      	cmp	r6, r4
 8003774:	d105      	bne.n	8003782 <__libc_init_array+0x2e>
 8003776:	bd70      	pop	{r4, r5, r6, pc}
 8003778:	f855 3b04 	ldr.w	r3, [r5], #4
 800377c:	4798      	blx	r3
 800377e:	3601      	adds	r6, #1
 8003780:	e7ee      	b.n	8003760 <__libc_init_array+0xc>
 8003782:	f855 3b04 	ldr.w	r3, [r5], #4
 8003786:	4798      	blx	r3
 8003788:	3601      	adds	r6, #1
 800378a:	e7f2      	b.n	8003772 <__libc_init_array+0x1e>
 800378c:	080041c8 	.word	0x080041c8
 8003790:	080041c8 	.word	0x080041c8
 8003794:	080041c8 	.word	0x080041c8
 8003798:	080041cc 	.word	0x080041cc

0800379c <memset>:
 800379c:	4402      	add	r2, r0
 800379e:	4603      	mov	r3, r0
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d100      	bne.n	80037a6 <memset+0xa>
 80037a4:	4770      	bx	lr
 80037a6:	f803 1b01 	strb.w	r1, [r3], #1
 80037aa:	e7f9      	b.n	80037a0 <memset+0x4>

080037ac <siprintf>:
 80037ac:	b40e      	push	{r1, r2, r3}
 80037ae:	b500      	push	{lr}
 80037b0:	b09c      	sub	sp, #112	; 0x70
 80037b2:	ab1d      	add	r3, sp, #116	; 0x74
 80037b4:	9002      	str	r0, [sp, #8]
 80037b6:	9006      	str	r0, [sp, #24]
 80037b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80037bc:	4809      	ldr	r0, [pc, #36]	; (80037e4 <siprintf+0x38>)
 80037be:	9107      	str	r1, [sp, #28]
 80037c0:	9104      	str	r1, [sp, #16]
 80037c2:	4909      	ldr	r1, [pc, #36]	; (80037e8 <siprintf+0x3c>)
 80037c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80037c8:	9105      	str	r1, [sp, #20]
 80037ca:	6800      	ldr	r0, [r0, #0]
 80037cc:	9301      	str	r3, [sp, #4]
 80037ce:	a902      	add	r1, sp, #8
 80037d0:	f000 f868 	bl	80038a4 <_svfiprintf_r>
 80037d4:	9b02      	ldr	r3, [sp, #8]
 80037d6:	2200      	movs	r2, #0
 80037d8:	701a      	strb	r2, [r3, #0]
 80037da:	b01c      	add	sp, #112	; 0x70
 80037dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80037e0:	b003      	add	sp, #12
 80037e2:	4770      	bx	lr
 80037e4:	20000028 	.word	0x20000028
 80037e8:	ffff0208 	.word	0xffff0208

080037ec <__ssputs_r>:
 80037ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037f0:	688e      	ldr	r6, [r1, #8]
 80037f2:	429e      	cmp	r6, r3
 80037f4:	4682      	mov	sl, r0
 80037f6:	460c      	mov	r4, r1
 80037f8:	4690      	mov	r8, r2
 80037fa:	461f      	mov	r7, r3
 80037fc:	d838      	bhi.n	8003870 <__ssputs_r+0x84>
 80037fe:	898a      	ldrh	r2, [r1, #12]
 8003800:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003804:	d032      	beq.n	800386c <__ssputs_r+0x80>
 8003806:	6825      	ldr	r5, [r4, #0]
 8003808:	6909      	ldr	r1, [r1, #16]
 800380a:	eba5 0901 	sub.w	r9, r5, r1
 800380e:	6965      	ldr	r5, [r4, #20]
 8003810:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003814:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003818:	3301      	adds	r3, #1
 800381a:	444b      	add	r3, r9
 800381c:	106d      	asrs	r5, r5, #1
 800381e:	429d      	cmp	r5, r3
 8003820:	bf38      	it	cc
 8003822:	461d      	movcc	r5, r3
 8003824:	0553      	lsls	r3, r2, #21
 8003826:	d531      	bpl.n	800388c <__ssputs_r+0xa0>
 8003828:	4629      	mov	r1, r5
 800382a:	f000 fb63 	bl	8003ef4 <_malloc_r>
 800382e:	4606      	mov	r6, r0
 8003830:	b950      	cbnz	r0, 8003848 <__ssputs_r+0x5c>
 8003832:	230c      	movs	r3, #12
 8003834:	f8ca 3000 	str.w	r3, [sl]
 8003838:	89a3      	ldrh	r3, [r4, #12]
 800383a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800383e:	81a3      	strh	r3, [r4, #12]
 8003840:	f04f 30ff 	mov.w	r0, #4294967295
 8003844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003848:	6921      	ldr	r1, [r4, #16]
 800384a:	464a      	mov	r2, r9
 800384c:	f000 fabe 	bl	8003dcc <memcpy>
 8003850:	89a3      	ldrh	r3, [r4, #12]
 8003852:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003856:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800385a:	81a3      	strh	r3, [r4, #12]
 800385c:	6126      	str	r6, [r4, #16]
 800385e:	6165      	str	r5, [r4, #20]
 8003860:	444e      	add	r6, r9
 8003862:	eba5 0509 	sub.w	r5, r5, r9
 8003866:	6026      	str	r6, [r4, #0]
 8003868:	60a5      	str	r5, [r4, #8]
 800386a:	463e      	mov	r6, r7
 800386c:	42be      	cmp	r6, r7
 800386e:	d900      	bls.n	8003872 <__ssputs_r+0x86>
 8003870:	463e      	mov	r6, r7
 8003872:	6820      	ldr	r0, [r4, #0]
 8003874:	4632      	mov	r2, r6
 8003876:	4641      	mov	r1, r8
 8003878:	f000 fab6 	bl	8003de8 <memmove>
 800387c:	68a3      	ldr	r3, [r4, #8]
 800387e:	1b9b      	subs	r3, r3, r6
 8003880:	60a3      	str	r3, [r4, #8]
 8003882:	6823      	ldr	r3, [r4, #0]
 8003884:	4433      	add	r3, r6
 8003886:	6023      	str	r3, [r4, #0]
 8003888:	2000      	movs	r0, #0
 800388a:	e7db      	b.n	8003844 <__ssputs_r+0x58>
 800388c:	462a      	mov	r2, r5
 800388e:	f000 fba5 	bl	8003fdc <_realloc_r>
 8003892:	4606      	mov	r6, r0
 8003894:	2800      	cmp	r0, #0
 8003896:	d1e1      	bne.n	800385c <__ssputs_r+0x70>
 8003898:	6921      	ldr	r1, [r4, #16]
 800389a:	4650      	mov	r0, sl
 800389c:	f000 fabe 	bl	8003e1c <_free_r>
 80038a0:	e7c7      	b.n	8003832 <__ssputs_r+0x46>
	...

080038a4 <_svfiprintf_r>:
 80038a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038a8:	4698      	mov	r8, r3
 80038aa:	898b      	ldrh	r3, [r1, #12]
 80038ac:	061b      	lsls	r3, r3, #24
 80038ae:	b09d      	sub	sp, #116	; 0x74
 80038b0:	4607      	mov	r7, r0
 80038b2:	460d      	mov	r5, r1
 80038b4:	4614      	mov	r4, r2
 80038b6:	d50e      	bpl.n	80038d6 <_svfiprintf_r+0x32>
 80038b8:	690b      	ldr	r3, [r1, #16]
 80038ba:	b963      	cbnz	r3, 80038d6 <_svfiprintf_r+0x32>
 80038bc:	2140      	movs	r1, #64	; 0x40
 80038be:	f000 fb19 	bl	8003ef4 <_malloc_r>
 80038c2:	6028      	str	r0, [r5, #0]
 80038c4:	6128      	str	r0, [r5, #16]
 80038c6:	b920      	cbnz	r0, 80038d2 <_svfiprintf_r+0x2e>
 80038c8:	230c      	movs	r3, #12
 80038ca:	603b      	str	r3, [r7, #0]
 80038cc:	f04f 30ff 	mov.w	r0, #4294967295
 80038d0:	e0d1      	b.n	8003a76 <_svfiprintf_r+0x1d2>
 80038d2:	2340      	movs	r3, #64	; 0x40
 80038d4:	616b      	str	r3, [r5, #20]
 80038d6:	2300      	movs	r3, #0
 80038d8:	9309      	str	r3, [sp, #36]	; 0x24
 80038da:	2320      	movs	r3, #32
 80038dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80038e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80038e4:	2330      	movs	r3, #48	; 0x30
 80038e6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003a90 <_svfiprintf_r+0x1ec>
 80038ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80038ee:	f04f 0901 	mov.w	r9, #1
 80038f2:	4623      	mov	r3, r4
 80038f4:	469a      	mov	sl, r3
 80038f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80038fa:	b10a      	cbz	r2, 8003900 <_svfiprintf_r+0x5c>
 80038fc:	2a25      	cmp	r2, #37	; 0x25
 80038fe:	d1f9      	bne.n	80038f4 <_svfiprintf_r+0x50>
 8003900:	ebba 0b04 	subs.w	fp, sl, r4
 8003904:	d00b      	beq.n	800391e <_svfiprintf_r+0x7a>
 8003906:	465b      	mov	r3, fp
 8003908:	4622      	mov	r2, r4
 800390a:	4629      	mov	r1, r5
 800390c:	4638      	mov	r0, r7
 800390e:	f7ff ff6d 	bl	80037ec <__ssputs_r>
 8003912:	3001      	adds	r0, #1
 8003914:	f000 80aa 	beq.w	8003a6c <_svfiprintf_r+0x1c8>
 8003918:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800391a:	445a      	add	r2, fp
 800391c:	9209      	str	r2, [sp, #36]	; 0x24
 800391e:	f89a 3000 	ldrb.w	r3, [sl]
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 80a2 	beq.w	8003a6c <_svfiprintf_r+0x1c8>
 8003928:	2300      	movs	r3, #0
 800392a:	f04f 32ff 	mov.w	r2, #4294967295
 800392e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003932:	f10a 0a01 	add.w	sl, sl, #1
 8003936:	9304      	str	r3, [sp, #16]
 8003938:	9307      	str	r3, [sp, #28]
 800393a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800393e:	931a      	str	r3, [sp, #104]	; 0x68
 8003940:	4654      	mov	r4, sl
 8003942:	2205      	movs	r2, #5
 8003944:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003948:	4851      	ldr	r0, [pc, #324]	; (8003a90 <_svfiprintf_r+0x1ec>)
 800394a:	f7fc fc41 	bl	80001d0 <memchr>
 800394e:	9a04      	ldr	r2, [sp, #16]
 8003950:	b9d8      	cbnz	r0, 800398a <_svfiprintf_r+0xe6>
 8003952:	06d0      	lsls	r0, r2, #27
 8003954:	bf44      	itt	mi
 8003956:	2320      	movmi	r3, #32
 8003958:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800395c:	0711      	lsls	r1, r2, #28
 800395e:	bf44      	itt	mi
 8003960:	232b      	movmi	r3, #43	; 0x2b
 8003962:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003966:	f89a 3000 	ldrb.w	r3, [sl]
 800396a:	2b2a      	cmp	r3, #42	; 0x2a
 800396c:	d015      	beq.n	800399a <_svfiprintf_r+0xf6>
 800396e:	9a07      	ldr	r2, [sp, #28]
 8003970:	4654      	mov	r4, sl
 8003972:	2000      	movs	r0, #0
 8003974:	f04f 0c0a 	mov.w	ip, #10
 8003978:	4621      	mov	r1, r4
 800397a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800397e:	3b30      	subs	r3, #48	; 0x30
 8003980:	2b09      	cmp	r3, #9
 8003982:	d94e      	bls.n	8003a22 <_svfiprintf_r+0x17e>
 8003984:	b1b0      	cbz	r0, 80039b4 <_svfiprintf_r+0x110>
 8003986:	9207      	str	r2, [sp, #28]
 8003988:	e014      	b.n	80039b4 <_svfiprintf_r+0x110>
 800398a:	eba0 0308 	sub.w	r3, r0, r8
 800398e:	fa09 f303 	lsl.w	r3, r9, r3
 8003992:	4313      	orrs	r3, r2
 8003994:	9304      	str	r3, [sp, #16]
 8003996:	46a2      	mov	sl, r4
 8003998:	e7d2      	b.n	8003940 <_svfiprintf_r+0x9c>
 800399a:	9b03      	ldr	r3, [sp, #12]
 800399c:	1d19      	adds	r1, r3, #4
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	9103      	str	r1, [sp, #12]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	bfbb      	ittet	lt
 80039a6:	425b      	neglt	r3, r3
 80039a8:	f042 0202 	orrlt.w	r2, r2, #2
 80039ac:	9307      	strge	r3, [sp, #28]
 80039ae:	9307      	strlt	r3, [sp, #28]
 80039b0:	bfb8      	it	lt
 80039b2:	9204      	strlt	r2, [sp, #16]
 80039b4:	7823      	ldrb	r3, [r4, #0]
 80039b6:	2b2e      	cmp	r3, #46	; 0x2e
 80039b8:	d10c      	bne.n	80039d4 <_svfiprintf_r+0x130>
 80039ba:	7863      	ldrb	r3, [r4, #1]
 80039bc:	2b2a      	cmp	r3, #42	; 0x2a
 80039be:	d135      	bne.n	8003a2c <_svfiprintf_r+0x188>
 80039c0:	9b03      	ldr	r3, [sp, #12]
 80039c2:	1d1a      	adds	r2, r3, #4
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	9203      	str	r2, [sp, #12]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	bfb8      	it	lt
 80039cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80039d0:	3402      	adds	r4, #2
 80039d2:	9305      	str	r3, [sp, #20]
 80039d4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003aa0 <_svfiprintf_r+0x1fc>
 80039d8:	7821      	ldrb	r1, [r4, #0]
 80039da:	2203      	movs	r2, #3
 80039dc:	4650      	mov	r0, sl
 80039de:	f7fc fbf7 	bl	80001d0 <memchr>
 80039e2:	b140      	cbz	r0, 80039f6 <_svfiprintf_r+0x152>
 80039e4:	2340      	movs	r3, #64	; 0x40
 80039e6:	eba0 000a 	sub.w	r0, r0, sl
 80039ea:	fa03 f000 	lsl.w	r0, r3, r0
 80039ee:	9b04      	ldr	r3, [sp, #16]
 80039f0:	4303      	orrs	r3, r0
 80039f2:	3401      	adds	r4, #1
 80039f4:	9304      	str	r3, [sp, #16]
 80039f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039fa:	4826      	ldr	r0, [pc, #152]	; (8003a94 <_svfiprintf_r+0x1f0>)
 80039fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003a00:	2206      	movs	r2, #6
 8003a02:	f7fc fbe5 	bl	80001d0 <memchr>
 8003a06:	2800      	cmp	r0, #0
 8003a08:	d038      	beq.n	8003a7c <_svfiprintf_r+0x1d8>
 8003a0a:	4b23      	ldr	r3, [pc, #140]	; (8003a98 <_svfiprintf_r+0x1f4>)
 8003a0c:	bb1b      	cbnz	r3, 8003a56 <_svfiprintf_r+0x1b2>
 8003a0e:	9b03      	ldr	r3, [sp, #12]
 8003a10:	3307      	adds	r3, #7
 8003a12:	f023 0307 	bic.w	r3, r3, #7
 8003a16:	3308      	adds	r3, #8
 8003a18:	9303      	str	r3, [sp, #12]
 8003a1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a1c:	4433      	add	r3, r6
 8003a1e:	9309      	str	r3, [sp, #36]	; 0x24
 8003a20:	e767      	b.n	80038f2 <_svfiprintf_r+0x4e>
 8003a22:	fb0c 3202 	mla	r2, ip, r2, r3
 8003a26:	460c      	mov	r4, r1
 8003a28:	2001      	movs	r0, #1
 8003a2a:	e7a5      	b.n	8003978 <_svfiprintf_r+0xd4>
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	3401      	adds	r4, #1
 8003a30:	9305      	str	r3, [sp, #20]
 8003a32:	4619      	mov	r1, r3
 8003a34:	f04f 0c0a 	mov.w	ip, #10
 8003a38:	4620      	mov	r0, r4
 8003a3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a3e:	3a30      	subs	r2, #48	; 0x30
 8003a40:	2a09      	cmp	r2, #9
 8003a42:	d903      	bls.n	8003a4c <_svfiprintf_r+0x1a8>
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d0c5      	beq.n	80039d4 <_svfiprintf_r+0x130>
 8003a48:	9105      	str	r1, [sp, #20]
 8003a4a:	e7c3      	b.n	80039d4 <_svfiprintf_r+0x130>
 8003a4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003a50:	4604      	mov	r4, r0
 8003a52:	2301      	movs	r3, #1
 8003a54:	e7f0      	b.n	8003a38 <_svfiprintf_r+0x194>
 8003a56:	ab03      	add	r3, sp, #12
 8003a58:	9300      	str	r3, [sp, #0]
 8003a5a:	462a      	mov	r2, r5
 8003a5c:	4b0f      	ldr	r3, [pc, #60]	; (8003a9c <_svfiprintf_r+0x1f8>)
 8003a5e:	a904      	add	r1, sp, #16
 8003a60:	4638      	mov	r0, r7
 8003a62:	f3af 8000 	nop.w
 8003a66:	1c42      	adds	r2, r0, #1
 8003a68:	4606      	mov	r6, r0
 8003a6a:	d1d6      	bne.n	8003a1a <_svfiprintf_r+0x176>
 8003a6c:	89ab      	ldrh	r3, [r5, #12]
 8003a6e:	065b      	lsls	r3, r3, #25
 8003a70:	f53f af2c 	bmi.w	80038cc <_svfiprintf_r+0x28>
 8003a74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003a76:	b01d      	add	sp, #116	; 0x74
 8003a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a7c:	ab03      	add	r3, sp, #12
 8003a7e:	9300      	str	r3, [sp, #0]
 8003a80:	462a      	mov	r2, r5
 8003a82:	4b06      	ldr	r3, [pc, #24]	; (8003a9c <_svfiprintf_r+0x1f8>)
 8003a84:	a904      	add	r1, sp, #16
 8003a86:	4638      	mov	r0, r7
 8003a88:	f000 f87a 	bl	8003b80 <_printf_i>
 8003a8c:	e7eb      	b.n	8003a66 <_svfiprintf_r+0x1c2>
 8003a8e:	bf00      	nop
 8003a90:	0800418c 	.word	0x0800418c
 8003a94:	08004196 	.word	0x08004196
 8003a98:	00000000 	.word	0x00000000
 8003a9c:	080037ed 	.word	0x080037ed
 8003aa0:	08004192 	.word	0x08004192

08003aa4 <_printf_common>:
 8003aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003aa8:	4616      	mov	r6, r2
 8003aaa:	4699      	mov	r9, r3
 8003aac:	688a      	ldr	r2, [r1, #8]
 8003aae:	690b      	ldr	r3, [r1, #16]
 8003ab0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	bfb8      	it	lt
 8003ab8:	4613      	movlt	r3, r2
 8003aba:	6033      	str	r3, [r6, #0]
 8003abc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ac0:	4607      	mov	r7, r0
 8003ac2:	460c      	mov	r4, r1
 8003ac4:	b10a      	cbz	r2, 8003aca <_printf_common+0x26>
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	6033      	str	r3, [r6, #0]
 8003aca:	6823      	ldr	r3, [r4, #0]
 8003acc:	0699      	lsls	r1, r3, #26
 8003ace:	bf42      	ittt	mi
 8003ad0:	6833      	ldrmi	r3, [r6, #0]
 8003ad2:	3302      	addmi	r3, #2
 8003ad4:	6033      	strmi	r3, [r6, #0]
 8003ad6:	6825      	ldr	r5, [r4, #0]
 8003ad8:	f015 0506 	ands.w	r5, r5, #6
 8003adc:	d106      	bne.n	8003aec <_printf_common+0x48>
 8003ade:	f104 0a19 	add.w	sl, r4, #25
 8003ae2:	68e3      	ldr	r3, [r4, #12]
 8003ae4:	6832      	ldr	r2, [r6, #0]
 8003ae6:	1a9b      	subs	r3, r3, r2
 8003ae8:	42ab      	cmp	r3, r5
 8003aea:	dc26      	bgt.n	8003b3a <_printf_common+0x96>
 8003aec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003af0:	1e13      	subs	r3, r2, #0
 8003af2:	6822      	ldr	r2, [r4, #0]
 8003af4:	bf18      	it	ne
 8003af6:	2301      	movne	r3, #1
 8003af8:	0692      	lsls	r2, r2, #26
 8003afa:	d42b      	bmi.n	8003b54 <_printf_common+0xb0>
 8003afc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b00:	4649      	mov	r1, r9
 8003b02:	4638      	mov	r0, r7
 8003b04:	47c0      	blx	r8
 8003b06:	3001      	adds	r0, #1
 8003b08:	d01e      	beq.n	8003b48 <_printf_common+0xa4>
 8003b0a:	6823      	ldr	r3, [r4, #0]
 8003b0c:	68e5      	ldr	r5, [r4, #12]
 8003b0e:	6832      	ldr	r2, [r6, #0]
 8003b10:	f003 0306 	and.w	r3, r3, #6
 8003b14:	2b04      	cmp	r3, #4
 8003b16:	bf08      	it	eq
 8003b18:	1aad      	subeq	r5, r5, r2
 8003b1a:	68a3      	ldr	r3, [r4, #8]
 8003b1c:	6922      	ldr	r2, [r4, #16]
 8003b1e:	bf0c      	ite	eq
 8003b20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b24:	2500      	movne	r5, #0
 8003b26:	4293      	cmp	r3, r2
 8003b28:	bfc4      	itt	gt
 8003b2a:	1a9b      	subgt	r3, r3, r2
 8003b2c:	18ed      	addgt	r5, r5, r3
 8003b2e:	2600      	movs	r6, #0
 8003b30:	341a      	adds	r4, #26
 8003b32:	42b5      	cmp	r5, r6
 8003b34:	d11a      	bne.n	8003b6c <_printf_common+0xc8>
 8003b36:	2000      	movs	r0, #0
 8003b38:	e008      	b.n	8003b4c <_printf_common+0xa8>
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	4652      	mov	r2, sl
 8003b3e:	4649      	mov	r1, r9
 8003b40:	4638      	mov	r0, r7
 8003b42:	47c0      	blx	r8
 8003b44:	3001      	adds	r0, #1
 8003b46:	d103      	bne.n	8003b50 <_printf_common+0xac>
 8003b48:	f04f 30ff 	mov.w	r0, #4294967295
 8003b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b50:	3501      	adds	r5, #1
 8003b52:	e7c6      	b.n	8003ae2 <_printf_common+0x3e>
 8003b54:	18e1      	adds	r1, r4, r3
 8003b56:	1c5a      	adds	r2, r3, #1
 8003b58:	2030      	movs	r0, #48	; 0x30
 8003b5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003b5e:	4422      	add	r2, r4
 8003b60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003b64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003b68:	3302      	adds	r3, #2
 8003b6a:	e7c7      	b.n	8003afc <_printf_common+0x58>
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	4622      	mov	r2, r4
 8003b70:	4649      	mov	r1, r9
 8003b72:	4638      	mov	r0, r7
 8003b74:	47c0      	blx	r8
 8003b76:	3001      	adds	r0, #1
 8003b78:	d0e6      	beq.n	8003b48 <_printf_common+0xa4>
 8003b7a:	3601      	adds	r6, #1
 8003b7c:	e7d9      	b.n	8003b32 <_printf_common+0x8e>
	...

08003b80 <_printf_i>:
 8003b80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b84:	7e0f      	ldrb	r7, [r1, #24]
 8003b86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003b88:	2f78      	cmp	r7, #120	; 0x78
 8003b8a:	4691      	mov	r9, r2
 8003b8c:	4680      	mov	r8, r0
 8003b8e:	460c      	mov	r4, r1
 8003b90:	469a      	mov	sl, r3
 8003b92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003b96:	d807      	bhi.n	8003ba8 <_printf_i+0x28>
 8003b98:	2f62      	cmp	r7, #98	; 0x62
 8003b9a:	d80a      	bhi.n	8003bb2 <_printf_i+0x32>
 8003b9c:	2f00      	cmp	r7, #0
 8003b9e:	f000 80d8 	beq.w	8003d52 <_printf_i+0x1d2>
 8003ba2:	2f58      	cmp	r7, #88	; 0x58
 8003ba4:	f000 80a3 	beq.w	8003cee <_printf_i+0x16e>
 8003ba8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003bac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003bb0:	e03a      	b.n	8003c28 <_printf_i+0xa8>
 8003bb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003bb6:	2b15      	cmp	r3, #21
 8003bb8:	d8f6      	bhi.n	8003ba8 <_printf_i+0x28>
 8003bba:	a101      	add	r1, pc, #4	; (adr r1, 8003bc0 <_printf_i+0x40>)
 8003bbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003bc0:	08003c19 	.word	0x08003c19
 8003bc4:	08003c2d 	.word	0x08003c2d
 8003bc8:	08003ba9 	.word	0x08003ba9
 8003bcc:	08003ba9 	.word	0x08003ba9
 8003bd0:	08003ba9 	.word	0x08003ba9
 8003bd4:	08003ba9 	.word	0x08003ba9
 8003bd8:	08003c2d 	.word	0x08003c2d
 8003bdc:	08003ba9 	.word	0x08003ba9
 8003be0:	08003ba9 	.word	0x08003ba9
 8003be4:	08003ba9 	.word	0x08003ba9
 8003be8:	08003ba9 	.word	0x08003ba9
 8003bec:	08003d39 	.word	0x08003d39
 8003bf0:	08003c5d 	.word	0x08003c5d
 8003bf4:	08003d1b 	.word	0x08003d1b
 8003bf8:	08003ba9 	.word	0x08003ba9
 8003bfc:	08003ba9 	.word	0x08003ba9
 8003c00:	08003d5b 	.word	0x08003d5b
 8003c04:	08003ba9 	.word	0x08003ba9
 8003c08:	08003c5d 	.word	0x08003c5d
 8003c0c:	08003ba9 	.word	0x08003ba9
 8003c10:	08003ba9 	.word	0x08003ba9
 8003c14:	08003d23 	.word	0x08003d23
 8003c18:	682b      	ldr	r3, [r5, #0]
 8003c1a:	1d1a      	adds	r2, r3, #4
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	602a      	str	r2, [r5, #0]
 8003c20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e0a3      	b.n	8003d74 <_printf_i+0x1f4>
 8003c2c:	6820      	ldr	r0, [r4, #0]
 8003c2e:	6829      	ldr	r1, [r5, #0]
 8003c30:	0606      	lsls	r6, r0, #24
 8003c32:	f101 0304 	add.w	r3, r1, #4
 8003c36:	d50a      	bpl.n	8003c4e <_printf_i+0xce>
 8003c38:	680e      	ldr	r6, [r1, #0]
 8003c3a:	602b      	str	r3, [r5, #0]
 8003c3c:	2e00      	cmp	r6, #0
 8003c3e:	da03      	bge.n	8003c48 <_printf_i+0xc8>
 8003c40:	232d      	movs	r3, #45	; 0x2d
 8003c42:	4276      	negs	r6, r6
 8003c44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c48:	485e      	ldr	r0, [pc, #376]	; (8003dc4 <_printf_i+0x244>)
 8003c4a:	230a      	movs	r3, #10
 8003c4c:	e019      	b.n	8003c82 <_printf_i+0x102>
 8003c4e:	680e      	ldr	r6, [r1, #0]
 8003c50:	602b      	str	r3, [r5, #0]
 8003c52:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003c56:	bf18      	it	ne
 8003c58:	b236      	sxthne	r6, r6
 8003c5a:	e7ef      	b.n	8003c3c <_printf_i+0xbc>
 8003c5c:	682b      	ldr	r3, [r5, #0]
 8003c5e:	6820      	ldr	r0, [r4, #0]
 8003c60:	1d19      	adds	r1, r3, #4
 8003c62:	6029      	str	r1, [r5, #0]
 8003c64:	0601      	lsls	r1, r0, #24
 8003c66:	d501      	bpl.n	8003c6c <_printf_i+0xec>
 8003c68:	681e      	ldr	r6, [r3, #0]
 8003c6a:	e002      	b.n	8003c72 <_printf_i+0xf2>
 8003c6c:	0646      	lsls	r6, r0, #25
 8003c6e:	d5fb      	bpl.n	8003c68 <_printf_i+0xe8>
 8003c70:	881e      	ldrh	r6, [r3, #0]
 8003c72:	4854      	ldr	r0, [pc, #336]	; (8003dc4 <_printf_i+0x244>)
 8003c74:	2f6f      	cmp	r7, #111	; 0x6f
 8003c76:	bf0c      	ite	eq
 8003c78:	2308      	moveq	r3, #8
 8003c7a:	230a      	movne	r3, #10
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003c82:	6865      	ldr	r5, [r4, #4]
 8003c84:	60a5      	str	r5, [r4, #8]
 8003c86:	2d00      	cmp	r5, #0
 8003c88:	bfa2      	ittt	ge
 8003c8a:	6821      	ldrge	r1, [r4, #0]
 8003c8c:	f021 0104 	bicge.w	r1, r1, #4
 8003c90:	6021      	strge	r1, [r4, #0]
 8003c92:	b90e      	cbnz	r6, 8003c98 <_printf_i+0x118>
 8003c94:	2d00      	cmp	r5, #0
 8003c96:	d04d      	beq.n	8003d34 <_printf_i+0x1b4>
 8003c98:	4615      	mov	r5, r2
 8003c9a:	fbb6 f1f3 	udiv	r1, r6, r3
 8003c9e:	fb03 6711 	mls	r7, r3, r1, r6
 8003ca2:	5dc7      	ldrb	r7, [r0, r7]
 8003ca4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003ca8:	4637      	mov	r7, r6
 8003caa:	42bb      	cmp	r3, r7
 8003cac:	460e      	mov	r6, r1
 8003cae:	d9f4      	bls.n	8003c9a <_printf_i+0x11a>
 8003cb0:	2b08      	cmp	r3, #8
 8003cb2:	d10b      	bne.n	8003ccc <_printf_i+0x14c>
 8003cb4:	6823      	ldr	r3, [r4, #0]
 8003cb6:	07de      	lsls	r6, r3, #31
 8003cb8:	d508      	bpl.n	8003ccc <_printf_i+0x14c>
 8003cba:	6923      	ldr	r3, [r4, #16]
 8003cbc:	6861      	ldr	r1, [r4, #4]
 8003cbe:	4299      	cmp	r1, r3
 8003cc0:	bfde      	ittt	le
 8003cc2:	2330      	movle	r3, #48	; 0x30
 8003cc4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003cc8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003ccc:	1b52      	subs	r2, r2, r5
 8003cce:	6122      	str	r2, [r4, #16]
 8003cd0:	f8cd a000 	str.w	sl, [sp]
 8003cd4:	464b      	mov	r3, r9
 8003cd6:	aa03      	add	r2, sp, #12
 8003cd8:	4621      	mov	r1, r4
 8003cda:	4640      	mov	r0, r8
 8003cdc:	f7ff fee2 	bl	8003aa4 <_printf_common>
 8003ce0:	3001      	adds	r0, #1
 8003ce2:	d14c      	bne.n	8003d7e <_printf_i+0x1fe>
 8003ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce8:	b004      	add	sp, #16
 8003cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cee:	4835      	ldr	r0, [pc, #212]	; (8003dc4 <_printf_i+0x244>)
 8003cf0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003cf4:	6829      	ldr	r1, [r5, #0]
 8003cf6:	6823      	ldr	r3, [r4, #0]
 8003cf8:	f851 6b04 	ldr.w	r6, [r1], #4
 8003cfc:	6029      	str	r1, [r5, #0]
 8003cfe:	061d      	lsls	r5, r3, #24
 8003d00:	d514      	bpl.n	8003d2c <_printf_i+0x1ac>
 8003d02:	07df      	lsls	r7, r3, #31
 8003d04:	bf44      	itt	mi
 8003d06:	f043 0320 	orrmi.w	r3, r3, #32
 8003d0a:	6023      	strmi	r3, [r4, #0]
 8003d0c:	b91e      	cbnz	r6, 8003d16 <_printf_i+0x196>
 8003d0e:	6823      	ldr	r3, [r4, #0]
 8003d10:	f023 0320 	bic.w	r3, r3, #32
 8003d14:	6023      	str	r3, [r4, #0]
 8003d16:	2310      	movs	r3, #16
 8003d18:	e7b0      	b.n	8003c7c <_printf_i+0xfc>
 8003d1a:	6823      	ldr	r3, [r4, #0]
 8003d1c:	f043 0320 	orr.w	r3, r3, #32
 8003d20:	6023      	str	r3, [r4, #0]
 8003d22:	2378      	movs	r3, #120	; 0x78
 8003d24:	4828      	ldr	r0, [pc, #160]	; (8003dc8 <_printf_i+0x248>)
 8003d26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003d2a:	e7e3      	b.n	8003cf4 <_printf_i+0x174>
 8003d2c:	0659      	lsls	r1, r3, #25
 8003d2e:	bf48      	it	mi
 8003d30:	b2b6      	uxthmi	r6, r6
 8003d32:	e7e6      	b.n	8003d02 <_printf_i+0x182>
 8003d34:	4615      	mov	r5, r2
 8003d36:	e7bb      	b.n	8003cb0 <_printf_i+0x130>
 8003d38:	682b      	ldr	r3, [r5, #0]
 8003d3a:	6826      	ldr	r6, [r4, #0]
 8003d3c:	6961      	ldr	r1, [r4, #20]
 8003d3e:	1d18      	adds	r0, r3, #4
 8003d40:	6028      	str	r0, [r5, #0]
 8003d42:	0635      	lsls	r5, r6, #24
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	d501      	bpl.n	8003d4c <_printf_i+0x1cc>
 8003d48:	6019      	str	r1, [r3, #0]
 8003d4a:	e002      	b.n	8003d52 <_printf_i+0x1d2>
 8003d4c:	0670      	lsls	r0, r6, #25
 8003d4e:	d5fb      	bpl.n	8003d48 <_printf_i+0x1c8>
 8003d50:	8019      	strh	r1, [r3, #0]
 8003d52:	2300      	movs	r3, #0
 8003d54:	6123      	str	r3, [r4, #16]
 8003d56:	4615      	mov	r5, r2
 8003d58:	e7ba      	b.n	8003cd0 <_printf_i+0x150>
 8003d5a:	682b      	ldr	r3, [r5, #0]
 8003d5c:	1d1a      	adds	r2, r3, #4
 8003d5e:	602a      	str	r2, [r5, #0]
 8003d60:	681d      	ldr	r5, [r3, #0]
 8003d62:	6862      	ldr	r2, [r4, #4]
 8003d64:	2100      	movs	r1, #0
 8003d66:	4628      	mov	r0, r5
 8003d68:	f7fc fa32 	bl	80001d0 <memchr>
 8003d6c:	b108      	cbz	r0, 8003d72 <_printf_i+0x1f2>
 8003d6e:	1b40      	subs	r0, r0, r5
 8003d70:	6060      	str	r0, [r4, #4]
 8003d72:	6863      	ldr	r3, [r4, #4]
 8003d74:	6123      	str	r3, [r4, #16]
 8003d76:	2300      	movs	r3, #0
 8003d78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d7c:	e7a8      	b.n	8003cd0 <_printf_i+0x150>
 8003d7e:	6923      	ldr	r3, [r4, #16]
 8003d80:	462a      	mov	r2, r5
 8003d82:	4649      	mov	r1, r9
 8003d84:	4640      	mov	r0, r8
 8003d86:	47d0      	blx	sl
 8003d88:	3001      	adds	r0, #1
 8003d8a:	d0ab      	beq.n	8003ce4 <_printf_i+0x164>
 8003d8c:	6823      	ldr	r3, [r4, #0]
 8003d8e:	079b      	lsls	r3, r3, #30
 8003d90:	d413      	bmi.n	8003dba <_printf_i+0x23a>
 8003d92:	68e0      	ldr	r0, [r4, #12]
 8003d94:	9b03      	ldr	r3, [sp, #12]
 8003d96:	4298      	cmp	r0, r3
 8003d98:	bfb8      	it	lt
 8003d9a:	4618      	movlt	r0, r3
 8003d9c:	e7a4      	b.n	8003ce8 <_printf_i+0x168>
 8003d9e:	2301      	movs	r3, #1
 8003da0:	4632      	mov	r2, r6
 8003da2:	4649      	mov	r1, r9
 8003da4:	4640      	mov	r0, r8
 8003da6:	47d0      	blx	sl
 8003da8:	3001      	adds	r0, #1
 8003daa:	d09b      	beq.n	8003ce4 <_printf_i+0x164>
 8003dac:	3501      	adds	r5, #1
 8003dae:	68e3      	ldr	r3, [r4, #12]
 8003db0:	9903      	ldr	r1, [sp, #12]
 8003db2:	1a5b      	subs	r3, r3, r1
 8003db4:	42ab      	cmp	r3, r5
 8003db6:	dcf2      	bgt.n	8003d9e <_printf_i+0x21e>
 8003db8:	e7eb      	b.n	8003d92 <_printf_i+0x212>
 8003dba:	2500      	movs	r5, #0
 8003dbc:	f104 0619 	add.w	r6, r4, #25
 8003dc0:	e7f5      	b.n	8003dae <_printf_i+0x22e>
 8003dc2:	bf00      	nop
 8003dc4:	0800419d 	.word	0x0800419d
 8003dc8:	080041ae 	.word	0x080041ae

08003dcc <memcpy>:
 8003dcc:	440a      	add	r2, r1
 8003dce:	4291      	cmp	r1, r2
 8003dd0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003dd4:	d100      	bne.n	8003dd8 <memcpy+0xc>
 8003dd6:	4770      	bx	lr
 8003dd8:	b510      	push	{r4, lr}
 8003dda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003dde:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003de2:	4291      	cmp	r1, r2
 8003de4:	d1f9      	bne.n	8003dda <memcpy+0xe>
 8003de6:	bd10      	pop	{r4, pc}

08003de8 <memmove>:
 8003de8:	4288      	cmp	r0, r1
 8003dea:	b510      	push	{r4, lr}
 8003dec:	eb01 0402 	add.w	r4, r1, r2
 8003df0:	d902      	bls.n	8003df8 <memmove+0x10>
 8003df2:	4284      	cmp	r4, r0
 8003df4:	4623      	mov	r3, r4
 8003df6:	d807      	bhi.n	8003e08 <memmove+0x20>
 8003df8:	1e43      	subs	r3, r0, #1
 8003dfa:	42a1      	cmp	r1, r4
 8003dfc:	d008      	beq.n	8003e10 <memmove+0x28>
 8003dfe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e02:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003e06:	e7f8      	b.n	8003dfa <memmove+0x12>
 8003e08:	4402      	add	r2, r0
 8003e0a:	4601      	mov	r1, r0
 8003e0c:	428a      	cmp	r2, r1
 8003e0e:	d100      	bne.n	8003e12 <memmove+0x2a>
 8003e10:	bd10      	pop	{r4, pc}
 8003e12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003e16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003e1a:	e7f7      	b.n	8003e0c <memmove+0x24>

08003e1c <_free_r>:
 8003e1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003e1e:	2900      	cmp	r1, #0
 8003e20:	d044      	beq.n	8003eac <_free_r+0x90>
 8003e22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e26:	9001      	str	r0, [sp, #4]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f1a1 0404 	sub.w	r4, r1, #4
 8003e2e:	bfb8      	it	lt
 8003e30:	18e4      	addlt	r4, r4, r3
 8003e32:	f000 f913 	bl	800405c <__malloc_lock>
 8003e36:	4a1e      	ldr	r2, [pc, #120]	; (8003eb0 <_free_r+0x94>)
 8003e38:	9801      	ldr	r0, [sp, #4]
 8003e3a:	6813      	ldr	r3, [r2, #0]
 8003e3c:	b933      	cbnz	r3, 8003e4c <_free_r+0x30>
 8003e3e:	6063      	str	r3, [r4, #4]
 8003e40:	6014      	str	r4, [r2, #0]
 8003e42:	b003      	add	sp, #12
 8003e44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003e48:	f000 b90e 	b.w	8004068 <__malloc_unlock>
 8003e4c:	42a3      	cmp	r3, r4
 8003e4e:	d908      	bls.n	8003e62 <_free_r+0x46>
 8003e50:	6825      	ldr	r5, [r4, #0]
 8003e52:	1961      	adds	r1, r4, r5
 8003e54:	428b      	cmp	r3, r1
 8003e56:	bf01      	itttt	eq
 8003e58:	6819      	ldreq	r1, [r3, #0]
 8003e5a:	685b      	ldreq	r3, [r3, #4]
 8003e5c:	1949      	addeq	r1, r1, r5
 8003e5e:	6021      	streq	r1, [r4, #0]
 8003e60:	e7ed      	b.n	8003e3e <_free_r+0x22>
 8003e62:	461a      	mov	r2, r3
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	b10b      	cbz	r3, 8003e6c <_free_r+0x50>
 8003e68:	42a3      	cmp	r3, r4
 8003e6a:	d9fa      	bls.n	8003e62 <_free_r+0x46>
 8003e6c:	6811      	ldr	r1, [r2, #0]
 8003e6e:	1855      	adds	r5, r2, r1
 8003e70:	42a5      	cmp	r5, r4
 8003e72:	d10b      	bne.n	8003e8c <_free_r+0x70>
 8003e74:	6824      	ldr	r4, [r4, #0]
 8003e76:	4421      	add	r1, r4
 8003e78:	1854      	adds	r4, r2, r1
 8003e7a:	42a3      	cmp	r3, r4
 8003e7c:	6011      	str	r1, [r2, #0]
 8003e7e:	d1e0      	bne.n	8003e42 <_free_r+0x26>
 8003e80:	681c      	ldr	r4, [r3, #0]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	6053      	str	r3, [r2, #4]
 8003e86:	4421      	add	r1, r4
 8003e88:	6011      	str	r1, [r2, #0]
 8003e8a:	e7da      	b.n	8003e42 <_free_r+0x26>
 8003e8c:	d902      	bls.n	8003e94 <_free_r+0x78>
 8003e8e:	230c      	movs	r3, #12
 8003e90:	6003      	str	r3, [r0, #0]
 8003e92:	e7d6      	b.n	8003e42 <_free_r+0x26>
 8003e94:	6825      	ldr	r5, [r4, #0]
 8003e96:	1961      	adds	r1, r4, r5
 8003e98:	428b      	cmp	r3, r1
 8003e9a:	bf04      	itt	eq
 8003e9c:	6819      	ldreq	r1, [r3, #0]
 8003e9e:	685b      	ldreq	r3, [r3, #4]
 8003ea0:	6063      	str	r3, [r4, #4]
 8003ea2:	bf04      	itt	eq
 8003ea4:	1949      	addeq	r1, r1, r5
 8003ea6:	6021      	streq	r1, [r4, #0]
 8003ea8:	6054      	str	r4, [r2, #4]
 8003eaa:	e7ca      	b.n	8003e42 <_free_r+0x26>
 8003eac:	b003      	add	sp, #12
 8003eae:	bd30      	pop	{r4, r5, pc}
 8003eb0:	200001bc 	.word	0x200001bc

08003eb4 <sbrk_aligned>:
 8003eb4:	b570      	push	{r4, r5, r6, lr}
 8003eb6:	4e0e      	ldr	r6, [pc, #56]	; (8003ef0 <sbrk_aligned+0x3c>)
 8003eb8:	460c      	mov	r4, r1
 8003eba:	6831      	ldr	r1, [r6, #0]
 8003ebc:	4605      	mov	r5, r0
 8003ebe:	b911      	cbnz	r1, 8003ec6 <sbrk_aligned+0x12>
 8003ec0:	f000 f8bc 	bl	800403c <_sbrk_r>
 8003ec4:	6030      	str	r0, [r6, #0]
 8003ec6:	4621      	mov	r1, r4
 8003ec8:	4628      	mov	r0, r5
 8003eca:	f000 f8b7 	bl	800403c <_sbrk_r>
 8003ece:	1c43      	adds	r3, r0, #1
 8003ed0:	d00a      	beq.n	8003ee8 <sbrk_aligned+0x34>
 8003ed2:	1cc4      	adds	r4, r0, #3
 8003ed4:	f024 0403 	bic.w	r4, r4, #3
 8003ed8:	42a0      	cmp	r0, r4
 8003eda:	d007      	beq.n	8003eec <sbrk_aligned+0x38>
 8003edc:	1a21      	subs	r1, r4, r0
 8003ede:	4628      	mov	r0, r5
 8003ee0:	f000 f8ac 	bl	800403c <_sbrk_r>
 8003ee4:	3001      	adds	r0, #1
 8003ee6:	d101      	bne.n	8003eec <sbrk_aligned+0x38>
 8003ee8:	f04f 34ff 	mov.w	r4, #4294967295
 8003eec:	4620      	mov	r0, r4
 8003eee:	bd70      	pop	{r4, r5, r6, pc}
 8003ef0:	200001c0 	.word	0x200001c0

08003ef4 <_malloc_r>:
 8003ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ef8:	1ccd      	adds	r5, r1, #3
 8003efa:	f025 0503 	bic.w	r5, r5, #3
 8003efe:	3508      	adds	r5, #8
 8003f00:	2d0c      	cmp	r5, #12
 8003f02:	bf38      	it	cc
 8003f04:	250c      	movcc	r5, #12
 8003f06:	2d00      	cmp	r5, #0
 8003f08:	4607      	mov	r7, r0
 8003f0a:	db01      	blt.n	8003f10 <_malloc_r+0x1c>
 8003f0c:	42a9      	cmp	r1, r5
 8003f0e:	d905      	bls.n	8003f1c <_malloc_r+0x28>
 8003f10:	230c      	movs	r3, #12
 8003f12:	603b      	str	r3, [r7, #0]
 8003f14:	2600      	movs	r6, #0
 8003f16:	4630      	mov	r0, r6
 8003f18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f1c:	4e2e      	ldr	r6, [pc, #184]	; (8003fd8 <_malloc_r+0xe4>)
 8003f1e:	f000 f89d 	bl	800405c <__malloc_lock>
 8003f22:	6833      	ldr	r3, [r6, #0]
 8003f24:	461c      	mov	r4, r3
 8003f26:	bb34      	cbnz	r4, 8003f76 <_malloc_r+0x82>
 8003f28:	4629      	mov	r1, r5
 8003f2a:	4638      	mov	r0, r7
 8003f2c:	f7ff ffc2 	bl	8003eb4 <sbrk_aligned>
 8003f30:	1c43      	adds	r3, r0, #1
 8003f32:	4604      	mov	r4, r0
 8003f34:	d14d      	bne.n	8003fd2 <_malloc_r+0xde>
 8003f36:	6834      	ldr	r4, [r6, #0]
 8003f38:	4626      	mov	r6, r4
 8003f3a:	2e00      	cmp	r6, #0
 8003f3c:	d140      	bne.n	8003fc0 <_malloc_r+0xcc>
 8003f3e:	6823      	ldr	r3, [r4, #0]
 8003f40:	4631      	mov	r1, r6
 8003f42:	4638      	mov	r0, r7
 8003f44:	eb04 0803 	add.w	r8, r4, r3
 8003f48:	f000 f878 	bl	800403c <_sbrk_r>
 8003f4c:	4580      	cmp	r8, r0
 8003f4e:	d13a      	bne.n	8003fc6 <_malloc_r+0xd2>
 8003f50:	6821      	ldr	r1, [r4, #0]
 8003f52:	3503      	adds	r5, #3
 8003f54:	1a6d      	subs	r5, r5, r1
 8003f56:	f025 0503 	bic.w	r5, r5, #3
 8003f5a:	3508      	adds	r5, #8
 8003f5c:	2d0c      	cmp	r5, #12
 8003f5e:	bf38      	it	cc
 8003f60:	250c      	movcc	r5, #12
 8003f62:	4629      	mov	r1, r5
 8003f64:	4638      	mov	r0, r7
 8003f66:	f7ff ffa5 	bl	8003eb4 <sbrk_aligned>
 8003f6a:	3001      	adds	r0, #1
 8003f6c:	d02b      	beq.n	8003fc6 <_malloc_r+0xd2>
 8003f6e:	6823      	ldr	r3, [r4, #0]
 8003f70:	442b      	add	r3, r5
 8003f72:	6023      	str	r3, [r4, #0]
 8003f74:	e00e      	b.n	8003f94 <_malloc_r+0xa0>
 8003f76:	6822      	ldr	r2, [r4, #0]
 8003f78:	1b52      	subs	r2, r2, r5
 8003f7a:	d41e      	bmi.n	8003fba <_malloc_r+0xc6>
 8003f7c:	2a0b      	cmp	r2, #11
 8003f7e:	d916      	bls.n	8003fae <_malloc_r+0xba>
 8003f80:	1961      	adds	r1, r4, r5
 8003f82:	42a3      	cmp	r3, r4
 8003f84:	6025      	str	r5, [r4, #0]
 8003f86:	bf18      	it	ne
 8003f88:	6059      	strne	r1, [r3, #4]
 8003f8a:	6863      	ldr	r3, [r4, #4]
 8003f8c:	bf08      	it	eq
 8003f8e:	6031      	streq	r1, [r6, #0]
 8003f90:	5162      	str	r2, [r4, r5]
 8003f92:	604b      	str	r3, [r1, #4]
 8003f94:	4638      	mov	r0, r7
 8003f96:	f104 060b 	add.w	r6, r4, #11
 8003f9a:	f000 f865 	bl	8004068 <__malloc_unlock>
 8003f9e:	f026 0607 	bic.w	r6, r6, #7
 8003fa2:	1d23      	adds	r3, r4, #4
 8003fa4:	1af2      	subs	r2, r6, r3
 8003fa6:	d0b6      	beq.n	8003f16 <_malloc_r+0x22>
 8003fa8:	1b9b      	subs	r3, r3, r6
 8003faa:	50a3      	str	r3, [r4, r2]
 8003fac:	e7b3      	b.n	8003f16 <_malloc_r+0x22>
 8003fae:	6862      	ldr	r2, [r4, #4]
 8003fb0:	42a3      	cmp	r3, r4
 8003fb2:	bf0c      	ite	eq
 8003fb4:	6032      	streq	r2, [r6, #0]
 8003fb6:	605a      	strne	r2, [r3, #4]
 8003fb8:	e7ec      	b.n	8003f94 <_malloc_r+0xa0>
 8003fba:	4623      	mov	r3, r4
 8003fbc:	6864      	ldr	r4, [r4, #4]
 8003fbe:	e7b2      	b.n	8003f26 <_malloc_r+0x32>
 8003fc0:	4634      	mov	r4, r6
 8003fc2:	6876      	ldr	r6, [r6, #4]
 8003fc4:	e7b9      	b.n	8003f3a <_malloc_r+0x46>
 8003fc6:	230c      	movs	r3, #12
 8003fc8:	603b      	str	r3, [r7, #0]
 8003fca:	4638      	mov	r0, r7
 8003fcc:	f000 f84c 	bl	8004068 <__malloc_unlock>
 8003fd0:	e7a1      	b.n	8003f16 <_malloc_r+0x22>
 8003fd2:	6025      	str	r5, [r4, #0]
 8003fd4:	e7de      	b.n	8003f94 <_malloc_r+0xa0>
 8003fd6:	bf00      	nop
 8003fd8:	200001bc 	.word	0x200001bc

08003fdc <_realloc_r>:
 8003fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fe0:	4680      	mov	r8, r0
 8003fe2:	4614      	mov	r4, r2
 8003fe4:	460e      	mov	r6, r1
 8003fe6:	b921      	cbnz	r1, 8003ff2 <_realloc_r+0x16>
 8003fe8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003fec:	4611      	mov	r1, r2
 8003fee:	f7ff bf81 	b.w	8003ef4 <_malloc_r>
 8003ff2:	b92a      	cbnz	r2, 8004000 <_realloc_r+0x24>
 8003ff4:	f7ff ff12 	bl	8003e1c <_free_r>
 8003ff8:	4625      	mov	r5, r4
 8003ffa:	4628      	mov	r0, r5
 8003ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004000:	f000 f838 	bl	8004074 <_malloc_usable_size_r>
 8004004:	4284      	cmp	r4, r0
 8004006:	4607      	mov	r7, r0
 8004008:	d802      	bhi.n	8004010 <_realloc_r+0x34>
 800400a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800400e:	d812      	bhi.n	8004036 <_realloc_r+0x5a>
 8004010:	4621      	mov	r1, r4
 8004012:	4640      	mov	r0, r8
 8004014:	f7ff ff6e 	bl	8003ef4 <_malloc_r>
 8004018:	4605      	mov	r5, r0
 800401a:	2800      	cmp	r0, #0
 800401c:	d0ed      	beq.n	8003ffa <_realloc_r+0x1e>
 800401e:	42bc      	cmp	r4, r7
 8004020:	4622      	mov	r2, r4
 8004022:	4631      	mov	r1, r6
 8004024:	bf28      	it	cs
 8004026:	463a      	movcs	r2, r7
 8004028:	f7ff fed0 	bl	8003dcc <memcpy>
 800402c:	4631      	mov	r1, r6
 800402e:	4640      	mov	r0, r8
 8004030:	f7ff fef4 	bl	8003e1c <_free_r>
 8004034:	e7e1      	b.n	8003ffa <_realloc_r+0x1e>
 8004036:	4635      	mov	r5, r6
 8004038:	e7df      	b.n	8003ffa <_realloc_r+0x1e>
	...

0800403c <_sbrk_r>:
 800403c:	b538      	push	{r3, r4, r5, lr}
 800403e:	4d06      	ldr	r5, [pc, #24]	; (8004058 <_sbrk_r+0x1c>)
 8004040:	2300      	movs	r3, #0
 8004042:	4604      	mov	r4, r0
 8004044:	4608      	mov	r0, r1
 8004046:	602b      	str	r3, [r5, #0]
 8004048:	f7fd ffa2 	bl	8001f90 <_sbrk>
 800404c:	1c43      	adds	r3, r0, #1
 800404e:	d102      	bne.n	8004056 <_sbrk_r+0x1a>
 8004050:	682b      	ldr	r3, [r5, #0]
 8004052:	b103      	cbz	r3, 8004056 <_sbrk_r+0x1a>
 8004054:	6023      	str	r3, [r4, #0]
 8004056:	bd38      	pop	{r3, r4, r5, pc}
 8004058:	200001c4 	.word	0x200001c4

0800405c <__malloc_lock>:
 800405c:	4801      	ldr	r0, [pc, #4]	; (8004064 <__malloc_lock+0x8>)
 800405e:	f000 b811 	b.w	8004084 <__retarget_lock_acquire_recursive>
 8004062:	bf00      	nop
 8004064:	200001c8 	.word	0x200001c8

08004068 <__malloc_unlock>:
 8004068:	4801      	ldr	r0, [pc, #4]	; (8004070 <__malloc_unlock+0x8>)
 800406a:	f000 b80c 	b.w	8004086 <__retarget_lock_release_recursive>
 800406e:	bf00      	nop
 8004070:	200001c8 	.word	0x200001c8

08004074 <_malloc_usable_size_r>:
 8004074:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004078:	1f18      	subs	r0, r3, #4
 800407a:	2b00      	cmp	r3, #0
 800407c:	bfbc      	itt	lt
 800407e:	580b      	ldrlt	r3, [r1, r0]
 8004080:	18c0      	addlt	r0, r0, r3
 8004082:	4770      	bx	lr

08004084 <__retarget_lock_acquire_recursive>:
 8004084:	4770      	bx	lr

08004086 <__retarget_lock_release_recursive>:
 8004086:	4770      	bx	lr

08004088 <_init>:
 8004088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800408a:	bf00      	nop
 800408c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800408e:	bc08      	pop	{r3}
 8004090:	469e      	mov	lr, r3
 8004092:	4770      	bx	lr

08004094 <_fini>:
 8004094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004096:	bf00      	nop
 8004098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800409a:	bc08      	pop	{r3}
 800409c:	469e      	mov	lr, r3
 800409e:	4770      	bx	lr
