********************* package ***************************************  

    Package     [pgl22g_bg256_spec]
 
    Author      []

    Abstract    [This specifies how a device is packaged]

*************************************************************************************/

package pgl22g_bg256_spec
{
  //declare the type of STRUCT variable
  STRUCT pkg_spec
  {
      string    pad_name;
      string    pkg_pin_name;
      int       PLX;  // X/Y logic grid of package
      int       PLY;

      string    device_name;
      int       DLX;
      int       DLY;
      string    hardware_name;
      string    io_type;
      string    shared_io;
      string    clk_pad;
      string    pll_pad;
      string    symbol_name;
  };

  //
  // The specification
  //
  // The TOP of the package is defined as,
  //
  //
  //     1  2  3  ...   14  15  16
  //    A
  //    B
  //    C
  //    .
  //    .
  //    P
  //    R
  //
  // The logic grid of package is defined w,r,t
  // The corrdinate starts with [0,0] at the lower-left coner
  STRUCT pkg_spec pgl22g_bg256_spec[] = 
  {
/*  PAD            |PIN     |PKG    |PKG    |DEVICE    |DEVICE |DEVICE |HARDWARE|IO      |SHARED    |CLK    |PLL    |SYMBOL    **
*** NAME           |NAME    |X      |Y      |NAME      |X      |Y      |NAME             |IO        |PAD    |PAD    |TYPE      **/
    {"L0_PAD0",    "E7",     6,      11,       "IOBD",    0,    366,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    0,    365,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBD",    0,    362,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    0,    361,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBD",    0,    358,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    0,    357,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L0_PAD6",    "B8",     7,      14,       "IOBD",    0,    354,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"L0_PAD7",    "A8",     7,      15,       "IOBS",    0,    353,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"L0_PAD8",    "D10",    9,      12,       "IOBD",    0,    350,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"L0_PAD9",    "C10",    9,      13,       "IOBS",    0,    349,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"L0_PAD10",   "B7",     6,      14,       "IOBD",    0,    338,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"L0_PAD11",   "A7",     6,      15,       "IOBS",    0,    337,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"L0_PAD12",   "B10",    9,      14,       "IOBD",    0,    334,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"L0_PAD13",   "A10",    9,      15,       "IOBR",    0,    333,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"L0_PAD14",   "B6",     5,      14,       "IOBD",    0,    330,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"L0_PAD15",   "A6",     5,      15,       "IOBS",    0,    329,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"L0_PAD16",   "D7",     6,      12,       "IOBD",    0,    326,    null,    "IO",    null,    null,    "out",    "sym_UIO_TRUE"},
    {"L0_PAD17",   "C7",     6,      13,       "IOBS",    0,    325,    null,    "IO",    null,    null,    "out",    "sym_UIO_COMP"},
    {"L0_PAD18",   "B5",     4,      14,       "IOBD",    0,    322,    null,    "IO",    null,    "true",    "in",    "sym_UIO_TRUE"},
    {"L0_PAD19",   "A5",     4,      15,       "IOBS",    0,    321,    null,    "IO",    null,    "true",    "in",    "sym_UIO_COMP"},
    {"L0_PAD20",   "B4",     3,      14,       "IOBD",    0,    298,    null,    "IO",    null,    "true",    "in",    "sym_UIO_TRUE"},
    {"L0_PAD21",   "A4",     3,      15,       "IOBS",    0,    297,    null,    "IO",    null,    "true",    "in",    "sym_UIO_COMP"},
    {"L0_PAD22",   "B9",     8,      14,       "IOBD",    0,    294,    null,    "IO",    null,    null,    "in",    "sym_UIO_TRUE"},
    {"L0_PAD23",   "A9",     8,      15,       "IOBS",    0,    293,    null,    "IO",    null,    null,    "in",    "sym_UIO_COMP"},
    {"L0_PAD24",   "B3",     2,      14,       "IOBD",    0,    290,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"L0_PAD25",   "A3",     2,      15,       "IOBS",    0,    289,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"L0_PAD26",   "D5",     4,      12,       "IOBD",    0,    286,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"L0_PAD27",   "D6",     5,      12,       "IOBS",    0,    285,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"L0_PAD28",   "B2",     1,      14,       "IOBD",    0,    282,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"L0_PAD29",   "A2",     1,      15,       "IOBS",    0,    281,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"L0_PAD30",   "D4",     3,      12,       "IOBD",    0,    270,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"L0_PAD31",   "C4",     3,      13,       "IOBS",    0,    269,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"L0_PAD32",   "B1",     0,      14,       "IOBD",    0,    266,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"L0_PAD33",   "A1",     0,      15,       "IOBS",    0,    265,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"L0_PAD34",   "E4",     3,      11,       "IOBD",    0,    262,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"L0_PAD35",   "E3",     2,      11,       "IOBS",    0,    261,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"L0_PAD36",   "C1",     0,      13,       "IOBD",    0,    258,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"L0_PAD37",   "C2",     1,      13,       "IOBS",    0,    257,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"L0_PAD38",   "F4",     3,      10,       "IOBD",    0,    254,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"L0_PAD39",   "F3",     2,      10,       "IOBS",    0,    253,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    0,    242,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    0,    241,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBD",    0,    238,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    0,    237,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBD",    0,    234,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    0,    233,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBD",    0,    230,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    0,    229,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBD",    0,    226,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    0,    225,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBD",    0,    214,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    0,    213,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBD",    0,    210,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L1_PAD13",   "G5",     4,      9,        "IOBR",    0,    209,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    0,    206,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    0,    205,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L1_PAD16",   "F5",     4,      10,       "IOBD",    0,    202,    null,    "IO",    null,    null,    "out",    "sym_UIO_TRUE"},
    {"L1_PAD17",   "F6",     5,      10,       "IOBS",    0,    201,    null,    "IO",    null,    null,    "out",    "sym_UIO_COMP"},
    {"L1_PAD18",   "D1",     0,      12,       "IOBD",    0,    198,    null,    "IO",    null,    "true",    "in",    "sym_UIO_TRUE"},
    {"L1_PAD19",   "D2",     1,      12,       "IOBS",    0,    197,    null,    "IO",    null,    "true",    "in",    "sym_UIO_COMP"},
    {"L1_PAD20",   "E1",     0,      11,       "IOBD",    0,    174,    null,    "IO",    null,    "true",    "in",    "sym_UIO_TRUE"},
    {"L1_PAD21",   "E2",     1,      11,       "IOBS",    0,    173,    null,    "IO",    null,    "true",    "in",    "sym_UIO_COMP"},
    {"L1_PAD22",   "G4",     3,      9,        "IOBD",    0,    170,    null,    "IO",    null,    null,    "in",    "sym_UIO_TRUE"},
    {"L1_PAD23",   "G3",     2,      9,        "IOBS",    0,    169,    null,    "IO",    null,    null,    "in",    "sym_UIO_COMP"},
    {"L1_PAD24",   "F1",     0,      10,       "IOBD",    0,    166,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L1_PAD25",   "F2",     1,      10,       "IOBS",    0,    165,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L1_PAD26",   "G6",     5,      9,        "IOBD",    0,    162,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L1_PAD27",   "H6",     5,      8,        "IOBS",    0,    161,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L1_PAD28",   "G1",     0,      9,        "IOBD",    0,    158,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L1_PAD29",   "G2",     1,      9,        "IOBS",    0,    157,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L1_PAD30",   "H4",     3,      8,        "IOBD",    0,    146,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L1_PAD31",   "H3",     2,      8,        "IOBS",    0,    145,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L1_PAD32",   "H1",     0,      8,        "IOBD",    0,    142,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L1_PAD33",   "H2",     1,      8,        "IOBS",    0,    141,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L1_PAD34",   "J3",     2,      7,        "IOBD",    0,    138,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L1_PAD35",   "J4",     3,      7,        "IOBS",    0,    137,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L1_PAD36",   "J1",     0,      7,        "IOBD",    0,    134,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L1_PAD37",   "J2",     1,      7,        "IOBS",    0,    133,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L1_PAD38",   "J7",     6,      7,        "IOBD",    0,    130,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L1_PAD39",   "K7",     6,      6,        "IOBS",    0,    129,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L2_PAD0",    "K3",     2,      6,        "IOBD",    0,    118,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L2_PAD1",    "L3",     2,      5,        "IOBS",    0,    117,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L2_PAD2",    "K1",     0,      6,        "IOBD",    0,    114,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L2_PAD3",    "K2",     1,      6,        "IOBS",    0,    113,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L2_PAD4",    "J6",     5,      7,        "IOBD",    0,    110,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L2_PAD5",    "K6",     5,      6,        "IOBS",    0,    109,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L2_PAD6",    "L1",     0,      5,        "IOBD",    0,    106,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L2_PAD7",    "L2",     1,      5,        "IOBS",    0,    105,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L2_PAD8",    "M1",     0,      4,        "IOBD",    0,    102,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L2_PAD9",    "M2",     1,      4,        "IOBS",    0,    101,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L2_PAD10",   "K4",     3,      6,        "IOBD",    0,    90,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L2_PAD11",   "L4",     3,      5,        "IOBS",    0,    89,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L2_PAD12",   "K5",     4,      6,        "IOBD",    0,    86,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L2_PAD13",   "L5",     4,      5,        "IOBR",    0,    85,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L2_PAD14",   "N1",     0,      3,        "IOBD",    0,    82,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L2_PAD15",   "N2",     1,      3,        "IOBS",    0,    81,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L2_PAD16",   "R3",     2,      1,        "IOBD",    0,    78,     null,    "IO",    null,    null,    "out",    "sym_UIO_TRUE"},
    {"L2_PAD17",   "T3",     2,      0,        "IOBS",    0,    77,     null,    "IO",    null,    null,    "out",    "sym_UIO_COMP"},
    {"L2_PAD18",   "P1",     0,      2,        "IOBD",    0,    74,     null,    "IO",    null,    "true",    "in",    "sym_UIO_TRUE"},
    {"L2_PAD19",   "P2",     1,      2,        "IOBS",    0,    73,     null,    "IO",    null,    "true",    "in",    "sym_UIO_COMP"},
    {"L2_PAD20",   "R1",     0,      1,        "IOBD",    0,    50,     null,    "IO",    null,    "true",    "in",    "sym_UIO_TRUE"},
    {"L2_PAD21",   "R2",     1,      1,        "IOBS",    0,    49,     null,    "IO",    null,    "true",    "in",    "sym_UIO_COMP"},
    {"L2_PAD22",   "N3",     2,      3,        "IOBD",    0,    46,     null,    "IO",    null,    null,    "in",    "sym_UIO_TRUE"},
    {"L2_PAD23",   "N4",     3,      3,        "IOBS",    0,    45,     null,    "IO",    null,    null,    "in",    "sym_UIO_COMP"},
    {"L2_PAD24",   "T1",     0,      0,        "IOBD",    0,    42,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L2_PAD25",   "T2",     1,      0,        "IOBS",    0,    41,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L2_PAD26",   "R7",     6,      1,        "IOBD",    0,    38,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L2_PAD27",   "T7",     6,      0,        "IOBS",    0,    37,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L2_PAD28",   "R4",     3,      1,        "IOBD",    0,    34,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L2_PAD29",   "T4",     3,      0,        "IOBS",    0,    33,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L2_PAD30",   "P5",     4,      2,        "IOBD",    0,    22,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L2_PAD31",   "P6",     5,      2,        "IOBS",    0,    21,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L2_PAD32",   "R5",     4,      1,        "IOBD",    0,    18,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L2_PAD33",   "T5",     4,      0,        "IOBS",    0,    17,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L2_PAD34",   "R8",     7,      1,        "IOBD",    0,    14,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L2_PAD35",   "T8",     7,      0,        "IOBS",    0,    13,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L2_PAD36",   "R6",     5,      1,        "IOBD",    0,    10,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L2_PAD37",   "T6",     5,      0,        "IOBS",    0,    9,      null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"L2_PAD38",   "N5",     4,      3,        "IOBD",    0,    6,      null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"L2_PAD39",   "M5",     4,      4,        "IOBS",    0,    5,      null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  366,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R0_PAD1",    "C11",    10,     13,       "IOBS",    152,  365,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"R0_PAD2",    "B13",    12,     14,       "IOBD",    152,  362,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"R0_PAD3",    "A13",    12,     15,       "IOBS",    152,  361,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"R0_PAD4",    "B11",    10,     14,       "IOBD",    152,  358,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"R0_PAD5",    "A11",    10,     15,       "IOBS",    152,  357,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  354,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R0_PAD7",    "E13",    12,     11,       "IOBS",    152,  353,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"R0_PAD8",    "B12",    11,     14,       "IOBD",    152,  350,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"R0_PAD9",    "A12",    11,     15,       "IOBS",    152,  349,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  338,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    152,  337,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  334,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R0_PAD13",   "D11",    10,     12,       "IOBR",    152,  333,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"R0_PAD14",   "B14",    13,     14,       "IOBD",    152,  330,    null,    "IO",    "true",    null,    null,    "sym_UIO_TRUE"},
    {"R0_PAD15",   "A14",    13,     15,       "IOBS",    152,  329,    null,    "IO",    "true",    null,    null,    "sym_UIO_COMP"},
    {"R0_PAD16",   "D13",    12,     12,       "IOBD",    152,  326,    null,    "IO",    null,    null,    "in",    "sym_UIO_TRUE"},
    {"R0_PAD17",   "C13",    12,     13,       "IOBS",    152,  325,    null,    "IO",    null,    null,    "in",    "sym_UIO_COMP"},
    {"R0_PAD18",   "B15",    14,     14,       "IOBD",    152,  322,    null,    "IO",    null,    "true",    "in",    "sym_UIO_TRUE"},
    {"R0_PAD19",   "A15",    14,     15,       "IOBS",    152,  321,    null,    "IO",    null,    "true",    "in",    "sym_UIO_COMP"},
    {"R0_PAD20",   "B16",    15,     14,       "IOBD",    152,  298,    null,    "IO",    null,    "true",    "in",    "sym_UIO_TRUE"},
    {"R0_PAD21",   "A16",    15,     15,       "IOBS",    152,  297,    null,    "IO",    null,    "true",    "in",    "sym_UIO_COMP"},
    {"R0_PAD22",   "E10",    9,      11,       "IOBD",    152,  294,    null,    "IO",    null,    null,    "out",    "sym_UIO_TRUE"},
    {"R0_PAD23",   "F10",    9,      10,       "IOBS",    152,  293,    null,    "IO",    null,    null,    "out",    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  290,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R0_PAD25",   "E14",    13,     11,       "IOBS",    152,  289,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R0_PAD26",   "E12",    11,     11,       "IOBD",    152,  286,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    152,  285,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  282,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    152,  281,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  270,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    152,  269,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  266,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    152,  265,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  262,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    152,  261,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  258,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBS",    152,  257,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  254,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    152,  253,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  242,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    152,  241,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  238,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    152,  237,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  234,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    152,  233,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  230,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    152,  229,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  226,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    152,  225,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  214,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    152,  213,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  210,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R1_PAD13",   "G12",    11,     9,        "IOBR",    152,  209,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"NOPAD",      null,     null,   null,     "IOBD",    152,  206,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"NOPAD",      null,     null,   null,     "IOBS",    152,  205,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R1_PAD16",   "G11",    10,      9,       "IOBD",    152,  202,    null,    "IO",    null,    null,    "in",    "sym_UIO_TRUE"},
    {"R1_PAD17",   "G10",    9,       9,       "IOBS",    152,  201,    null,    "IO",    null,    null,    "in",    "sym_UIO_COMP"},
    {"R1_PAD18",   "C16",    15,      13,      "IOBD",    152,  198,    null,    "IO",    null,    "true",    "in",    "sym_UIO_TRUE"},
    {"R1_PAD19",   "C15",    14,      13,      "IOBS",    152,  197,    null,    "IO",    null,    "true",    "in",    "sym_UIO_COMP"},
    {"R1_PAD20",   "D16",    15,      12,      "IOBD",    152,  174,    null,    "IO",    null,    "true",    "in",    "sym_UIO_TRUE"},
    {"R1_PAD21",   "D15",    14,      12,      "IOBS",    152,  173,    null,    "IO",    null,    "true",    "in",    "sym_UIO_COMP"},
    {"R1_PAD22",   "F13",    12,      10,      "IOBD",    152,  170,    null,    "IO",    null,    null,    "out",    "sym_UIO_TRUE"},
    {"R1_PAD23",   "G13",    12,      9,       "IOBS",    152,  169,    null,    "IO",    null,    null,    "out",    "sym_UIO_COMP"},
    {"R1_PAD24",   "E16",    15,      11,      "IOBD",    152,  166,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R1_PAD25",   "E15",    14,      11,      "IOBS",    152,  165,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R1_PAD26",   "H13",    12,      8,       "IOBD",    152,  162,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R1_PAD27",   "H14",    13,      8,       "IOBS",    152,  161,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R1_PAD28",   "F16",    15,      10,      "IOBD",    152,  158,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R1_PAD29",   "F15",    14,      10,      "IOBS",    152,  157,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R1_PAD30",   "J14",    13,      7,       "IOBD",    152,  146,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R1_PAD31",   "J13",    12,      7,       "IOBS",    152,  145,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R1_PAD32",   "G16",    15,      9,       "IOBD",    152,  142,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R1_PAD33",   "G15",    14,      9,       "IOBS",    152,  141,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R1_PAD34",   "H10",    9,       8,       "IOBD",    152,  138,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R1_PAD35",   "J10",    9,       7,       "IOBS",    152,  137,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R1_PAD36",   "H16",    15,      8,       "IOBD",    152,  134,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R1_PAD37",   "H15",    14,      8,       "IOBS",    152,  133,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R1_PAD38",   "J12",    11,      7,       "IOBD",    152,  130,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R1_PAD39",   "J11",    10,      7,       "IOBS",    152,  129,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R2_PAD0",    "K14",    13,      6,       "IOBD",    152,  118,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R2_PAD1",    "K13",    12,      6,       "IOBS",    152,  117,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R2_PAD2",    "J16",    15,      7,       "IOBD",    152,  114,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R2_PAD3",    "J15",    14,      7,       "IOBS",    152,  113,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R2_PAD4",    "K11",    10,      6,       "IOBD",    152,  110,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R2_PAD5",    "K12",    11,      6,       "IOBS",    152,  109,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R2_PAD6",    "K16",    15,      6,       "IOBD",    152,  106,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R2_PAD7",    "K15",    14,      6,       "IOBS",    152,  105,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R2_PAD8",    "L15",    14,      5,       "IOBD",    152,  102,    null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R2_PAD9",    "L16",    15,      5,       "IOBS",    152,  101,    null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R2_PAD10",   "L11",    10,      5,       "IOBD",    152,  90,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R2_PAD11",   "L12",    11,      5,       "IOBS",    152,  89,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R2_PAD12",   "L14",    13,      5,       "IOBD",    152,  86,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R2_PAD13",   "L13",    12,      5,       "IOBR",    152,  85,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R2_PAD14",   "M16",    15,      4,       "IOBD",    152,  82,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R2_PAD15",   "M15",    14,      4,       "IOBS",    152,  81,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R2_PAD16",   "N13",    12,      3,       "IOBD",    152,  78,     null,    "IO",    null,    null,    "in",    "sym_UIO_TRUE"},
    {"R2_PAD17",   "P13",    12,      2,       "IOBS",    152,  77,     null,    "IO",    null,    null,    "in",    "sym_UIO_COMP"},
    {"R2_PAD18",   "N16",    15,      3,       "IOBD",    152,  74,     null,    "IO",    null,    "true",    "in",    "sym_UIO_TRUE"},
    {"R2_PAD19",   "N15",    14,      3,       "IOBS",    152,  73,     null,    "IO",    null,    "true",    "in",    "sym_UIO_COMP"},
    {"R2_PAD20",   "P16",    15,      2,       "IOBD",    152,  50,     null,    "IO",    null,    "true",    "in",    "sym_UIO_TRUE"},
    {"R2_PAD21",   "P15",    14,      2,       "IOBS",    152,  49,     null,    "IO",    null,    "true",    "in",    "sym_UIO_COMP"},
    {"R2_PAD22",   "R15",    14,      1,       "IOBD",    152,  46,     null,    "IO",    null,    null,    "out",    "sym_UIO_TRUE"},
    {"R2_PAD23",   "R16",    15,      1,       "IOBS",    152,  45,     null,    "IO",    null,    null,    "out",    "sym_UIO_COMP"},
    {"R2_PAD24",   "T16",    15,      0,       "IOBD",    152,  42,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R2_PAD25",   "T15",    14,      0,       "IOBS",    152,  41,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R2_PAD26",   "R11",    10,      1,       "IOBD",    152,  38,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R2_PAD27",   "T11",    10,      0,       "IOBS",    152,  37,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R2_PAD28",   "R14",    13,      1,       "IOBD",    152,  34,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R2_PAD29",   "T14",    13,      0,       "IOBS",    152,  33,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R2_PAD30",   "R10",    9,       1,       "IOBD",    152,  22,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R2_PAD31",   "T10",    9,       0,       "IOBS",    152,  21,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R2_PAD32",   "R13",    12,      1,       "IOBD",    152,  18,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R2_PAD33",   "T13",    12,      0,       "IOBS",    152,  17,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R2_PAD34",   "R9",     8,       1,       "IOBD",    152,  14,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R2_PAD35",   "T9",     8,       0,       "IOBS",    152,  13,     null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R2_PAD36",   "R12",    11,      1,       "IOBD",    152,  10,     null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R2_PAD37",   "T12",    11,      0,       "IOBS",    152,  9,      null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"R2_PAD38",   "N12",    11,      3,       "IOBD",    152,  6,      null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"R2_PAD39",   "N11",    10,      3,       "IOBS",    152,  5,      null,    "IO",    null,    null,    null,    "sym_UIO_COMP"},
    {"VCCIOL0",   "C3",     2,       13,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCIO"},
    {"VCCIOL0",   "C5",     4,       13,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCIO"},
    {"VSS",   "C6",     5,       13,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VCCIOCFG",   "C8",     7,       13,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCIO"}, 
    {"VSS",   "C9",     8,       13,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VSS",   "C12",    11,      13,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VSS",   "C14",    13,      13,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VSS",   "D3",     2,       12,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VREF_EXT",   "D8",     7,       12,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_DIO_TRUE"},
    {"RST_N",   "D9",     8,       12,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_DIO_TRUE"}, 
    {"VCCIOR0",   "D12",    11,      12,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCIO"},
    {"VCCIOR0",   "D14",    13,      12,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCIO"},
    {"VCCIOL0",   "E5",     4,       11,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCIO"},
    {"VSS",   "E6",     5,       11,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VA0",   "E8",     7,       11,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"VCCEFUSE",   "E9",     8,       11,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCEFUSE"}, 
    {"VCC",   "E11",    10,      11,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCC"},
    {"VCC",   "F7",     6,       10,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCC"},
    {"VA1",   "F8",     7,       10,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_UIO_TRUE"},
    {"VCCAUX_A",   "F9",     8,       10,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCAUX_A"},
    {"VCCIOR1",   "F11",    10,      10,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCIO"},
    {"VSS",   "F12",    11,      10,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"}, 
    {"VCC",   "F14",    13,      10,       null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCC"},
    {"VSS",   "G7",     6,       9,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VCC",   "G8",     7,       9,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCC"},
    {"VSSA",   "G9",     8,       9,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSSA"},
    {"VCC",   "G14",    13,      9,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCC"},
    {"VCCIOL1",   "H5",     4,       8,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCIO"}, 
    {"VCCIOL1",   "H7",     6,       8,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCIO"},
    {"TDI",   "H8",     7,       8,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_DIO_TRUE"},
    {"TCK",   "H9",     8,       8,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_DIO_TRUE"},
    {"VCCIOR1",   "H11",    10,      8,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCIO"},
    {"VSS",   "H12",    11,      8,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VSS",   "J5",     4,       7,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"}, 
    {"TDO",   "J8",     7,       7,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_DIO_TRUE"},
    {"TMS",   "J9",     8,       7,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_DIO_TRUE"},
    {"REXT",   "K8",     7,       6,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_DIO_TRUE"},
    {"CFG_DONE",   "K9",     8,       6,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_DIO_TRUE"},
    {"VCCAUX",   "K10",    9,       6,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCAUX"},
    {"VSS",   "L6",     5,       5,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"}, 
    {"VCCAUX",   "L7",     6,       5,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCAUX"},
    {"VSS",   "L8",     7,       5,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VCCAUX",   "L9",     8,       5,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCAUX"},
    {"VSS",   "L10",    9,       5,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VSS",   "M3",     2,       4,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VCCIOL2",   "M4",     3,       4,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCIO"}, 
    {"VCCIOL2",   "M6",     5,       4,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCIO"},
    {"VCC",   "M7",     6,       4,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCC"},
    {"VCCAUX",   "M8",     7,       4,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCAUX"},
    {"VCC",   "M9",     8,       4,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCC"}, 
    {"VCCAUX",   "M10",    9,       4,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCAUX"},
    {"VSS",   "M11",    10,      4,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VCCIOR2",   "M12",    11,      4,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCIO"},
    {"VSS",   "M13",    12,      4,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"}, 
    {"VCC",   "M14",    13,      4,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCC"},
    {"VSS",   "N6",     5,       3,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VSS",   "N7",     6,       3,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VCC",   "N8",     7,       3,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCC"}, 
    {"VSS",   "N9",     8,       3,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VCC",   "N10",    9,       3,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCC"},
    {"VCCIOR2",   "N14",    13,      3,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCIO"},                   
    {"VSS",   "P3",     2,       2,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"}, 
    {"VCCIOL2",   "P4",     3,       2,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCIO"},
    {"VCC",   "P7",     6,       2,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCC"},
    {"VSS",   "P8",     7,       2,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VCC",   "P9",     8,       2,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCC"}, 
    {"VSS",   "P10",    9,       2,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VSS",   "P11",    10,      2,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"},
    {"VCCIOR2",   "P12",    11,      2,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VCCIO"},
    {"VSS",   "P14",    13,      2,        null,      null, null,   null,    "IO",    null,    null,    null,    "sym_VSS"}
  };

};//end of package pgl22g_bg256_spec
  

