

================================================================
== Vivado HLS Report for 'invertf'
================================================================
* Date:           Sat May 15 17:12:11 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        imageprosseing
* Solution:       invertunroll
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.806|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5201|  5201|  5201|  5201|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- row     |  5200|  5200|        52|          -|          -|   100|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %ai) nounwind, !map !64"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %bi) nounwind, !map !68"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @invertf_str) nounwind"   --->   Operation 56 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.76ns)   --->   "br label %1" [imageprosseing/imgpro.c:324]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 58 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln328_96, %2 ]" [imageprosseing/imgpro.c:328]   --->   Operation 59 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i14 %phi_mul to i64" [imageprosseing/imgpro.c:324]   --->   Operation 60 'zext' 'zext_ln324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.48ns)   --->   "%icmp_ln324 = icmp eq i7 %i_0, -28" [imageprosseing/imgpro.c:324]   --->   Operation 61 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [imageprosseing/imgpro.c:324]   --->   Operation 63 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln324, label %3, label %2" [imageprosseing/imgpro.c:324]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ai_addr = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln324" [imageprosseing/imgpro.c:328]   --->   Operation 65 'getelementptr' 'ai_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln328 = or i14 %phi_mul, 1" [imageprosseing/imgpro.c:328]   --->   Operation 66 'or' 'or_ln328' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i14 %or_ln328 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 67 'zext' 'zext_ln328' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%ai_addr_1 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328" [imageprosseing/imgpro.c:328]   --->   Operation 68 'getelementptr' 'ai_addr_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%ai_load = load i32* %ai_addr, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 69 'load' 'ai_load' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%ai_load_1 = load i32* %ai_addr_1, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 70 'load' 'ai_load_1' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "ret void" [imageprosseing/imgpro.c:344]   --->   Operation 71 'ret' <Predicate = (icmp_ln324)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln328_1 = or i14 %phi_mul, 2" [imageprosseing/imgpro.c:328]   --->   Operation 72 'or' 'or_ln328_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln328_1 = zext i14 %or_ln328_1 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 73 'zext' 'zext_ln328_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%ai_addr_2 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_1" [imageprosseing/imgpro.c:328]   --->   Operation 74 'getelementptr' 'ai_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln328_2 = or i14 %phi_mul, 3" [imageprosseing/imgpro.c:328]   --->   Operation 75 'or' 'or_ln328_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln328_2 = zext i14 %or_ln328_2 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 76 'zext' 'zext_ln328_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%ai_addr_3 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_2" [imageprosseing/imgpro.c:328]   --->   Operation 77 'getelementptr' 'ai_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (3.25ns)   --->   "%ai_load = load i32* %ai_addr, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 78 'load' 'ai_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 79 [1/2] (3.25ns)   --->   "%ai_load_1 = load i32* %ai_addr_1, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 79 'load' 'ai_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 80 [2/2] (3.25ns)   --->   "%ai_load_2 = load i32* %ai_addr_2, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 80 'load' 'ai_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 81 [2/2] (3.25ns)   --->   "%ai_load_3 = load i32* %ai_addr_3, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 81 'load' 'ai_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 82 [1/1] (1.81ns)   --->   "%add_ln328 = add i14 %phi_mul, 4" [imageprosseing/imgpro.c:328]   --->   Operation 82 'add' 'add_ln328' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln328_3 = zext i14 %add_ln328 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 83 'zext' 'zext_ln328_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%ai_addr_4 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_3" [imageprosseing/imgpro.c:328]   --->   Operation 84 'getelementptr' 'ai_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.81ns)   --->   "%add_ln328_1 = add i14 %phi_mul, 5" [imageprosseing/imgpro.c:328]   --->   Operation 85 'add' 'add_ln328_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln328_4 = zext i14 %add_ln328_1 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 86 'zext' 'zext_ln328_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%ai_addr_5 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_4" [imageprosseing/imgpro.c:328]   --->   Operation 87 'getelementptr' 'ai_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%bi_addr = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln324" [imageprosseing/imgpro.c:328]   --->   Operation 88 'getelementptr' 'bi_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%bi_addr_1 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328" [imageprosseing/imgpro.c:328]   --->   Operation 89 'getelementptr' 'bi_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (2.55ns)   --->   "%sub_ln328 = sub nsw i32 255, %ai_load" [imageprosseing/imgpro.c:328]   --->   Operation 90 'sub' 'sub_ln328' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (3.25ns)   --->   "store i32 %sub_ln328, i32* %bi_addr, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 91 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 92 [1/1] (2.55ns)   --->   "%sub_ln328_1 = sub nsw i32 255, %ai_load_1" [imageprosseing/imgpro.c:328]   --->   Operation 92 'sub' 'sub_ln328_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_1, i32* %bi_addr_1, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 93 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 94 [1/2] (3.25ns)   --->   "%ai_load_2 = load i32* %ai_addr_2, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 94 'load' 'ai_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 95 [1/2] (3.25ns)   --->   "%ai_load_3 = load i32* %ai_addr_3, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 95 'load' 'ai_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 96 [2/2] (3.25ns)   --->   "%ai_load_4 = load i32* %ai_addr_4, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 96 'load' 'ai_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 97 [2/2] (3.25ns)   --->   "%ai_load_5 = load i32* %ai_addr_5, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 97 'load' 'ai_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 98 [1/1] (1.81ns)   --->   "%add_ln328_2 = add i14 %phi_mul, 6" [imageprosseing/imgpro.c:328]   --->   Operation 98 'add' 'add_ln328_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln328_5 = zext i14 %add_ln328_2 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 99 'zext' 'zext_ln328_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%ai_addr_6 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_5" [imageprosseing/imgpro.c:328]   --->   Operation 100 'getelementptr' 'ai_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.81ns)   --->   "%add_ln328_3 = add i14 %phi_mul, 7" [imageprosseing/imgpro.c:328]   --->   Operation 101 'add' 'add_ln328_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln328_6 = zext i14 %add_ln328_3 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 102 'zext' 'zext_ln328_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%ai_addr_7 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_6" [imageprosseing/imgpro.c:328]   --->   Operation 103 'getelementptr' 'ai_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%bi_addr_2 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_1" [imageprosseing/imgpro.c:328]   --->   Operation 104 'getelementptr' 'bi_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%bi_addr_3 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_2" [imageprosseing/imgpro.c:328]   --->   Operation 105 'getelementptr' 'bi_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (2.55ns)   --->   "%sub_ln328_2 = sub nsw i32 255, %ai_load_2" [imageprosseing/imgpro.c:328]   --->   Operation 106 'sub' 'sub_ln328_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_2, i32* %bi_addr_2, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 107 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 108 [1/1] (2.55ns)   --->   "%sub_ln328_3 = sub nsw i32 255, %ai_load_3" [imageprosseing/imgpro.c:328]   --->   Operation 108 'sub' 'sub_ln328_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_3, i32* %bi_addr_3, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 110 [1/2] (3.25ns)   --->   "%ai_load_4 = load i32* %ai_addr_4, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 110 'load' 'ai_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 111 [1/2] (3.25ns)   --->   "%ai_load_5 = load i32* %ai_addr_5, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 111 'load' 'ai_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 112 [2/2] (3.25ns)   --->   "%ai_load_6 = load i32* %ai_addr_6, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 112 'load' 'ai_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 113 [2/2] (3.25ns)   --->   "%ai_load_7 = load i32* %ai_addr_7, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 113 'load' 'ai_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 5.80>
ST_6 : Operation 114 [1/1] (1.81ns)   --->   "%add_ln328_4 = add i14 %phi_mul, 8" [imageprosseing/imgpro.c:328]   --->   Operation 114 'add' 'add_ln328_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln328_7 = zext i14 %add_ln328_4 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 115 'zext' 'zext_ln328_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%ai_addr_8 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_7" [imageprosseing/imgpro.c:328]   --->   Operation 116 'getelementptr' 'ai_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.81ns)   --->   "%add_ln328_5 = add i14 %phi_mul, 9" [imageprosseing/imgpro.c:328]   --->   Operation 117 'add' 'add_ln328_5' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln328_8 = zext i14 %add_ln328_5 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 118 'zext' 'zext_ln328_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%ai_addr_9 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_8" [imageprosseing/imgpro.c:328]   --->   Operation 119 'getelementptr' 'ai_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%bi_addr_4 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_3" [imageprosseing/imgpro.c:328]   --->   Operation 120 'getelementptr' 'bi_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%bi_addr_5 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_4" [imageprosseing/imgpro.c:328]   --->   Operation 121 'getelementptr' 'bi_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (2.55ns)   --->   "%sub_ln328_4 = sub nsw i32 255, %ai_load_4" [imageprosseing/imgpro.c:328]   --->   Operation 122 'sub' 'sub_ln328_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_4, i32* %bi_addr_4, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 123 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 124 [1/1] (2.55ns)   --->   "%sub_ln328_5 = sub nsw i32 255, %ai_load_5" [imageprosseing/imgpro.c:328]   --->   Operation 124 'sub' 'sub_ln328_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_5, i32* %bi_addr_5, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 125 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 126 [1/2] (3.25ns)   --->   "%ai_load_6 = load i32* %ai_addr_6, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 126 'load' 'ai_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 127 [1/2] (3.25ns)   --->   "%ai_load_7 = load i32* %ai_addr_7, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 127 'load' 'ai_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 128 [2/2] (3.25ns)   --->   "%ai_load_8 = load i32* %ai_addr_8, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 128 'load' 'ai_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 129 [2/2] (3.25ns)   --->   "%ai_load_9 = load i32* %ai_addr_9, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 129 'load' 'ai_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 5.80>
ST_7 : Operation 130 [1/1] (1.81ns)   --->   "%add_ln328_6 = add i14 %phi_mul, 10" [imageprosseing/imgpro.c:328]   --->   Operation 130 'add' 'add_ln328_6' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln328_9 = zext i14 %add_ln328_6 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 131 'zext' 'zext_ln328_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%ai_addr_10 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_9" [imageprosseing/imgpro.c:328]   --->   Operation 132 'getelementptr' 'ai_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (1.81ns)   --->   "%add_ln328_7 = add i14 %phi_mul, 11" [imageprosseing/imgpro.c:328]   --->   Operation 133 'add' 'add_ln328_7' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln328_10 = zext i14 %add_ln328_7 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 134 'zext' 'zext_ln328_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%ai_addr_11 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_10" [imageprosseing/imgpro.c:328]   --->   Operation 135 'getelementptr' 'ai_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%bi_addr_6 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_5" [imageprosseing/imgpro.c:328]   --->   Operation 136 'getelementptr' 'bi_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%bi_addr_7 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_6" [imageprosseing/imgpro.c:328]   --->   Operation 137 'getelementptr' 'bi_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (2.55ns)   --->   "%sub_ln328_6 = sub nsw i32 255, %ai_load_6" [imageprosseing/imgpro.c:328]   --->   Operation 138 'sub' 'sub_ln328_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_6, i32* %bi_addr_6, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 139 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 140 [1/1] (2.55ns)   --->   "%sub_ln328_7 = sub nsw i32 255, %ai_load_7" [imageprosseing/imgpro.c:328]   --->   Operation 140 'sub' 'sub_ln328_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_7, i32* %bi_addr_7, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 141 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 142 [1/2] (3.25ns)   --->   "%ai_load_8 = load i32* %ai_addr_8, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 142 'load' 'ai_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 143 [1/2] (3.25ns)   --->   "%ai_load_9 = load i32* %ai_addr_9, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 143 'load' 'ai_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 144 [2/2] (3.25ns)   --->   "%ai_load_10 = load i32* %ai_addr_10, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 144 'load' 'ai_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 145 [2/2] (3.25ns)   --->   "%ai_load_11 = load i32* %ai_addr_11, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 145 'load' 'ai_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 8 <SV = 7> <Delay = 5.80>
ST_8 : Operation 146 [1/1] (1.81ns)   --->   "%add_ln328_8 = add i14 %phi_mul, 12" [imageprosseing/imgpro.c:328]   --->   Operation 146 'add' 'add_ln328_8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln328_11 = zext i14 %add_ln328_8 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 147 'zext' 'zext_ln328_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%ai_addr_12 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_11" [imageprosseing/imgpro.c:328]   --->   Operation 148 'getelementptr' 'ai_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (1.81ns)   --->   "%add_ln328_9 = add i14 %phi_mul, 13" [imageprosseing/imgpro.c:328]   --->   Operation 149 'add' 'add_ln328_9' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln328_12 = zext i14 %add_ln328_9 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 150 'zext' 'zext_ln328_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%ai_addr_13 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_12" [imageprosseing/imgpro.c:328]   --->   Operation 151 'getelementptr' 'ai_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%bi_addr_8 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_7" [imageprosseing/imgpro.c:328]   --->   Operation 152 'getelementptr' 'bi_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%bi_addr_9 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_8" [imageprosseing/imgpro.c:328]   --->   Operation 153 'getelementptr' 'bi_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (2.55ns)   --->   "%sub_ln328_8 = sub nsw i32 255, %ai_load_8" [imageprosseing/imgpro.c:328]   --->   Operation 154 'sub' 'sub_ln328_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_8, i32* %bi_addr_8, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 155 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 156 [1/1] (2.55ns)   --->   "%sub_ln328_9 = sub nsw i32 255, %ai_load_9" [imageprosseing/imgpro.c:328]   --->   Operation 156 'sub' 'sub_ln328_9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_9, i32* %bi_addr_9, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 157 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 158 [1/2] (3.25ns)   --->   "%ai_load_10 = load i32* %ai_addr_10, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 158 'load' 'ai_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 159 [1/2] (3.25ns)   --->   "%ai_load_11 = load i32* %ai_addr_11, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 159 'load' 'ai_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 160 [2/2] (3.25ns)   --->   "%ai_load_12 = load i32* %ai_addr_12, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 160 'load' 'ai_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 161 [2/2] (3.25ns)   --->   "%ai_load_13 = load i32* %ai_addr_13, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 161 'load' 'ai_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 9 <SV = 8> <Delay = 5.80>
ST_9 : Operation 162 [1/1] (1.81ns)   --->   "%add_ln328_10 = add i14 %phi_mul, 14" [imageprosseing/imgpro.c:328]   --->   Operation 162 'add' 'add_ln328_10' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln328_13 = zext i14 %add_ln328_10 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 163 'zext' 'zext_ln328_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%ai_addr_14 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_13" [imageprosseing/imgpro.c:328]   --->   Operation 164 'getelementptr' 'ai_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (1.81ns)   --->   "%add_ln328_11 = add i14 %phi_mul, 15" [imageprosseing/imgpro.c:328]   --->   Operation 165 'add' 'add_ln328_11' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln328_14 = zext i14 %add_ln328_11 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 166 'zext' 'zext_ln328_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%ai_addr_15 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_14" [imageprosseing/imgpro.c:328]   --->   Operation 167 'getelementptr' 'ai_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%bi_addr_10 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_9" [imageprosseing/imgpro.c:328]   --->   Operation 168 'getelementptr' 'bi_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%bi_addr_11 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_10" [imageprosseing/imgpro.c:328]   --->   Operation 169 'getelementptr' 'bi_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (2.55ns)   --->   "%sub_ln328_10 = sub nsw i32 255, %ai_load_10" [imageprosseing/imgpro.c:328]   --->   Operation 170 'sub' 'sub_ln328_10' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_10, i32* %bi_addr_10, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 171 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 172 [1/1] (2.55ns)   --->   "%sub_ln328_11 = sub nsw i32 255, %ai_load_11" [imageprosseing/imgpro.c:328]   --->   Operation 172 'sub' 'sub_ln328_11' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_11, i32* %bi_addr_11, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 173 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 174 [1/2] (3.25ns)   --->   "%ai_load_12 = load i32* %ai_addr_12, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 174 'load' 'ai_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 175 [1/2] (3.25ns)   --->   "%ai_load_13 = load i32* %ai_addr_13, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 175 'load' 'ai_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 176 [2/2] (3.25ns)   --->   "%ai_load_14 = load i32* %ai_addr_14, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 176 'load' 'ai_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 177 [2/2] (3.25ns)   --->   "%ai_load_15 = load i32* %ai_addr_15, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 177 'load' 'ai_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 10 <SV = 9> <Delay = 5.80>
ST_10 : Operation 178 [1/1] (1.81ns)   --->   "%add_ln328_12 = add i14 %phi_mul, 16" [imageprosseing/imgpro.c:328]   --->   Operation 178 'add' 'add_ln328_12' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln328_15 = zext i14 %add_ln328_12 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 179 'zext' 'zext_ln328_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%ai_addr_16 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_15" [imageprosseing/imgpro.c:328]   --->   Operation 180 'getelementptr' 'ai_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (1.81ns)   --->   "%add_ln328_13 = add i14 %phi_mul, 17" [imageprosseing/imgpro.c:328]   --->   Operation 181 'add' 'add_ln328_13' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln328_16 = zext i14 %add_ln328_13 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 182 'zext' 'zext_ln328_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%ai_addr_17 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_16" [imageprosseing/imgpro.c:328]   --->   Operation 183 'getelementptr' 'ai_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%bi_addr_12 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_11" [imageprosseing/imgpro.c:328]   --->   Operation 184 'getelementptr' 'bi_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%bi_addr_13 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_12" [imageprosseing/imgpro.c:328]   --->   Operation 185 'getelementptr' 'bi_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (2.55ns)   --->   "%sub_ln328_12 = sub nsw i32 255, %ai_load_12" [imageprosseing/imgpro.c:328]   --->   Operation 186 'sub' 'sub_ln328_12' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_12, i32* %bi_addr_12, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 187 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 188 [1/1] (2.55ns)   --->   "%sub_ln328_13 = sub nsw i32 255, %ai_load_13" [imageprosseing/imgpro.c:328]   --->   Operation 188 'sub' 'sub_ln328_13' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_13, i32* %bi_addr_13, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 189 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 190 [1/2] (3.25ns)   --->   "%ai_load_14 = load i32* %ai_addr_14, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 190 'load' 'ai_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 191 [1/2] (3.25ns)   --->   "%ai_load_15 = load i32* %ai_addr_15, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 191 'load' 'ai_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 192 [2/2] (3.25ns)   --->   "%ai_load_16 = load i32* %ai_addr_16, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 192 'load' 'ai_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 193 [2/2] (3.25ns)   --->   "%ai_load_17 = load i32* %ai_addr_17, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 193 'load' 'ai_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 11 <SV = 10> <Delay = 5.80>
ST_11 : Operation 194 [1/1] (1.81ns)   --->   "%add_ln328_14 = add i14 %phi_mul, 18" [imageprosseing/imgpro.c:328]   --->   Operation 194 'add' 'add_ln328_14' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln328_17 = zext i14 %add_ln328_14 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 195 'zext' 'zext_ln328_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%ai_addr_18 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_17" [imageprosseing/imgpro.c:328]   --->   Operation 196 'getelementptr' 'ai_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (1.81ns)   --->   "%add_ln328_15 = add i14 %phi_mul, 19" [imageprosseing/imgpro.c:328]   --->   Operation 197 'add' 'add_ln328_15' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln328_18 = zext i14 %add_ln328_15 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 198 'zext' 'zext_ln328_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%ai_addr_19 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_18" [imageprosseing/imgpro.c:328]   --->   Operation 199 'getelementptr' 'ai_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%bi_addr_14 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_13" [imageprosseing/imgpro.c:328]   --->   Operation 200 'getelementptr' 'bi_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%bi_addr_15 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_14" [imageprosseing/imgpro.c:328]   --->   Operation 201 'getelementptr' 'bi_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (2.55ns)   --->   "%sub_ln328_14 = sub nsw i32 255, %ai_load_14" [imageprosseing/imgpro.c:328]   --->   Operation 202 'sub' 'sub_ln328_14' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_14, i32* %bi_addr_14, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 203 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 204 [1/1] (2.55ns)   --->   "%sub_ln328_15 = sub nsw i32 255, %ai_load_15" [imageprosseing/imgpro.c:328]   --->   Operation 204 'sub' 'sub_ln328_15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_15, i32* %bi_addr_15, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 205 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 206 [1/2] (3.25ns)   --->   "%ai_load_16 = load i32* %ai_addr_16, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 206 'load' 'ai_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 207 [1/2] (3.25ns)   --->   "%ai_load_17 = load i32* %ai_addr_17, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 207 'load' 'ai_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 208 [2/2] (3.25ns)   --->   "%ai_load_18 = load i32* %ai_addr_18, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 208 'load' 'ai_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 209 [2/2] (3.25ns)   --->   "%ai_load_19 = load i32* %ai_addr_19, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 209 'load' 'ai_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 12 <SV = 11> <Delay = 5.80>
ST_12 : Operation 210 [1/1] (1.81ns)   --->   "%add_ln328_16 = add i14 %phi_mul, 20" [imageprosseing/imgpro.c:328]   --->   Operation 210 'add' 'add_ln328_16' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln328_19 = zext i14 %add_ln328_16 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 211 'zext' 'zext_ln328_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%ai_addr_20 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_19" [imageprosseing/imgpro.c:328]   --->   Operation 212 'getelementptr' 'ai_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (1.81ns)   --->   "%add_ln328_17 = add i14 %phi_mul, 21" [imageprosseing/imgpro.c:328]   --->   Operation 213 'add' 'add_ln328_17' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln328_20 = zext i14 %add_ln328_17 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 214 'zext' 'zext_ln328_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%ai_addr_21 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_20" [imageprosseing/imgpro.c:328]   --->   Operation 215 'getelementptr' 'ai_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%bi_addr_16 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_15" [imageprosseing/imgpro.c:328]   --->   Operation 216 'getelementptr' 'bi_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%bi_addr_17 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_16" [imageprosseing/imgpro.c:328]   --->   Operation 217 'getelementptr' 'bi_addr_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (2.55ns)   --->   "%sub_ln328_16 = sub nsw i32 255, %ai_load_16" [imageprosseing/imgpro.c:328]   --->   Operation 218 'sub' 'sub_ln328_16' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 219 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_16, i32* %bi_addr_16, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 219 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 220 [1/1] (2.55ns)   --->   "%sub_ln328_17 = sub nsw i32 255, %ai_load_17" [imageprosseing/imgpro.c:328]   --->   Operation 220 'sub' 'sub_ln328_17' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 221 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_17, i32* %bi_addr_17, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 221 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 222 [1/2] (3.25ns)   --->   "%ai_load_18 = load i32* %ai_addr_18, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 222 'load' 'ai_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 223 [1/2] (3.25ns)   --->   "%ai_load_19 = load i32* %ai_addr_19, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 223 'load' 'ai_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 224 [2/2] (3.25ns)   --->   "%ai_load_20 = load i32* %ai_addr_20, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 224 'load' 'ai_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 225 [2/2] (3.25ns)   --->   "%ai_load_21 = load i32* %ai_addr_21, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 225 'load' 'ai_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 13 <SV = 12> <Delay = 5.80>
ST_13 : Operation 226 [1/1] (1.81ns)   --->   "%add_ln328_18 = add i14 %phi_mul, 22" [imageprosseing/imgpro.c:328]   --->   Operation 226 'add' 'add_ln328_18' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln328_21 = zext i14 %add_ln328_18 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 227 'zext' 'zext_ln328_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%ai_addr_22 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_21" [imageprosseing/imgpro.c:328]   --->   Operation 228 'getelementptr' 'ai_addr_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (1.81ns)   --->   "%add_ln328_19 = add i14 %phi_mul, 23" [imageprosseing/imgpro.c:328]   --->   Operation 229 'add' 'add_ln328_19' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln328_22 = zext i14 %add_ln328_19 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 230 'zext' 'zext_ln328_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%ai_addr_23 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_22" [imageprosseing/imgpro.c:328]   --->   Operation 231 'getelementptr' 'ai_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%bi_addr_18 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_17" [imageprosseing/imgpro.c:328]   --->   Operation 232 'getelementptr' 'bi_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%bi_addr_19 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_18" [imageprosseing/imgpro.c:328]   --->   Operation 233 'getelementptr' 'bi_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (2.55ns)   --->   "%sub_ln328_18 = sub nsw i32 255, %ai_load_18" [imageprosseing/imgpro.c:328]   --->   Operation 234 'sub' 'sub_ln328_18' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_18, i32* %bi_addr_18, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 235 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 236 [1/1] (2.55ns)   --->   "%sub_ln328_19 = sub nsw i32 255, %ai_load_19" [imageprosseing/imgpro.c:328]   --->   Operation 236 'sub' 'sub_ln328_19' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 237 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_19, i32* %bi_addr_19, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 237 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 238 [1/2] (3.25ns)   --->   "%ai_load_20 = load i32* %ai_addr_20, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 238 'load' 'ai_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 239 [1/2] (3.25ns)   --->   "%ai_load_21 = load i32* %ai_addr_21, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 239 'load' 'ai_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 240 [2/2] (3.25ns)   --->   "%ai_load_22 = load i32* %ai_addr_22, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 240 'load' 'ai_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 241 [2/2] (3.25ns)   --->   "%ai_load_23 = load i32* %ai_addr_23, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 241 'load' 'ai_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 14 <SV = 13> <Delay = 5.80>
ST_14 : Operation 242 [1/1] (1.81ns)   --->   "%add_ln328_20 = add i14 %phi_mul, 24" [imageprosseing/imgpro.c:328]   --->   Operation 242 'add' 'add_ln328_20' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln328_23 = zext i14 %add_ln328_20 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 243 'zext' 'zext_ln328_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%ai_addr_24 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_23" [imageprosseing/imgpro.c:328]   --->   Operation 244 'getelementptr' 'ai_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (1.81ns)   --->   "%add_ln328_21 = add i14 %phi_mul, 25" [imageprosseing/imgpro.c:328]   --->   Operation 245 'add' 'add_ln328_21' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln328_24 = zext i14 %add_ln328_21 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 246 'zext' 'zext_ln328_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%ai_addr_25 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_24" [imageprosseing/imgpro.c:328]   --->   Operation 247 'getelementptr' 'ai_addr_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%bi_addr_20 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_19" [imageprosseing/imgpro.c:328]   --->   Operation 248 'getelementptr' 'bi_addr_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%bi_addr_21 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_20" [imageprosseing/imgpro.c:328]   --->   Operation 249 'getelementptr' 'bi_addr_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (2.55ns)   --->   "%sub_ln328_20 = sub nsw i32 255, %ai_load_20" [imageprosseing/imgpro.c:328]   --->   Operation 250 'sub' 'sub_ln328_20' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_20, i32* %bi_addr_20, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 251 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 252 [1/1] (2.55ns)   --->   "%sub_ln328_21 = sub nsw i32 255, %ai_load_21" [imageprosseing/imgpro.c:328]   --->   Operation 252 'sub' 'sub_ln328_21' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_21, i32* %bi_addr_21, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 253 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 254 [1/2] (3.25ns)   --->   "%ai_load_22 = load i32* %ai_addr_22, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 254 'load' 'ai_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 255 [1/2] (3.25ns)   --->   "%ai_load_23 = load i32* %ai_addr_23, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 255 'load' 'ai_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 256 [2/2] (3.25ns)   --->   "%ai_load_24 = load i32* %ai_addr_24, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 256 'load' 'ai_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 257 [2/2] (3.25ns)   --->   "%ai_load_25 = load i32* %ai_addr_25, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 257 'load' 'ai_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 15 <SV = 14> <Delay = 5.80>
ST_15 : Operation 258 [1/1] (1.81ns)   --->   "%add_ln328_22 = add i14 %phi_mul, 26" [imageprosseing/imgpro.c:328]   --->   Operation 258 'add' 'add_ln328_22' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln328_25 = zext i14 %add_ln328_22 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 259 'zext' 'zext_ln328_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%ai_addr_26 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_25" [imageprosseing/imgpro.c:328]   --->   Operation 260 'getelementptr' 'ai_addr_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (1.81ns)   --->   "%add_ln328_23 = add i14 %phi_mul, 27" [imageprosseing/imgpro.c:328]   --->   Operation 261 'add' 'add_ln328_23' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln328_26 = zext i14 %add_ln328_23 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 262 'zext' 'zext_ln328_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%ai_addr_27 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_26" [imageprosseing/imgpro.c:328]   --->   Operation 263 'getelementptr' 'ai_addr_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%bi_addr_22 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_21" [imageprosseing/imgpro.c:328]   --->   Operation 264 'getelementptr' 'bi_addr_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%bi_addr_23 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_22" [imageprosseing/imgpro.c:328]   --->   Operation 265 'getelementptr' 'bi_addr_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (2.55ns)   --->   "%sub_ln328_22 = sub nsw i32 255, %ai_load_22" [imageprosseing/imgpro.c:328]   --->   Operation 266 'sub' 'sub_ln328_22' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 267 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_22, i32* %bi_addr_22, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 267 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 268 [1/1] (2.55ns)   --->   "%sub_ln328_23 = sub nsw i32 255, %ai_load_23" [imageprosseing/imgpro.c:328]   --->   Operation 268 'sub' 'sub_ln328_23' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 269 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_23, i32* %bi_addr_23, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 269 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 270 [1/2] (3.25ns)   --->   "%ai_load_24 = load i32* %ai_addr_24, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 270 'load' 'ai_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 271 [1/2] (3.25ns)   --->   "%ai_load_25 = load i32* %ai_addr_25, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 271 'load' 'ai_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 272 [2/2] (3.25ns)   --->   "%ai_load_26 = load i32* %ai_addr_26, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 272 'load' 'ai_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 273 [2/2] (3.25ns)   --->   "%ai_load_27 = load i32* %ai_addr_27, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 273 'load' 'ai_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 16 <SV = 15> <Delay = 5.80>
ST_16 : Operation 274 [1/1] (1.81ns)   --->   "%add_ln328_24 = add i14 %phi_mul, 28" [imageprosseing/imgpro.c:328]   --->   Operation 274 'add' 'add_ln328_24' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln328_27 = zext i14 %add_ln328_24 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 275 'zext' 'zext_ln328_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%ai_addr_28 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_27" [imageprosseing/imgpro.c:328]   --->   Operation 276 'getelementptr' 'ai_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (1.81ns)   --->   "%add_ln328_25 = add i14 %phi_mul, 29" [imageprosseing/imgpro.c:328]   --->   Operation 277 'add' 'add_ln328_25' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln328_28 = zext i14 %add_ln328_25 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 278 'zext' 'zext_ln328_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%ai_addr_29 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_28" [imageprosseing/imgpro.c:328]   --->   Operation 279 'getelementptr' 'ai_addr_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%bi_addr_24 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_23" [imageprosseing/imgpro.c:328]   --->   Operation 280 'getelementptr' 'bi_addr_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%bi_addr_25 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_24" [imageprosseing/imgpro.c:328]   --->   Operation 281 'getelementptr' 'bi_addr_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (2.55ns)   --->   "%sub_ln328_24 = sub nsw i32 255, %ai_load_24" [imageprosseing/imgpro.c:328]   --->   Operation 282 'sub' 'sub_ln328_24' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 283 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_24, i32* %bi_addr_24, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 283 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 284 [1/1] (2.55ns)   --->   "%sub_ln328_25 = sub nsw i32 255, %ai_load_25" [imageprosseing/imgpro.c:328]   --->   Operation 284 'sub' 'sub_ln328_25' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 285 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_25, i32* %bi_addr_25, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 285 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 286 [1/2] (3.25ns)   --->   "%ai_load_26 = load i32* %ai_addr_26, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 286 'load' 'ai_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 287 [1/2] (3.25ns)   --->   "%ai_load_27 = load i32* %ai_addr_27, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 287 'load' 'ai_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 288 [2/2] (3.25ns)   --->   "%ai_load_28 = load i32* %ai_addr_28, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 288 'load' 'ai_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 289 [2/2] (3.25ns)   --->   "%ai_load_29 = load i32* %ai_addr_29, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 289 'load' 'ai_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 17 <SV = 16> <Delay = 5.80>
ST_17 : Operation 290 [1/1] (1.81ns)   --->   "%add_ln328_26 = add i14 %phi_mul, 30" [imageprosseing/imgpro.c:328]   --->   Operation 290 'add' 'add_ln328_26' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln328_29 = zext i14 %add_ln328_26 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 291 'zext' 'zext_ln328_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%ai_addr_30 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_29" [imageprosseing/imgpro.c:328]   --->   Operation 292 'getelementptr' 'ai_addr_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (1.81ns)   --->   "%add_ln328_27 = add i14 %phi_mul, 31" [imageprosseing/imgpro.c:328]   --->   Operation 293 'add' 'add_ln328_27' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln328_30 = zext i14 %add_ln328_27 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 294 'zext' 'zext_ln328_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 295 [1/1] (0.00ns)   --->   "%ai_addr_31 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_30" [imageprosseing/imgpro.c:328]   --->   Operation 295 'getelementptr' 'ai_addr_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "%bi_addr_26 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_25" [imageprosseing/imgpro.c:328]   --->   Operation 296 'getelementptr' 'bi_addr_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 297 [1/1] (0.00ns)   --->   "%bi_addr_27 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_26" [imageprosseing/imgpro.c:328]   --->   Operation 297 'getelementptr' 'bi_addr_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 298 [1/1] (2.55ns)   --->   "%sub_ln328_26 = sub nsw i32 255, %ai_load_26" [imageprosseing/imgpro.c:328]   --->   Operation 298 'sub' 'sub_ln328_26' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 299 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_26, i32* %bi_addr_26, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 299 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 300 [1/1] (2.55ns)   --->   "%sub_ln328_27 = sub nsw i32 255, %ai_load_27" [imageprosseing/imgpro.c:328]   --->   Operation 300 'sub' 'sub_ln328_27' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 301 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_27, i32* %bi_addr_27, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 301 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 302 [1/2] (3.25ns)   --->   "%ai_load_28 = load i32* %ai_addr_28, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 302 'load' 'ai_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 303 [1/2] (3.25ns)   --->   "%ai_load_29 = load i32* %ai_addr_29, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 303 'load' 'ai_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 304 [2/2] (3.25ns)   --->   "%ai_load_30 = load i32* %ai_addr_30, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 304 'load' 'ai_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 305 [2/2] (3.25ns)   --->   "%ai_load_31 = load i32* %ai_addr_31, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 305 'load' 'ai_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 18 <SV = 17> <Delay = 5.80>
ST_18 : Operation 306 [1/1] (1.81ns)   --->   "%add_ln328_28 = add i14 %phi_mul, 32" [imageprosseing/imgpro.c:328]   --->   Operation 306 'add' 'add_ln328_28' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln328_31 = zext i14 %add_ln328_28 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 307 'zext' 'zext_ln328_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%ai_addr_32 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_31" [imageprosseing/imgpro.c:328]   --->   Operation 308 'getelementptr' 'ai_addr_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 309 [1/1] (1.81ns)   --->   "%add_ln328_29 = add i14 %phi_mul, 33" [imageprosseing/imgpro.c:328]   --->   Operation 309 'add' 'add_ln328_29' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln328_32 = zext i14 %add_ln328_29 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 310 'zext' 'zext_ln328_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%ai_addr_33 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_32" [imageprosseing/imgpro.c:328]   --->   Operation 311 'getelementptr' 'ai_addr_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%bi_addr_28 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_27" [imageprosseing/imgpro.c:328]   --->   Operation 312 'getelementptr' 'bi_addr_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 313 [1/1] (0.00ns)   --->   "%bi_addr_29 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_28" [imageprosseing/imgpro.c:328]   --->   Operation 313 'getelementptr' 'bi_addr_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 314 [1/1] (2.55ns)   --->   "%sub_ln328_28 = sub nsw i32 255, %ai_load_28" [imageprosseing/imgpro.c:328]   --->   Operation 314 'sub' 'sub_ln328_28' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 315 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_28, i32* %bi_addr_28, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 315 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 316 [1/1] (2.55ns)   --->   "%sub_ln328_29 = sub nsw i32 255, %ai_load_29" [imageprosseing/imgpro.c:328]   --->   Operation 316 'sub' 'sub_ln328_29' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 317 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_29, i32* %bi_addr_29, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 317 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 318 [1/2] (3.25ns)   --->   "%ai_load_30 = load i32* %ai_addr_30, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 318 'load' 'ai_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 319 [1/2] (3.25ns)   --->   "%ai_load_31 = load i32* %ai_addr_31, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 319 'load' 'ai_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 320 [2/2] (3.25ns)   --->   "%ai_load_32 = load i32* %ai_addr_32, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 320 'load' 'ai_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 321 [2/2] (3.25ns)   --->   "%ai_load_33 = load i32* %ai_addr_33, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 321 'load' 'ai_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 19 <SV = 18> <Delay = 5.80>
ST_19 : Operation 322 [1/1] (1.81ns)   --->   "%add_ln328_30 = add i14 %phi_mul, 34" [imageprosseing/imgpro.c:328]   --->   Operation 322 'add' 'add_ln328_30' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln328_33 = zext i14 %add_ln328_30 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 323 'zext' 'zext_ln328_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%ai_addr_34 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_33" [imageprosseing/imgpro.c:328]   --->   Operation 324 'getelementptr' 'ai_addr_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 325 [1/1] (1.81ns)   --->   "%add_ln328_31 = add i14 %phi_mul, 35" [imageprosseing/imgpro.c:328]   --->   Operation 325 'add' 'add_ln328_31' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln328_34 = zext i14 %add_ln328_31 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 326 'zext' 'zext_ln328_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "%ai_addr_35 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_34" [imageprosseing/imgpro.c:328]   --->   Operation 327 'getelementptr' 'ai_addr_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (0.00ns)   --->   "%bi_addr_30 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_29" [imageprosseing/imgpro.c:328]   --->   Operation 328 'getelementptr' 'bi_addr_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%bi_addr_31 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_30" [imageprosseing/imgpro.c:328]   --->   Operation 329 'getelementptr' 'bi_addr_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (2.55ns)   --->   "%sub_ln328_30 = sub nsw i32 255, %ai_load_30" [imageprosseing/imgpro.c:328]   --->   Operation 330 'sub' 'sub_ln328_30' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 331 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_30, i32* %bi_addr_30, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 331 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 332 [1/1] (2.55ns)   --->   "%sub_ln328_31 = sub nsw i32 255, %ai_load_31" [imageprosseing/imgpro.c:328]   --->   Operation 332 'sub' 'sub_ln328_31' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 333 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_31, i32* %bi_addr_31, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 333 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 334 [1/2] (3.25ns)   --->   "%ai_load_32 = load i32* %ai_addr_32, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 334 'load' 'ai_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 335 [1/2] (3.25ns)   --->   "%ai_load_33 = load i32* %ai_addr_33, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 335 'load' 'ai_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 336 [2/2] (3.25ns)   --->   "%ai_load_34 = load i32* %ai_addr_34, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 336 'load' 'ai_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 337 [2/2] (3.25ns)   --->   "%ai_load_35 = load i32* %ai_addr_35, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 337 'load' 'ai_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 20 <SV = 19> <Delay = 5.80>
ST_20 : Operation 338 [1/1] (1.81ns)   --->   "%add_ln328_32 = add i14 %phi_mul, 36" [imageprosseing/imgpro.c:328]   --->   Operation 338 'add' 'add_ln328_32' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln328_35 = zext i14 %add_ln328_32 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 339 'zext' 'zext_ln328_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 340 [1/1] (0.00ns)   --->   "%ai_addr_36 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_35" [imageprosseing/imgpro.c:328]   --->   Operation 340 'getelementptr' 'ai_addr_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 341 [1/1] (1.81ns)   --->   "%add_ln328_33 = add i14 %phi_mul, 37" [imageprosseing/imgpro.c:328]   --->   Operation 341 'add' 'add_ln328_33' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln328_36 = zext i14 %add_ln328_33 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 342 'zext' 'zext_ln328_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 343 [1/1] (0.00ns)   --->   "%ai_addr_37 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_36" [imageprosseing/imgpro.c:328]   --->   Operation 343 'getelementptr' 'ai_addr_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 344 [1/1] (0.00ns)   --->   "%bi_addr_32 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_31" [imageprosseing/imgpro.c:328]   --->   Operation 344 'getelementptr' 'bi_addr_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 345 [1/1] (0.00ns)   --->   "%bi_addr_33 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_32" [imageprosseing/imgpro.c:328]   --->   Operation 345 'getelementptr' 'bi_addr_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 346 [1/1] (2.55ns)   --->   "%sub_ln328_32 = sub nsw i32 255, %ai_load_32" [imageprosseing/imgpro.c:328]   --->   Operation 346 'sub' 'sub_ln328_32' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 347 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_32, i32* %bi_addr_32, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 347 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 348 [1/1] (2.55ns)   --->   "%sub_ln328_33 = sub nsw i32 255, %ai_load_33" [imageprosseing/imgpro.c:328]   --->   Operation 348 'sub' 'sub_ln328_33' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 349 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_33, i32* %bi_addr_33, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 349 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 350 [1/2] (3.25ns)   --->   "%ai_load_34 = load i32* %ai_addr_34, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 350 'load' 'ai_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 351 [1/2] (3.25ns)   --->   "%ai_load_35 = load i32* %ai_addr_35, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 351 'load' 'ai_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 352 [2/2] (3.25ns)   --->   "%ai_load_36 = load i32* %ai_addr_36, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 352 'load' 'ai_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 353 [2/2] (3.25ns)   --->   "%ai_load_37 = load i32* %ai_addr_37, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 353 'load' 'ai_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 21 <SV = 20> <Delay = 5.80>
ST_21 : Operation 354 [1/1] (1.81ns)   --->   "%add_ln328_34 = add i14 %phi_mul, 38" [imageprosseing/imgpro.c:328]   --->   Operation 354 'add' 'add_ln328_34' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln328_37 = zext i14 %add_ln328_34 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 355 'zext' 'zext_ln328_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 356 [1/1] (0.00ns)   --->   "%ai_addr_38 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_37" [imageprosseing/imgpro.c:328]   --->   Operation 356 'getelementptr' 'ai_addr_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 357 [1/1] (1.81ns)   --->   "%add_ln328_35 = add i14 %phi_mul, 39" [imageprosseing/imgpro.c:328]   --->   Operation 357 'add' 'add_ln328_35' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln328_38 = zext i14 %add_ln328_35 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 358 'zext' 'zext_ln328_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 359 [1/1] (0.00ns)   --->   "%ai_addr_39 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_38" [imageprosseing/imgpro.c:328]   --->   Operation 359 'getelementptr' 'ai_addr_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 360 [1/1] (0.00ns)   --->   "%bi_addr_34 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_33" [imageprosseing/imgpro.c:328]   --->   Operation 360 'getelementptr' 'bi_addr_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 361 [1/1] (0.00ns)   --->   "%bi_addr_35 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_34" [imageprosseing/imgpro.c:328]   --->   Operation 361 'getelementptr' 'bi_addr_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 362 [1/1] (2.55ns)   --->   "%sub_ln328_34 = sub nsw i32 255, %ai_load_34" [imageprosseing/imgpro.c:328]   --->   Operation 362 'sub' 'sub_ln328_34' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 363 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_34, i32* %bi_addr_34, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 363 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 364 [1/1] (2.55ns)   --->   "%sub_ln328_35 = sub nsw i32 255, %ai_load_35" [imageprosseing/imgpro.c:328]   --->   Operation 364 'sub' 'sub_ln328_35' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 365 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_35, i32* %bi_addr_35, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 365 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 366 [1/2] (3.25ns)   --->   "%ai_load_36 = load i32* %ai_addr_36, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 366 'load' 'ai_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 367 [1/2] (3.25ns)   --->   "%ai_load_37 = load i32* %ai_addr_37, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 367 'load' 'ai_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 368 [2/2] (3.25ns)   --->   "%ai_load_38 = load i32* %ai_addr_38, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 368 'load' 'ai_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 369 [2/2] (3.25ns)   --->   "%ai_load_39 = load i32* %ai_addr_39, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 369 'load' 'ai_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 22 <SV = 21> <Delay = 5.80>
ST_22 : Operation 370 [1/1] (1.81ns)   --->   "%add_ln328_36 = add i14 %phi_mul, 40" [imageprosseing/imgpro.c:328]   --->   Operation 370 'add' 'add_ln328_36' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln328_39 = zext i14 %add_ln328_36 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 371 'zext' 'zext_ln328_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 372 [1/1] (0.00ns)   --->   "%ai_addr_40 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_39" [imageprosseing/imgpro.c:328]   --->   Operation 372 'getelementptr' 'ai_addr_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 373 [1/1] (1.81ns)   --->   "%add_ln328_37 = add i14 %phi_mul, 41" [imageprosseing/imgpro.c:328]   --->   Operation 373 'add' 'add_ln328_37' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln328_40 = zext i14 %add_ln328_37 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 374 'zext' 'zext_ln328_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 375 [1/1] (0.00ns)   --->   "%ai_addr_41 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_40" [imageprosseing/imgpro.c:328]   --->   Operation 375 'getelementptr' 'ai_addr_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 376 [1/1] (0.00ns)   --->   "%bi_addr_36 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_35" [imageprosseing/imgpro.c:328]   --->   Operation 376 'getelementptr' 'bi_addr_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 377 [1/1] (0.00ns)   --->   "%bi_addr_37 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_36" [imageprosseing/imgpro.c:328]   --->   Operation 377 'getelementptr' 'bi_addr_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 378 [1/1] (2.55ns)   --->   "%sub_ln328_36 = sub nsw i32 255, %ai_load_36" [imageprosseing/imgpro.c:328]   --->   Operation 378 'sub' 'sub_ln328_36' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 379 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_36, i32* %bi_addr_36, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 379 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 380 [1/1] (2.55ns)   --->   "%sub_ln328_37 = sub nsw i32 255, %ai_load_37" [imageprosseing/imgpro.c:328]   --->   Operation 380 'sub' 'sub_ln328_37' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 381 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_37, i32* %bi_addr_37, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 381 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 382 [1/2] (3.25ns)   --->   "%ai_load_38 = load i32* %ai_addr_38, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 382 'load' 'ai_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 383 [1/2] (3.25ns)   --->   "%ai_load_39 = load i32* %ai_addr_39, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 383 'load' 'ai_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 384 [2/2] (3.25ns)   --->   "%ai_load_40 = load i32* %ai_addr_40, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 384 'load' 'ai_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 385 [2/2] (3.25ns)   --->   "%ai_load_41 = load i32* %ai_addr_41, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 385 'load' 'ai_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 23 <SV = 22> <Delay = 5.80>
ST_23 : Operation 386 [1/1] (1.81ns)   --->   "%add_ln328_38 = add i14 %phi_mul, 42" [imageprosseing/imgpro.c:328]   --->   Operation 386 'add' 'add_ln328_38' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln328_41 = zext i14 %add_ln328_38 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 387 'zext' 'zext_ln328_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 388 [1/1] (0.00ns)   --->   "%ai_addr_42 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_41" [imageprosseing/imgpro.c:328]   --->   Operation 388 'getelementptr' 'ai_addr_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 389 [1/1] (1.81ns)   --->   "%add_ln328_39 = add i14 %phi_mul, 43" [imageprosseing/imgpro.c:328]   --->   Operation 389 'add' 'add_ln328_39' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln328_42 = zext i14 %add_ln328_39 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 390 'zext' 'zext_ln328_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 391 [1/1] (0.00ns)   --->   "%ai_addr_43 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_42" [imageprosseing/imgpro.c:328]   --->   Operation 391 'getelementptr' 'ai_addr_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 392 [1/1] (0.00ns)   --->   "%bi_addr_38 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_37" [imageprosseing/imgpro.c:328]   --->   Operation 392 'getelementptr' 'bi_addr_38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 393 [1/1] (0.00ns)   --->   "%bi_addr_39 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_38" [imageprosseing/imgpro.c:328]   --->   Operation 393 'getelementptr' 'bi_addr_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 394 [1/1] (2.55ns)   --->   "%sub_ln328_38 = sub nsw i32 255, %ai_load_38" [imageprosseing/imgpro.c:328]   --->   Operation 394 'sub' 'sub_ln328_38' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 395 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_38, i32* %bi_addr_38, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 395 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 396 [1/1] (2.55ns)   --->   "%sub_ln328_39 = sub nsw i32 255, %ai_load_39" [imageprosseing/imgpro.c:328]   --->   Operation 396 'sub' 'sub_ln328_39' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 397 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_39, i32* %bi_addr_39, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 397 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 398 [1/2] (3.25ns)   --->   "%ai_load_40 = load i32* %ai_addr_40, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 398 'load' 'ai_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 399 [1/2] (3.25ns)   --->   "%ai_load_41 = load i32* %ai_addr_41, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 399 'load' 'ai_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 400 [2/2] (3.25ns)   --->   "%ai_load_42 = load i32* %ai_addr_42, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 400 'load' 'ai_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 401 [2/2] (3.25ns)   --->   "%ai_load_43 = load i32* %ai_addr_43, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 401 'load' 'ai_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 24 <SV = 23> <Delay = 5.80>
ST_24 : Operation 402 [1/1] (1.81ns)   --->   "%add_ln328_40 = add i14 %phi_mul, 44" [imageprosseing/imgpro.c:328]   --->   Operation 402 'add' 'add_ln328_40' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln328_43 = zext i14 %add_ln328_40 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 403 'zext' 'zext_ln328_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 404 [1/1] (0.00ns)   --->   "%ai_addr_44 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_43" [imageprosseing/imgpro.c:328]   --->   Operation 404 'getelementptr' 'ai_addr_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 405 [1/1] (1.81ns)   --->   "%add_ln328_41 = add i14 %phi_mul, 45" [imageprosseing/imgpro.c:328]   --->   Operation 405 'add' 'add_ln328_41' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln328_44 = zext i14 %add_ln328_41 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 406 'zext' 'zext_ln328_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 407 [1/1] (0.00ns)   --->   "%ai_addr_45 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_44" [imageprosseing/imgpro.c:328]   --->   Operation 407 'getelementptr' 'ai_addr_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 408 [1/1] (0.00ns)   --->   "%bi_addr_40 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_39" [imageprosseing/imgpro.c:328]   --->   Operation 408 'getelementptr' 'bi_addr_40' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 409 [1/1] (0.00ns)   --->   "%bi_addr_41 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_40" [imageprosseing/imgpro.c:328]   --->   Operation 409 'getelementptr' 'bi_addr_41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 410 [1/1] (2.55ns)   --->   "%sub_ln328_40 = sub nsw i32 255, %ai_load_40" [imageprosseing/imgpro.c:328]   --->   Operation 410 'sub' 'sub_ln328_40' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 411 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_40, i32* %bi_addr_40, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 411 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 412 [1/1] (2.55ns)   --->   "%sub_ln328_41 = sub nsw i32 255, %ai_load_41" [imageprosseing/imgpro.c:328]   --->   Operation 412 'sub' 'sub_ln328_41' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 413 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_41, i32* %bi_addr_41, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 413 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 414 [1/2] (3.25ns)   --->   "%ai_load_42 = load i32* %ai_addr_42, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 414 'load' 'ai_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 415 [1/2] (3.25ns)   --->   "%ai_load_43 = load i32* %ai_addr_43, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 415 'load' 'ai_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 416 [2/2] (3.25ns)   --->   "%ai_load_44 = load i32* %ai_addr_44, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 416 'load' 'ai_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 417 [2/2] (3.25ns)   --->   "%ai_load_45 = load i32* %ai_addr_45, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 417 'load' 'ai_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 25 <SV = 24> <Delay = 5.80>
ST_25 : Operation 418 [1/1] (1.81ns)   --->   "%add_ln328_42 = add i14 %phi_mul, 46" [imageprosseing/imgpro.c:328]   --->   Operation 418 'add' 'add_ln328_42' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln328_45 = zext i14 %add_ln328_42 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 419 'zext' 'zext_ln328_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 420 [1/1] (0.00ns)   --->   "%ai_addr_46 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_45" [imageprosseing/imgpro.c:328]   --->   Operation 420 'getelementptr' 'ai_addr_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 421 [1/1] (1.81ns)   --->   "%add_ln328_43 = add i14 %phi_mul, 47" [imageprosseing/imgpro.c:328]   --->   Operation 421 'add' 'add_ln328_43' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln328_46 = zext i14 %add_ln328_43 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 422 'zext' 'zext_ln328_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 423 [1/1] (0.00ns)   --->   "%ai_addr_47 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_46" [imageprosseing/imgpro.c:328]   --->   Operation 423 'getelementptr' 'ai_addr_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 424 [1/1] (0.00ns)   --->   "%bi_addr_42 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_41" [imageprosseing/imgpro.c:328]   --->   Operation 424 'getelementptr' 'bi_addr_42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 425 [1/1] (0.00ns)   --->   "%bi_addr_43 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_42" [imageprosseing/imgpro.c:328]   --->   Operation 425 'getelementptr' 'bi_addr_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 426 [1/1] (2.55ns)   --->   "%sub_ln328_42 = sub nsw i32 255, %ai_load_42" [imageprosseing/imgpro.c:328]   --->   Operation 426 'sub' 'sub_ln328_42' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 427 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_42, i32* %bi_addr_42, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 427 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 428 [1/1] (2.55ns)   --->   "%sub_ln328_43 = sub nsw i32 255, %ai_load_43" [imageprosseing/imgpro.c:328]   --->   Operation 428 'sub' 'sub_ln328_43' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 429 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_43, i32* %bi_addr_43, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 429 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 430 [1/2] (3.25ns)   --->   "%ai_load_44 = load i32* %ai_addr_44, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 430 'load' 'ai_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 431 [1/2] (3.25ns)   --->   "%ai_load_45 = load i32* %ai_addr_45, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 431 'load' 'ai_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 432 [2/2] (3.25ns)   --->   "%ai_load_46 = load i32* %ai_addr_46, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 432 'load' 'ai_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 433 [2/2] (3.25ns)   --->   "%ai_load_47 = load i32* %ai_addr_47, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 433 'load' 'ai_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 26 <SV = 25> <Delay = 5.80>
ST_26 : Operation 434 [1/1] (1.81ns)   --->   "%add_ln328_44 = add i14 %phi_mul, 48" [imageprosseing/imgpro.c:328]   --->   Operation 434 'add' 'add_ln328_44' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln328_47 = zext i14 %add_ln328_44 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 435 'zext' 'zext_ln328_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 436 [1/1] (0.00ns)   --->   "%ai_addr_48 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_47" [imageprosseing/imgpro.c:328]   --->   Operation 436 'getelementptr' 'ai_addr_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 437 [1/1] (1.81ns)   --->   "%add_ln328_45 = add i14 %phi_mul, 49" [imageprosseing/imgpro.c:328]   --->   Operation 437 'add' 'add_ln328_45' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln328_48 = zext i14 %add_ln328_45 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 438 'zext' 'zext_ln328_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 439 [1/1] (0.00ns)   --->   "%ai_addr_49 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_48" [imageprosseing/imgpro.c:328]   --->   Operation 439 'getelementptr' 'ai_addr_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 440 [1/1] (0.00ns)   --->   "%bi_addr_44 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_43" [imageprosseing/imgpro.c:328]   --->   Operation 440 'getelementptr' 'bi_addr_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 441 [1/1] (0.00ns)   --->   "%bi_addr_45 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_44" [imageprosseing/imgpro.c:328]   --->   Operation 441 'getelementptr' 'bi_addr_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 442 [1/1] (2.55ns)   --->   "%sub_ln328_44 = sub nsw i32 255, %ai_load_44" [imageprosseing/imgpro.c:328]   --->   Operation 442 'sub' 'sub_ln328_44' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 443 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_44, i32* %bi_addr_44, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 443 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 444 [1/1] (2.55ns)   --->   "%sub_ln328_45 = sub nsw i32 255, %ai_load_45" [imageprosseing/imgpro.c:328]   --->   Operation 444 'sub' 'sub_ln328_45' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 445 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_45, i32* %bi_addr_45, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 445 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 446 [1/2] (3.25ns)   --->   "%ai_load_46 = load i32* %ai_addr_46, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 446 'load' 'ai_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 447 [1/2] (3.25ns)   --->   "%ai_load_47 = load i32* %ai_addr_47, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 447 'load' 'ai_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 448 [2/2] (3.25ns)   --->   "%ai_load_48 = load i32* %ai_addr_48, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 448 'load' 'ai_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 449 [2/2] (3.25ns)   --->   "%ai_load_49 = load i32* %ai_addr_49, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 449 'load' 'ai_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 27 <SV = 26> <Delay = 5.80>
ST_27 : Operation 450 [1/1] (1.81ns)   --->   "%add_ln328_46 = add i14 %phi_mul, 50" [imageprosseing/imgpro.c:328]   --->   Operation 450 'add' 'add_ln328_46' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln328_49 = zext i14 %add_ln328_46 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 451 'zext' 'zext_ln328_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 452 [1/1] (0.00ns)   --->   "%ai_addr_50 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_49" [imageprosseing/imgpro.c:328]   --->   Operation 452 'getelementptr' 'ai_addr_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 453 [1/1] (1.81ns)   --->   "%add_ln328_47 = add i14 %phi_mul, 51" [imageprosseing/imgpro.c:328]   --->   Operation 453 'add' 'add_ln328_47' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln328_50 = zext i14 %add_ln328_47 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 454 'zext' 'zext_ln328_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 455 [1/1] (0.00ns)   --->   "%ai_addr_51 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_50" [imageprosseing/imgpro.c:328]   --->   Operation 455 'getelementptr' 'ai_addr_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 456 [1/1] (0.00ns)   --->   "%bi_addr_46 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_45" [imageprosseing/imgpro.c:328]   --->   Operation 456 'getelementptr' 'bi_addr_46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 457 [1/1] (0.00ns)   --->   "%bi_addr_47 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_46" [imageprosseing/imgpro.c:328]   --->   Operation 457 'getelementptr' 'bi_addr_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 458 [1/1] (2.55ns)   --->   "%sub_ln328_46 = sub nsw i32 255, %ai_load_46" [imageprosseing/imgpro.c:328]   --->   Operation 458 'sub' 'sub_ln328_46' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 459 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_46, i32* %bi_addr_46, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 459 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 460 [1/1] (2.55ns)   --->   "%sub_ln328_47 = sub nsw i32 255, %ai_load_47" [imageprosseing/imgpro.c:328]   --->   Operation 460 'sub' 'sub_ln328_47' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 461 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_47, i32* %bi_addr_47, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 461 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 462 [1/2] (3.25ns)   --->   "%ai_load_48 = load i32* %ai_addr_48, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 462 'load' 'ai_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 463 [1/2] (3.25ns)   --->   "%ai_load_49 = load i32* %ai_addr_49, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 463 'load' 'ai_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 464 [2/2] (3.25ns)   --->   "%ai_load_50 = load i32* %ai_addr_50, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 464 'load' 'ai_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 465 [2/2] (3.25ns)   --->   "%ai_load_51 = load i32* %ai_addr_51, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 465 'load' 'ai_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 28 <SV = 27> <Delay = 5.80>
ST_28 : Operation 466 [1/1] (1.81ns)   --->   "%add_ln328_48 = add i14 %phi_mul, 52" [imageprosseing/imgpro.c:328]   --->   Operation 466 'add' 'add_ln328_48' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln328_51 = zext i14 %add_ln328_48 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 467 'zext' 'zext_ln328_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 468 [1/1] (0.00ns)   --->   "%ai_addr_52 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_51" [imageprosseing/imgpro.c:328]   --->   Operation 468 'getelementptr' 'ai_addr_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 469 [1/1] (1.81ns)   --->   "%add_ln328_49 = add i14 %phi_mul, 53" [imageprosseing/imgpro.c:328]   --->   Operation 469 'add' 'add_ln328_49' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln328_52 = zext i14 %add_ln328_49 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 470 'zext' 'zext_ln328_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 471 [1/1] (0.00ns)   --->   "%ai_addr_53 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_52" [imageprosseing/imgpro.c:328]   --->   Operation 471 'getelementptr' 'ai_addr_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 472 [1/1] (0.00ns)   --->   "%bi_addr_48 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_47" [imageprosseing/imgpro.c:328]   --->   Operation 472 'getelementptr' 'bi_addr_48' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 473 [1/1] (0.00ns)   --->   "%bi_addr_49 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_48" [imageprosseing/imgpro.c:328]   --->   Operation 473 'getelementptr' 'bi_addr_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 474 [1/1] (2.55ns)   --->   "%sub_ln328_48 = sub nsw i32 255, %ai_load_48" [imageprosseing/imgpro.c:328]   --->   Operation 474 'sub' 'sub_ln328_48' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 475 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_48, i32* %bi_addr_48, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 475 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 476 [1/1] (2.55ns)   --->   "%sub_ln328_49 = sub nsw i32 255, %ai_load_49" [imageprosseing/imgpro.c:328]   --->   Operation 476 'sub' 'sub_ln328_49' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 477 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_49, i32* %bi_addr_49, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 477 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 478 [1/2] (3.25ns)   --->   "%ai_load_50 = load i32* %ai_addr_50, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 478 'load' 'ai_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 479 [1/2] (3.25ns)   --->   "%ai_load_51 = load i32* %ai_addr_51, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 479 'load' 'ai_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 480 [2/2] (3.25ns)   --->   "%ai_load_52 = load i32* %ai_addr_52, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 480 'load' 'ai_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 481 [2/2] (3.25ns)   --->   "%ai_load_53 = load i32* %ai_addr_53, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 481 'load' 'ai_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 29 <SV = 28> <Delay = 5.80>
ST_29 : Operation 482 [1/1] (1.81ns)   --->   "%add_ln328_50 = add i14 %phi_mul, 54" [imageprosseing/imgpro.c:328]   --->   Operation 482 'add' 'add_ln328_50' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln328_53 = zext i14 %add_ln328_50 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 483 'zext' 'zext_ln328_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 484 [1/1] (0.00ns)   --->   "%ai_addr_54 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_53" [imageprosseing/imgpro.c:328]   --->   Operation 484 'getelementptr' 'ai_addr_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 485 [1/1] (1.81ns)   --->   "%add_ln328_51 = add i14 %phi_mul, 55" [imageprosseing/imgpro.c:328]   --->   Operation 485 'add' 'add_ln328_51' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln328_54 = zext i14 %add_ln328_51 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 486 'zext' 'zext_ln328_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 487 [1/1] (0.00ns)   --->   "%ai_addr_55 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_54" [imageprosseing/imgpro.c:328]   --->   Operation 487 'getelementptr' 'ai_addr_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 488 [1/1] (0.00ns)   --->   "%bi_addr_50 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_49" [imageprosseing/imgpro.c:328]   --->   Operation 488 'getelementptr' 'bi_addr_50' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 489 [1/1] (0.00ns)   --->   "%bi_addr_51 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_50" [imageprosseing/imgpro.c:328]   --->   Operation 489 'getelementptr' 'bi_addr_51' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 490 [1/1] (2.55ns)   --->   "%sub_ln328_50 = sub nsw i32 255, %ai_load_50" [imageprosseing/imgpro.c:328]   --->   Operation 490 'sub' 'sub_ln328_50' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 491 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_50, i32* %bi_addr_50, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 491 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 492 [1/1] (2.55ns)   --->   "%sub_ln328_51 = sub nsw i32 255, %ai_load_51" [imageprosseing/imgpro.c:328]   --->   Operation 492 'sub' 'sub_ln328_51' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 493 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_51, i32* %bi_addr_51, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 493 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 494 [1/2] (3.25ns)   --->   "%ai_load_52 = load i32* %ai_addr_52, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 494 'load' 'ai_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 495 [1/2] (3.25ns)   --->   "%ai_load_53 = load i32* %ai_addr_53, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 495 'load' 'ai_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 496 [2/2] (3.25ns)   --->   "%ai_load_54 = load i32* %ai_addr_54, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 496 'load' 'ai_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 497 [2/2] (3.25ns)   --->   "%ai_load_55 = load i32* %ai_addr_55, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 497 'load' 'ai_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 30 <SV = 29> <Delay = 5.80>
ST_30 : Operation 498 [1/1] (1.81ns)   --->   "%add_ln328_52 = add i14 %phi_mul, 56" [imageprosseing/imgpro.c:328]   --->   Operation 498 'add' 'add_ln328_52' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln328_55 = zext i14 %add_ln328_52 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 499 'zext' 'zext_ln328_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 500 [1/1] (0.00ns)   --->   "%ai_addr_56 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_55" [imageprosseing/imgpro.c:328]   --->   Operation 500 'getelementptr' 'ai_addr_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 501 [1/1] (1.81ns)   --->   "%add_ln328_53 = add i14 %phi_mul, 57" [imageprosseing/imgpro.c:328]   --->   Operation 501 'add' 'add_ln328_53' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln328_56 = zext i14 %add_ln328_53 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 502 'zext' 'zext_ln328_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 503 [1/1] (0.00ns)   --->   "%ai_addr_57 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_56" [imageprosseing/imgpro.c:328]   --->   Operation 503 'getelementptr' 'ai_addr_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 504 [1/1] (0.00ns)   --->   "%bi_addr_52 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_51" [imageprosseing/imgpro.c:328]   --->   Operation 504 'getelementptr' 'bi_addr_52' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 505 [1/1] (0.00ns)   --->   "%bi_addr_53 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_52" [imageprosseing/imgpro.c:328]   --->   Operation 505 'getelementptr' 'bi_addr_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 506 [1/1] (2.55ns)   --->   "%sub_ln328_52 = sub nsw i32 255, %ai_load_52" [imageprosseing/imgpro.c:328]   --->   Operation 506 'sub' 'sub_ln328_52' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 507 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_52, i32* %bi_addr_52, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 507 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 508 [1/1] (2.55ns)   --->   "%sub_ln328_53 = sub nsw i32 255, %ai_load_53" [imageprosseing/imgpro.c:328]   --->   Operation 508 'sub' 'sub_ln328_53' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 509 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_53, i32* %bi_addr_53, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 509 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 510 [1/2] (3.25ns)   --->   "%ai_load_54 = load i32* %ai_addr_54, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 510 'load' 'ai_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 511 [1/2] (3.25ns)   --->   "%ai_load_55 = load i32* %ai_addr_55, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 511 'load' 'ai_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 512 [2/2] (3.25ns)   --->   "%ai_load_56 = load i32* %ai_addr_56, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 512 'load' 'ai_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 513 [2/2] (3.25ns)   --->   "%ai_load_57 = load i32* %ai_addr_57, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 513 'load' 'ai_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 31 <SV = 30> <Delay = 5.80>
ST_31 : Operation 514 [1/1] (1.81ns)   --->   "%add_ln328_54 = add i14 %phi_mul, 58" [imageprosseing/imgpro.c:328]   --->   Operation 514 'add' 'add_ln328_54' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln328_57 = zext i14 %add_ln328_54 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 515 'zext' 'zext_ln328_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 516 [1/1] (0.00ns)   --->   "%ai_addr_58 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_57" [imageprosseing/imgpro.c:328]   --->   Operation 516 'getelementptr' 'ai_addr_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 517 [1/1] (1.81ns)   --->   "%add_ln328_55 = add i14 %phi_mul, 59" [imageprosseing/imgpro.c:328]   --->   Operation 517 'add' 'add_ln328_55' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln328_58 = zext i14 %add_ln328_55 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 518 'zext' 'zext_ln328_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 519 [1/1] (0.00ns)   --->   "%ai_addr_59 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_58" [imageprosseing/imgpro.c:328]   --->   Operation 519 'getelementptr' 'ai_addr_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 520 [1/1] (0.00ns)   --->   "%bi_addr_54 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_53" [imageprosseing/imgpro.c:328]   --->   Operation 520 'getelementptr' 'bi_addr_54' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 521 [1/1] (0.00ns)   --->   "%bi_addr_55 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_54" [imageprosseing/imgpro.c:328]   --->   Operation 521 'getelementptr' 'bi_addr_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 522 [1/1] (2.55ns)   --->   "%sub_ln328_54 = sub nsw i32 255, %ai_load_54" [imageprosseing/imgpro.c:328]   --->   Operation 522 'sub' 'sub_ln328_54' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 523 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_54, i32* %bi_addr_54, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 523 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 524 [1/1] (2.55ns)   --->   "%sub_ln328_55 = sub nsw i32 255, %ai_load_55" [imageprosseing/imgpro.c:328]   --->   Operation 524 'sub' 'sub_ln328_55' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 525 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_55, i32* %bi_addr_55, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 525 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 526 [1/2] (3.25ns)   --->   "%ai_load_56 = load i32* %ai_addr_56, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 526 'load' 'ai_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 527 [1/2] (3.25ns)   --->   "%ai_load_57 = load i32* %ai_addr_57, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 527 'load' 'ai_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 528 [2/2] (3.25ns)   --->   "%ai_load_58 = load i32* %ai_addr_58, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 528 'load' 'ai_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 529 [2/2] (3.25ns)   --->   "%ai_load_59 = load i32* %ai_addr_59, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 529 'load' 'ai_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 32 <SV = 31> <Delay = 5.80>
ST_32 : Operation 530 [1/1] (1.81ns)   --->   "%add_ln328_56 = add i14 %phi_mul, 60" [imageprosseing/imgpro.c:328]   --->   Operation 530 'add' 'add_ln328_56' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln328_59 = zext i14 %add_ln328_56 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 531 'zext' 'zext_ln328_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 532 [1/1] (0.00ns)   --->   "%ai_addr_60 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_59" [imageprosseing/imgpro.c:328]   --->   Operation 532 'getelementptr' 'ai_addr_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 533 [1/1] (1.81ns)   --->   "%add_ln328_57 = add i14 %phi_mul, 61" [imageprosseing/imgpro.c:328]   --->   Operation 533 'add' 'add_ln328_57' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln328_60 = zext i14 %add_ln328_57 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 534 'zext' 'zext_ln328_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 535 [1/1] (0.00ns)   --->   "%ai_addr_61 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_60" [imageprosseing/imgpro.c:328]   --->   Operation 535 'getelementptr' 'ai_addr_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 536 [1/1] (0.00ns)   --->   "%bi_addr_56 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_55" [imageprosseing/imgpro.c:328]   --->   Operation 536 'getelementptr' 'bi_addr_56' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 537 [1/1] (0.00ns)   --->   "%bi_addr_57 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_56" [imageprosseing/imgpro.c:328]   --->   Operation 537 'getelementptr' 'bi_addr_57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 538 [1/1] (2.55ns)   --->   "%sub_ln328_56 = sub nsw i32 255, %ai_load_56" [imageprosseing/imgpro.c:328]   --->   Operation 538 'sub' 'sub_ln328_56' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 539 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_56, i32* %bi_addr_56, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 539 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 540 [1/1] (2.55ns)   --->   "%sub_ln328_57 = sub nsw i32 255, %ai_load_57" [imageprosseing/imgpro.c:328]   --->   Operation 540 'sub' 'sub_ln328_57' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 541 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_57, i32* %bi_addr_57, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 541 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 542 [1/2] (3.25ns)   --->   "%ai_load_58 = load i32* %ai_addr_58, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 542 'load' 'ai_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 543 [1/2] (3.25ns)   --->   "%ai_load_59 = load i32* %ai_addr_59, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 543 'load' 'ai_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 544 [2/2] (3.25ns)   --->   "%ai_load_60 = load i32* %ai_addr_60, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 544 'load' 'ai_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 545 [2/2] (3.25ns)   --->   "%ai_load_61 = load i32* %ai_addr_61, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 545 'load' 'ai_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 33 <SV = 32> <Delay = 5.80>
ST_33 : Operation 546 [1/1] (1.81ns)   --->   "%add_ln328_58 = add i14 %phi_mul, 62" [imageprosseing/imgpro.c:328]   --->   Operation 546 'add' 'add_ln328_58' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln328_61 = zext i14 %add_ln328_58 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 547 'zext' 'zext_ln328_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 548 [1/1] (0.00ns)   --->   "%ai_addr_62 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_61" [imageprosseing/imgpro.c:328]   --->   Operation 548 'getelementptr' 'ai_addr_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 549 [1/1] (1.81ns)   --->   "%add_ln328_59 = add i14 %phi_mul, 63" [imageprosseing/imgpro.c:328]   --->   Operation 549 'add' 'add_ln328_59' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln328_62 = zext i14 %add_ln328_59 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 550 'zext' 'zext_ln328_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 551 [1/1] (0.00ns)   --->   "%ai_addr_63 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_62" [imageprosseing/imgpro.c:328]   --->   Operation 551 'getelementptr' 'ai_addr_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 552 [1/1] (0.00ns)   --->   "%bi_addr_58 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_57" [imageprosseing/imgpro.c:328]   --->   Operation 552 'getelementptr' 'bi_addr_58' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 553 [1/1] (0.00ns)   --->   "%bi_addr_59 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_58" [imageprosseing/imgpro.c:328]   --->   Operation 553 'getelementptr' 'bi_addr_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 554 [1/1] (2.55ns)   --->   "%sub_ln328_58 = sub nsw i32 255, %ai_load_58" [imageprosseing/imgpro.c:328]   --->   Operation 554 'sub' 'sub_ln328_58' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 555 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_58, i32* %bi_addr_58, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 555 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 556 [1/1] (2.55ns)   --->   "%sub_ln328_59 = sub nsw i32 255, %ai_load_59" [imageprosseing/imgpro.c:328]   --->   Operation 556 'sub' 'sub_ln328_59' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 557 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_59, i32* %bi_addr_59, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 557 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 558 [1/2] (3.25ns)   --->   "%ai_load_60 = load i32* %ai_addr_60, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 558 'load' 'ai_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 559 [1/2] (3.25ns)   --->   "%ai_load_61 = load i32* %ai_addr_61, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 559 'load' 'ai_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 560 [2/2] (3.25ns)   --->   "%ai_load_62 = load i32* %ai_addr_62, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 560 'load' 'ai_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 561 [2/2] (3.25ns)   --->   "%ai_load_63 = load i32* %ai_addr_63, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 561 'load' 'ai_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 34 <SV = 33> <Delay = 5.80>
ST_34 : Operation 562 [1/1] (1.81ns)   --->   "%add_ln328_60 = add i14 %phi_mul, 64" [imageprosseing/imgpro.c:328]   --->   Operation 562 'add' 'add_ln328_60' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln328_63 = zext i14 %add_ln328_60 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 563 'zext' 'zext_ln328_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 564 [1/1] (0.00ns)   --->   "%ai_addr_64 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_63" [imageprosseing/imgpro.c:328]   --->   Operation 564 'getelementptr' 'ai_addr_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 565 [1/1] (1.81ns)   --->   "%add_ln328_61 = add i14 %phi_mul, 65" [imageprosseing/imgpro.c:328]   --->   Operation 565 'add' 'add_ln328_61' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln328_64 = zext i14 %add_ln328_61 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 566 'zext' 'zext_ln328_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 567 [1/1] (0.00ns)   --->   "%ai_addr_65 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_64" [imageprosseing/imgpro.c:328]   --->   Operation 567 'getelementptr' 'ai_addr_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 568 [1/1] (0.00ns)   --->   "%bi_addr_60 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_59" [imageprosseing/imgpro.c:328]   --->   Operation 568 'getelementptr' 'bi_addr_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 569 [1/1] (0.00ns)   --->   "%bi_addr_61 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_60" [imageprosseing/imgpro.c:328]   --->   Operation 569 'getelementptr' 'bi_addr_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 570 [1/1] (2.55ns)   --->   "%sub_ln328_60 = sub nsw i32 255, %ai_load_60" [imageprosseing/imgpro.c:328]   --->   Operation 570 'sub' 'sub_ln328_60' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 571 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_60, i32* %bi_addr_60, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 571 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 572 [1/1] (2.55ns)   --->   "%sub_ln328_61 = sub nsw i32 255, %ai_load_61" [imageprosseing/imgpro.c:328]   --->   Operation 572 'sub' 'sub_ln328_61' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 573 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_61, i32* %bi_addr_61, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 573 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 574 [1/2] (3.25ns)   --->   "%ai_load_62 = load i32* %ai_addr_62, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 574 'load' 'ai_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 575 [1/2] (3.25ns)   --->   "%ai_load_63 = load i32* %ai_addr_63, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 575 'load' 'ai_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 576 [2/2] (3.25ns)   --->   "%ai_load_64 = load i32* %ai_addr_64, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 576 'load' 'ai_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 577 [2/2] (3.25ns)   --->   "%ai_load_65 = load i32* %ai_addr_65, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 577 'load' 'ai_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 35 <SV = 34> <Delay = 5.80>
ST_35 : Operation 578 [1/1] (1.81ns)   --->   "%add_ln328_62 = add i14 %phi_mul, 66" [imageprosseing/imgpro.c:328]   --->   Operation 578 'add' 'add_ln328_62' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln328_65 = zext i14 %add_ln328_62 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 579 'zext' 'zext_ln328_65' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 580 [1/1] (0.00ns)   --->   "%ai_addr_66 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_65" [imageprosseing/imgpro.c:328]   --->   Operation 580 'getelementptr' 'ai_addr_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 581 [1/1] (1.81ns)   --->   "%add_ln328_63 = add i14 %phi_mul, 67" [imageprosseing/imgpro.c:328]   --->   Operation 581 'add' 'add_ln328_63' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln328_66 = zext i14 %add_ln328_63 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 582 'zext' 'zext_ln328_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 583 [1/1] (0.00ns)   --->   "%ai_addr_67 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_66" [imageprosseing/imgpro.c:328]   --->   Operation 583 'getelementptr' 'ai_addr_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 584 [1/1] (0.00ns)   --->   "%bi_addr_62 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_61" [imageprosseing/imgpro.c:328]   --->   Operation 584 'getelementptr' 'bi_addr_62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 585 [1/1] (0.00ns)   --->   "%bi_addr_63 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_62" [imageprosseing/imgpro.c:328]   --->   Operation 585 'getelementptr' 'bi_addr_63' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 586 [1/1] (2.55ns)   --->   "%sub_ln328_62 = sub nsw i32 255, %ai_load_62" [imageprosseing/imgpro.c:328]   --->   Operation 586 'sub' 'sub_ln328_62' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 587 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_62, i32* %bi_addr_62, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 587 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 588 [1/1] (2.55ns)   --->   "%sub_ln328_63 = sub nsw i32 255, %ai_load_63" [imageprosseing/imgpro.c:328]   --->   Operation 588 'sub' 'sub_ln328_63' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 589 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_63, i32* %bi_addr_63, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 589 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 590 [1/2] (3.25ns)   --->   "%ai_load_64 = load i32* %ai_addr_64, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 590 'load' 'ai_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 591 [1/2] (3.25ns)   --->   "%ai_load_65 = load i32* %ai_addr_65, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 591 'load' 'ai_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 592 [2/2] (3.25ns)   --->   "%ai_load_66 = load i32* %ai_addr_66, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 592 'load' 'ai_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 593 [2/2] (3.25ns)   --->   "%ai_load_67 = load i32* %ai_addr_67, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 593 'load' 'ai_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 36 <SV = 35> <Delay = 5.80>
ST_36 : Operation 594 [1/1] (1.81ns)   --->   "%add_ln328_64 = add i14 %phi_mul, 68" [imageprosseing/imgpro.c:328]   --->   Operation 594 'add' 'add_ln328_64' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln328_67 = zext i14 %add_ln328_64 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 595 'zext' 'zext_ln328_67' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 596 [1/1] (0.00ns)   --->   "%ai_addr_68 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_67" [imageprosseing/imgpro.c:328]   --->   Operation 596 'getelementptr' 'ai_addr_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 597 [1/1] (1.81ns)   --->   "%add_ln328_65 = add i14 %phi_mul, 69" [imageprosseing/imgpro.c:328]   --->   Operation 597 'add' 'add_ln328_65' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln328_68 = zext i14 %add_ln328_65 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 598 'zext' 'zext_ln328_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 599 [1/1] (0.00ns)   --->   "%ai_addr_69 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_68" [imageprosseing/imgpro.c:328]   --->   Operation 599 'getelementptr' 'ai_addr_69' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 600 [1/1] (0.00ns)   --->   "%bi_addr_64 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_63" [imageprosseing/imgpro.c:328]   --->   Operation 600 'getelementptr' 'bi_addr_64' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 601 [1/1] (0.00ns)   --->   "%bi_addr_65 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_64" [imageprosseing/imgpro.c:328]   --->   Operation 601 'getelementptr' 'bi_addr_65' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 602 [1/1] (2.55ns)   --->   "%sub_ln328_64 = sub nsw i32 255, %ai_load_64" [imageprosseing/imgpro.c:328]   --->   Operation 602 'sub' 'sub_ln328_64' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 603 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_64, i32* %bi_addr_64, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 603 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 604 [1/1] (2.55ns)   --->   "%sub_ln328_65 = sub nsw i32 255, %ai_load_65" [imageprosseing/imgpro.c:328]   --->   Operation 604 'sub' 'sub_ln328_65' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 605 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_65, i32* %bi_addr_65, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 605 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 606 [1/2] (3.25ns)   --->   "%ai_load_66 = load i32* %ai_addr_66, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 606 'load' 'ai_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 607 [1/2] (3.25ns)   --->   "%ai_load_67 = load i32* %ai_addr_67, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 607 'load' 'ai_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 608 [2/2] (3.25ns)   --->   "%ai_load_68 = load i32* %ai_addr_68, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 608 'load' 'ai_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 609 [2/2] (3.25ns)   --->   "%ai_load_69 = load i32* %ai_addr_69, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 609 'load' 'ai_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 37 <SV = 36> <Delay = 5.80>
ST_37 : Operation 610 [1/1] (1.81ns)   --->   "%add_ln328_66 = add i14 %phi_mul, 70" [imageprosseing/imgpro.c:328]   --->   Operation 610 'add' 'add_ln328_66' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln328_69 = zext i14 %add_ln328_66 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 611 'zext' 'zext_ln328_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 612 [1/1] (0.00ns)   --->   "%ai_addr_70 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_69" [imageprosseing/imgpro.c:328]   --->   Operation 612 'getelementptr' 'ai_addr_70' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 613 [1/1] (1.81ns)   --->   "%add_ln328_67 = add i14 %phi_mul, 71" [imageprosseing/imgpro.c:328]   --->   Operation 613 'add' 'add_ln328_67' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln328_70 = zext i14 %add_ln328_67 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 614 'zext' 'zext_ln328_70' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 615 [1/1] (0.00ns)   --->   "%ai_addr_71 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_70" [imageprosseing/imgpro.c:328]   --->   Operation 615 'getelementptr' 'ai_addr_71' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 616 [1/1] (0.00ns)   --->   "%bi_addr_66 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_65" [imageprosseing/imgpro.c:328]   --->   Operation 616 'getelementptr' 'bi_addr_66' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 617 [1/1] (0.00ns)   --->   "%bi_addr_67 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_66" [imageprosseing/imgpro.c:328]   --->   Operation 617 'getelementptr' 'bi_addr_67' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 618 [1/1] (2.55ns)   --->   "%sub_ln328_66 = sub nsw i32 255, %ai_load_66" [imageprosseing/imgpro.c:328]   --->   Operation 618 'sub' 'sub_ln328_66' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 619 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_66, i32* %bi_addr_66, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 619 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 620 [1/1] (2.55ns)   --->   "%sub_ln328_67 = sub nsw i32 255, %ai_load_67" [imageprosseing/imgpro.c:328]   --->   Operation 620 'sub' 'sub_ln328_67' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 621 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_67, i32* %bi_addr_67, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 621 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 622 [1/2] (3.25ns)   --->   "%ai_load_68 = load i32* %ai_addr_68, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 622 'load' 'ai_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 623 [1/2] (3.25ns)   --->   "%ai_load_69 = load i32* %ai_addr_69, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 623 'load' 'ai_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 624 [2/2] (3.25ns)   --->   "%ai_load_70 = load i32* %ai_addr_70, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 624 'load' 'ai_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 625 [2/2] (3.25ns)   --->   "%ai_load_71 = load i32* %ai_addr_71, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 625 'load' 'ai_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 38 <SV = 37> <Delay = 5.80>
ST_38 : Operation 626 [1/1] (1.81ns)   --->   "%add_ln328_68 = add i14 %phi_mul, 72" [imageprosseing/imgpro.c:328]   --->   Operation 626 'add' 'add_ln328_68' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln328_71 = zext i14 %add_ln328_68 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 627 'zext' 'zext_ln328_71' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 628 [1/1] (0.00ns)   --->   "%ai_addr_72 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_71" [imageprosseing/imgpro.c:328]   --->   Operation 628 'getelementptr' 'ai_addr_72' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 629 [1/1] (1.81ns)   --->   "%add_ln328_69 = add i14 %phi_mul, 73" [imageprosseing/imgpro.c:328]   --->   Operation 629 'add' 'add_ln328_69' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln328_72 = zext i14 %add_ln328_69 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 630 'zext' 'zext_ln328_72' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 631 [1/1] (0.00ns)   --->   "%ai_addr_73 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_72" [imageprosseing/imgpro.c:328]   --->   Operation 631 'getelementptr' 'ai_addr_73' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 632 [1/1] (0.00ns)   --->   "%bi_addr_68 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_67" [imageprosseing/imgpro.c:328]   --->   Operation 632 'getelementptr' 'bi_addr_68' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 633 [1/1] (0.00ns)   --->   "%bi_addr_69 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_68" [imageprosseing/imgpro.c:328]   --->   Operation 633 'getelementptr' 'bi_addr_69' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 634 [1/1] (2.55ns)   --->   "%sub_ln328_68 = sub nsw i32 255, %ai_load_68" [imageprosseing/imgpro.c:328]   --->   Operation 634 'sub' 'sub_ln328_68' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 635 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_68, i32* %bi_addr_68, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 635 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 636 [1/1] (2.55ns)   --->   "%sub_ln328_69 = sub nsw i32 255, %ai_load_69" [imageprosseing/imgpro.c:328]   --->   Operation 636 'sub' 'sub_ln328_69' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 637 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_69, i32* %bi_addr_69, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 637 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 638 [1/2] (3.25ns)   --->   "%ai_load_70 = load i32* %ai_addr_70, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 638 'load' 'ai_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 639 [1/2] (3.25ns)   --->   "%ai_load_71 = load i32* %ai_addr_71, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 639 'load' 'ai_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 640 [2/2] (3.25ns)   --->   "%ai_load_72 = load i32* %ai_addr_72, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 640 'load' 'ai_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 641 [2/2] (3.25ns)   --->   "%ai_load_73 = load i32* %ai_addr_73, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 641 'load' 'ai_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 39 <SV = 38> <Delay = 5.80>
ST_39 : Operation 642 [1/1] (1.81ns)   --->   "%add_ln328_70 = add i14 %phi_mul, 74" [imageprosseing/imgpro.c:328]   --->   Operation 642 'add' 'add_ln328_70' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln328_73 = zext i14 %add_ln328_70 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 643 'zext' 'zext_ln328_73' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 644 [1/1] (0.00ns)   --->   "%ai_addr_74 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_73" [imageprosseing/imgpro.c:328]   --->   Operation 644 'getelementptr' 'ai_addr_74' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 645 [1/1] (1.81ns)   --->   "%add_ln328_71 = add i14 %phi_mul, 75" [imageprosseing/imgpro.c:328]   --->   Operation 645 'add' 'add_ln328_71' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln328_74 = zext i14 %add_ln328_71 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 646 'zext' 'zext_ln328_74' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 647 [1/1] (0.00ns)   --->   "%ai_addr_75 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_74" [imageprosseing/imgpro.c:328]   --->   Operation 647 'getelementptr' 'ai_addr_75' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 648 [1/1] (0.00ns)   --->   "%bi_addr_70 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_69" [imageprosseing/imgpro.c:328]   --->   Operation 648 'getelementptr' 'bi_addr_70' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 649 [1/1] (0.00ns)   --->   "%bi_addr_71 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_70" [imageprosseing/imgpro.c:328]   --->   Operation 649 'getelementptr' 'bi_addr_71' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 650 [1/1] (2.55ns)   --->   "%sub_ln328_70 = sub nsw i32 255, %ai_load_70" [imageprosseing/imgpro.c:328]   --->   Operation 650 'sub' 'sub_ln328_70' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 651 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_70, i32* %bi_addr_70, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 651 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 652 [1/1] (2.55ns)   --->   "%sub_ln328_71 = sub nsw i32 255, %ai_load_71" [imageprosseing/imgpro.c:328]   --->   Operation 652 'sub' 'sub_ln328_71' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 653 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_71, i32* %bi_addr_71, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 653 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 654 [1/2] (3.25ns)   --->   "%ai_load_72 = load i32* %ai_addr_72, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 654 'load' 'ai_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 655 [1/2] (3.25ns)   --->   "%ai_load_73 = load i32* %ai_addr_73, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 655 'load' 'ai_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 656 [2/2] (3.25ns)   --->   "%ai_load_74 = load i32* %ai_addr_74, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 656 'load' 'ai_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 657 [2/2] (3.25ns)   --->   "%ai_load_75 = load i32* %ai_addr_75, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 657 'load' 'ai_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 40 <SV = 39> <Delay = 5.80>
ST_40 : Operation 658 [1/1] (1.81ns)   --->   "%add_ln328_72 = add i14 %phi_mul, 76" [imageprosseing/imgpro.c:328]   --->   Operation 658 'add' 'add_ln328_72' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln328_75 = zext i14 %add_ln328_72 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 659 'zext' 'zext_ln328_75' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 660 [1/1] (0.00ns)   --->   "%ai_addr_76 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_75" [imageprosseing/imgpro.c:328]   --->   Operation 660 'getelementptr' 'ai_addr_76' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 661 [1/1] (1.81ns)   --->   "%add_ln328_73 = add i14 %phi_mul, 77" [imageprosseing/imgpro.c:328]   --->   Operation 661 'add' 'add_ln328_73' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln328_76 = zext i14 %add_ln328_73 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 662 'zext' 'zext_ln328_76' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 663 [1/1] (0.00ns)   --->   "%ai_addr_77 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_76" [imageprosseing/imgpro.c:328]   --->   Operation 663 'getelementptr' 'ai_addr_77' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 664 [1/1] (0.00ns)   --->   "%bi_addr_72 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_71" [imageprosseing/imgpro.c:328]   --->   Operation 664 'getelementptr' 'bi_addr_72' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 665 [1/1] (0.00ns)   --->   "%bi_addr_73 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_72" [imageprosseing/imgpro.c:328]   --->   Operation 665 'getelementptr' 'bi_addr_73' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 666 [1/1] (2.55ns)   --->   "%sub_ln328_72 = sub nsw i32 255, %ai_load_72" [imageprosseing/imgpro.c:328]   --->   Operation 666 'sub' 'sub_ln328_72' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 667 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_72, i32* %bi_addr_72, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 667 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 668 [1/1] (2.55ns)   --->   "%sub_ln328_73 = sub nsw i32 255, %ai_load_73" [imageprosseing/imgpro.c:328]   --->   Operation 668 'sub' 'sub_ln328_73' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 669 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_73, i32* %bi_addr_73, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 669 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 670 [1/2] (3.25ns)   --->   "%ai_load_74 = load i32* %ai_addr_74, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 670 'load' 'ai_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 671 [1/2] (3.25ns)   --->   "%ai_load_75 = load i32* %ai_addr_75, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 671 'load' 'ai_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 672 [2/2] (3.25ns)   --->   "%ai_load_76 = load i32* %ai_addr_76, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 672 'load' 'ai_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 673 [2/2] (3.25ns)   --->   "%ai_load_77 = load i32* %ai_addr_77, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 673 'load' 'ai_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 41 <SV = 40> <Delay = 5.80>
ST_41 : Operation 674 [1/1] (1.81ns)   --->   "%add_ln328_74 = add i14 %phi_mul, 78" [imageprosseing/imgpro.c:328]   --->   Operation 674 'add' 'add_ln328_74' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln328_77 = zext i14 %add_ln328_74 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 675 'zext' 'zext_ln328_77' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 676 [1/1] (0.00ns)   --->   "%ai_addr_78 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_77" [imageprosseing/imgpro.c:328]   --->   Operation 676 'getelementptr' 'ai_addr_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 677 [1/1] (1.81ns)   --->   "%add_ln328_75 = add i14 %phi_mul, 79" [imageprosseing/imgpro.c:328]   --->   Operation 677 'add' 'add_ln328_75' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln328_78 = zext i14 %add_ln328_75 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 678 'zext' 'zext_ln328_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 679 [1/1] (0.00ns)   --->   "%ai_addr_79 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_78" [imageprosseing/imgpro.c:328]   --->   Operation 679 'getelementptr' 'ai_addr_79' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 680 [1/1] (0.00ns)   --->   "%bi_addr_74 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_73" [imageprosseing/imgpro.c:328]   --->   Operation 680 'getelementptr' 'bi_addr_74' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 681 [1/1] (0.00ns)   --->   "%bi_addr_75 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_74" [imageprosseing/imgpro.c:328]   --->   Operation 681 'getelementptr' 'bi_addr_75' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 682 [1/1] (2.55ns)   --->   "%sub_ln328_74 = sub nsw i32 255, %ai_load_74" [imageprosseing/imgpro.c:328]   --->   Operation 682 'sub' 'sub_ln328_74' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 683 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_74, i32* %bi_addr_74, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 683 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 684 [1/1] (2.55ns)   --->   "%sub_ln328_75 = sub nsw i32 255, %ai_load_75" [imageprosseing/imgpro.c:328]   --->   Operation 684 'sub' 'sub_ln328_75' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 685 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_75, i32* %bi_addr_75, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 685 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 686 [1/2] (3.25ns)   --->   "%ai_load_76 = load i32* %ai_addr_76, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 686 'load' 'ai_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 687 [1/2] (3.25ns)   --->   "%ai_load_77 = load i32* %ai_addr_77, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 687 'load' 'ai_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 688 [2/2] (3.25ns)   --->   "%ai_load_78 = load i32* %ai_addr_78, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 688 'load' 'ai_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 689 [2/2] (3.25ns)   --->   "%ai_load_79 = load i32* %ai_addr_79, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 689 'load' 'ai_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 42 <SV = 41> <Delay = 5.80>
ST_42 : Operation 690 [1/1] (1.81ns)   --->   "%add_ln328_76 = add i14 %phi_mul, 80" [imageprosseing/imgpro.c:328]   --->   Operation 690 'add' 'add_ln328_76' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln328_79 = zext i14 %add_ln328_76 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 691 'zext' 'zext_ln328_79' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 692 [1/1] (0.00ns)   --->   "%ai_addr_80 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_79" [imageprosseing/imgpro.c:328]   --->   Operation 692 'getelementptr' 'ai_addr_80' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 693 [1/1] (1.81ns)   --->   "%add_ln328_77 = add i14 %phi_mul, 81" [imageprosseing/imgpro.c:328]   --->   Operation 693 'add' 'add_ln328_77' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln328_80 = zext i14 %add_ln328_77 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 694 'zext' 'zext_ln328_80' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 695 [1/1] (0.00ns)   --->   "%ai_addr_81 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_80" [imageprosseing/imgpro.c:328]   --->   Operation 695 'getelementptr' 'ai_addr_81' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 696 [1/1] (0.00ns)   --->   "%bi_addr_76 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_75" [imageprosseing/imgpro.c:328]   --->   Operation 696 'getelementptr' 'bi_addr_76' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 697 [1/1] (0.00ns)   --->   "%bi_addr_77 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_76" [imageprosseing/imgpro.c:328]   --->   Operation 697 'getelementptr' 'bi_addr_77' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 698 [1/1] (2.55ns)   --->   "%sub_ln328_76 = sub nsw i32 255, %ai_load_76" [imageprosseing/imgpro.c:328]   --->   Operation 698 'sub' 'sub_ln328_76' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 699 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_76, i32* %bi_addr_76, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 699 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 700 [1/1] (2.55ns)   --->   "%sub_ln328_77 = sub nsw i32 255, %ai_load_77" [imageprosseing/imgpro.c:328]   --->   Operation 700 'sub' 'sub_ln328_77' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 701 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_77, i32* %bi_addr_77, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 701 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 702 [1/2] (3.25ns)   --->   "%ai_load_78 = load i32* %ai_addr_78, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 702 'load' 'ai_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 703 [1/2] (3.25ns)   --->   "%ai_load_79 = load i32* %ai_addr_79, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 703 'load' 'ai_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 704 [2/2] (3.25ns)   --->   "%ai_load_80 = load i32* %ai_addr_80, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 704 'load' 'ai_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 705 [2/2] (3.25ns)   --->   "%ai_load_81 = load i32* %ai_addr_81, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 705 'load' 'ai_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 43 <SV = 42> <Delay = 5.80>
ST_43 : Operation 706 [1/1] (1.81ns)   --->   "%add_ln328_78 = add i14 %phi_mul, 82" [imageprosseing/imgpro.c:328]   --->   Operation 706 'add' 'add_ln328_78' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln328_81 = zext i14 %add_ln328_78 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 707 'zext' 'zext_ln328_81' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 708 [1/1] (0.00ns)   --->   "%ai_addr_82 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_81" [imageprosseing/imgpro.c:328]   --->   Operation 708 'getelementptr' 'ai_addr_82' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 709 [1/1] (1.81ns)   --->   "%add_ln328_79 = add i14 %phi_mul, 83" [imageprosseing/imgpro.c:328]   --->   Operation 709 'add' 'add_ln328_79' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln328_82 = zext i14 %add_ln328_79 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 710 'zext' 'zext_ln328_82' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 711 [1/1] (0.00ns)   --->   "%ai_addr_83 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_82" [imageprosseing/imgpro.c:328]   --->   Operation 711 'getelementptr' 'ai_addr_83' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 712 [1/1] (0.00ns)   --->   "%bi_addr_78 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_77" [imageprosseing/imgpro.c:328]   --->   Operation 712 'getelementptr' 'bi_addr_78' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 713 [1/1] (0.00ns)   --->   "%bi_addr_79 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_78" [imageprosseing/imgpro.c:328]   --->   Operation 713 'getelementptr' 'bi_addr_79' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 714 [1/1] (2.55ns)   --->   "%sub_ln328_78 = sub nsw i32 255, %ai_load_78" [imageprosseing/imgpro.c:328]   --->   Operation 714 'sub' 'sub_ln328_78' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 715 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_78, i32* %bi_addr_78, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 715 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 716 [1/1] (2.55ns)   --->   "%sub_ln328_79 = sub nsw i32 255, %ai_load_79" [imageprosseing/imgpro.c:328]   --->   Operation 716 'sub' 'sub_ln328_79' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 717 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_79, i32* %bi_addr_79, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 717 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 718 [1/2] (3.25ns)   --->   "%ai_load_80 = load i32* %ai_addr_80, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 718 'load' 'ai_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 719 [1/2] (3.25ns)   --->   "%ai_load_81 = load i32* %ai_addr_81, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 719 'load' 'ai_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 720 [2/2] (3.25ns)   --->   "%ai_load_82 = load i32* %ai_addr_82, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 720 'load' 'ai_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 721 [2/2] (3.25ns)   --->   "%ai_load_83 = load i32* %ai_addr_83, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 721 'load' 'ai_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 44 <SV = 43> <Delay = 5.80>
ST_44 : Operation 722 [1/1] (1.81ns)   --->   "%add_ln328_80 = add i14 %phi_mul, 84" [imageprosseing/imgpro.c:328]   --->   Operation 722 'add' 'add_ln328_80' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln328_83 = zext i14 %add_ln328_80 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 723 'zext' 'zext_ln328_83' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 724 [1/1] (0.00ns)   --->   "%ai_addr_84 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_83" [imageprosseing/imgpro.c:328]   --->   Operation 724 'getelementptr' 'ai_addr_84' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 725 [1/1] (1.81ns)   --->   "%add_ln328_81 = add i14 %phi_mul, 85" [imageprosseing/imgpro.c:328]   --->   Operation 725 'add' 'add_ln328_81' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln328_84 = zext i14 %add_ln328_81 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 726 'zext' 'zext_ln328_84' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 727 [1/1] (0.00ns)   --->   "%ai_addr_85 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_84" [imageprosseing/imgpro.c:328]   --->   Operation 727 'getelementptr' 'ai_addr_85' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 728 [1/1] (0.00ns)   --->   "%bi_addr_80 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_79" [imageprosseing/imgpro.c:328]   --->   Operation 728 'getelementptr' 'bi_addr_80' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 729 [1/1] (0.00ns)   --->   "%bi_addr_81 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_80" [imageprosseing/imgpro.c:328]   --->   Operation 729 'getelementptr' 'bi_addr_81' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 730 [1/1] (2.55ns)   --->   "%sub_ln328_80 = sub nsw i32 255, %ai_load_80" [imageprosseing/imgpro.c:328]   --->   Operation 730 'sub' 'sub_ln328_80' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 731 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_80, i32* %bi_addr_80, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 731 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 732 [1/1] (2.55ns)   --->   "%sub_ln328_81 = sub nsw i32 255, %ai_load_81" [imageprosseing/imgpro.c:328]   --->   Operation 732 'sub' 'sub_ln328_81' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 733 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_81, i32* %bi_addr_81, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 733 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 734 [1/2] (3.25ns)   --->   "%ai_load_82 = load i32* %ai_addr_82, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 734 'load' 'ai_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 735 [1/2] (3.25ns)   --->   "%ai_load_83 = load i32* %ai_addr_83, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 735 'load' 'ai_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 736 [2/2] (3.25ns)   --->   "%ai_load_84 = load i32* %ai_addr_84, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 736 'load' 'ai_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 737 [2/2] (3.25ns)   --->   "%ai_load_85 = load i32* %ai_addr_85, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 737 'load' 'ai_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 45 <SV = 44> <Delay = 5.80>
ST_45 : Operation 738 [1/1] (1.81ns)   --->   "%add_ln328_82 = add i14 %phi_mul, 86" [imageprosseing/imgpro.c:328]   --->   Operation 738 'add' 'add_ln328_82' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln328_85 = zext i14 %add_ln328_82 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 739 'zext' 'zext_ln328_85' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 740 [1/1] (0.00ns)   --->   "%ai_addr_86 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_85" [imageprosseing/imgpro.c:328]   --->   Operation 740 'getelementptr' 'ai_addr_86' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 741 [1/1] (1.81ns)   --->   "%add_ln328_83 = add i14 %phi_mul, 87" [imageprosseing/imgpro.c:328]   --->   Operation 741 'add' 'add_ln328_83' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln328_86 = zext i14 %add_ln328_83 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 742 'zext' 'zext_ln328_86' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 743 [1/1] (0.00ns)   --->   "%ai_addr_87 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_86" [imageprosseing/imgpro.c:328]   --->   Operation 743 'getelementptr' 'ai_addr_87' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 744 [1/1] (0.00ns)   --->   "%bi_addr_82 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_81" [imageprosseing/imgpro.c:328]   --->   Operation 744 'getelementptr' 'bi_addr_82' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 745 [1/1] (0.00ns)   --->   "%bi_addr_83 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_82" [imageprosseing/imgpro.c:328]   --->   Operation 745 'getelementptr' 'bi_addr_83' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 746 [1/1] (2.55ns)   --->   "%sub_ln328_82 = sub nsw i32 255, %ai_load_82" [imageprosseing/imgpro.c:328]   --->   Operation 746 'sub' 'sub_ln328_82' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 747 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_82, i32* %bi_addr_82, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 747 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 748 [1/1] (2.55ns)   --->   "%sub_ln328_83 = sub nsw i32 255, %ai_load_83" [imageprosseing/imgpro.c:328]   --->   Operation 748 'sub' 'sub_ln328_83' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 749 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_83, i32* %bi_addr_83, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 749 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 750 [1/2] (3.25ns)   --->   "%ai_load_84 = load i32* %ai_addr_84, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 750 'load' 'ai_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 751 [1/2] (3.25ns)   --->   "%ai_load_85 = load i32* %ai_addr_85, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 751 'load' 'ai_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 752 [2/2] (3.25ns)   --->   "%ai_load_86 = load i32* %ai_addr_86, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 752 'load' 'ai_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 753 [2/2] (3.25ns)   --->   "%ai_load_87 = load i32* %ai_addr_87, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 753 'load' 'ai_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 46 <SV = 45> <Delay = 5.80>
ST_46 : Operation 754 [1/1] (1.81ns)   --->   "%add_ln328_84 = add i14 %phi_mul, 88" [imageprosseing/imgpro.c:328]   --->   Operation 754 'add' 'add_ln328_84' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln328_87 = zext i14 %add_ln328_84 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 755 'zext' 'zext_ln328_87' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 756 [1/1] (0.00ns)   --->   "%ai_addr_88 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_87" [imageprosseing/imgpro.c:328]   --->   Operation 756 'getelementptr' 'ai_addr_88' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 757 [1/1] (1.81ns)   --->   "%add_ln328_85 = add i14 %phi_mul, 89" [imageprosseing/imgpro.c:328]   --->   Operation 757 'add' 'add_ln328_85' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln328_88 = zext i14 %add_ln328_85 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 758 'zext' 'zext_ln328_88' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 759 [1/1] (0.00ns)   --->   "%ai_addr_89 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_88" [imageprosseing/imgpro.c:328]   --->   Operation 759 'getelementptr' 'ai_addr_89' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 760 [1/1] (0.00ns)   --->   "%bi_addr_84 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_83" [imageprosseing/imgpro.c:328]   --->   Operation 760 'getelementptr' 'bi_addr_84' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 761 [1/1] (0.00ns)   --->   "%bi_addr_85 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_84" [imageprosseing/imgpro.c:328]   --->   Operation 761 'getelementptr' 'bi_addr_85' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 762 [1/1] (2.55ns)   --->   "%sub_ln328_84 = sub nsw i32 255, %ai_load_84" [imageprosseing/imgpro.c:328]   --->   Operation 762 'sub' 'sub_ln328_84' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 763 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_84, i32* %bi_addr_84, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 763 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 764 [1/1] (2.55ns)   --->   "%sub_ln328_85 = sub nsw i32 255, %ai_load_85" [imageprosseing/imgpro.c:328]   --->   Operation 764 'sub' 'sub_ln328_85' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 765 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_85, i32* %bi_addr_85, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 765 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 766 [1/2] (3.25ns)   --->   "%ai_load_86 = load i32* %ai_addr_86, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 766 'load' 'ai_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 767 [1/2] (3.25ns)   --->   "%ai_load_87 = load i32* %ai_addr_87, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 767 'load' 'ai_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 768 [2/2] (3.25ns)   --->   "%ai_load_88 = load i32* %ai_addr_88, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 768 'load' 'ai_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 769 [2/2] (3.25ns)   --->   "%ai_load_89 = load i32* %ai_addr_89, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 769 'load' 'ai_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 47 <SV = 46> <Delay = 5.80>
ST_47 : Operation 770 [1/1] (1.81ns)   --->   "%add_ln328_86 = add i14 %phi_mul, 90" [imageprosseing/imgpro.c:328]   --->   Operation 770 'add' 'add_ln328_86' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln328_89 = zext i14 %add_ln328_86 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 771 'zext' 'zext_ln328_89' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 772 [1/1] (0.00ns)   --->   "%ai_addr_90 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_89" [imageprosseing/imgpro.c:328]   --->   Operation 772 'getelementptr' 'ai_addr_90' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 773 [1/1] (1.81ns)   --->   "%add_ln328_87 = add i14 %phi_mul, 91" [imageprosseing/imgpro.c:328]   --->   Operation 773 'add' 'add_ln328_87' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln328_90 = zext i14 %add_ln328_87 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 774 'zext' 'zext_ln328_90' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 775 [1/1] (0.00ns)   --->   "%ai_addr_91 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_90" [imageprosseing/imgpro.c:328]   --->   Operation 775 'getelementptr' 'ai_addr_91' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 776 [1/1] (0.00ns)   --->   "%bi_addr_86 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_85" [imageprosseing/imgpro.c:328]   --->   Operation 776 'getelementptr' 'bi_addr_86' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 777 [1/1] (0.00ns)   --->   "%bi_addr_87 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_86" [imageprosseing/imgpro.c:328]   --->   Operation 777 'getelementptr' 'bi_addr_87' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 778 [1/1] (2.55ns)   --->   "%sub_ln328_86 = sub nsw i32 255, %ai_load_86" [imageprosseing/imgpro.c:328]   --->   Operation 778 'sub' 'sub_ln328_86' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 779 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_86, i32* %bi_addr_86, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 779 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 780 [1/1] (2.55ns)   --->   "%sub_ln328_87 = sub nsw i32 255, %ai_load_87" [imageprosseing/imgpro.c:328]   --->   Operation 780 'sub' 'sub_ln328_87' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 781 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_87, i32* %bi_addr_87, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 781 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 782 [1/2] (3.25ns)   --->   "%ai_load_88 = load i32* %ai_addr_88, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 782 'load' 'ai_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 783 [1/2] (3.25ns)   --->   "%ai_load_89 = load i32* %ai_addr_89, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 783 'load' 'ai_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 784 [2/2] (3.25ns)   --->   "%ai_load_90 = load i32* %ai_addr_90, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 784 'load' 'ai_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 785 [2/2] (3.25ns)   --->   "%ai_load_91 = load i32* %ai_addr_91, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 785 'load' 'ai_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 48 <SV = 47> <Delay = 5.80>
ST_48 : Operation 786 [1/1] (1.81ns)   --->   "%add_ln328_88 = add i14 %phi_mul, 92" [imageprosseing/imgpro.c:328]   --->   Operation 786 'add' 'add_ln328_88' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln328_91 = zext i14 %add_ln328_88 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 787 'zext' 'zext_ln328_91' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 788 [1/1] (0.00ns)   --->   "%ai_addr_92 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_91" [imageprosseing/imgpro.c:328]   --->   Operation 788 'getelementptr' 'ai_addr_92' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 789 [1/1] (1.81ns)   --->   "%add_ln328_89 = add i14 %phi_mul, 93" [imageprosseing/imgpro.c:328]   --->   Operation 789 'add' 'add_ln328_89' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln328_92 = zext i14 %add_ln328_89 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 790 'zext' 'zext_ln328_92' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 791 [1/1] (0.00ns)   --->   "%ai_addr_93 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_92" [imageprosseing/imgpro.c:328]   --->   Operation 791 'getelementptr' 'ai_addr_93' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 792 [1/1] (0.00ns)   --->   "%bi_addr_88 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_87" [imageprosseing/imgpro.c:328]   --->   Operation 792 'getelementptr' 'bi_addr_88' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 793 [1/1] (0.00ns)   --->   "%bi_addr_89 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_88" [imageprosseing/imgpro.c:328]   --->   Operation 793 'getelementptr' 'bi_addr_89' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 794 [1/1] (2.55ns)   --->   "%sub_ln328_88 = sub nsw i32 255, %ai_load_88" [imageprosseing/imgpro.c:328]   --->   Operation 794 'sub' 'sub_ln328_88' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 795 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_88, i32* %bi_addr_88, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 795 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 796 [1/1] (2.55ns)   --->   "%sub_ln328_89 = sub nsw i32 255, %ai_load_89" [imageprosseing/imgpro.c:328]   --->   Operation 796 'sub' 'sub_ln328_89' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 797 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_89, i32* %bi_addr_89, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 797 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 798 [1/2] (3.25ns)   --->   "%ai_load_90 = load i32* %ai_addr_90, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 798 'load' 'ai_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 799 [1/2] (3.25ns)   --->   "%ai_load_91 = load i32* %ai_addr_91, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 799 'load' 'ai_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 800 [2/2] (3.25ns)   --->   "%ai_load_92 = load i32* %ai_addr_92, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 800 'load' 'ai_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 801 [2/2] (3.25ns)   --->   "%ai_load_93 = load i32* %ai_addr_93, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 801 'load' 'ai_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 49 <SV = 48> <Delay = 5.80>
ST_49 : Operation 802 [1/1] (1.81ns)   --->   "%add_ln328_90 = add i14 %phi_mul, 94" [imageprosseing/imgpro.c:328]   --->   Operation 802 'add' 'add_ln328_90' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln328_93 = zext i14 %add_ln328_90 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 803 'zext' 'zext_ln328_93' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 804 [1/1] (0.00ns)   --->   "%ai_addr_94 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_93" [imageprosseing/imgpro.c:328]   --->   Operation 804 'getelementptr' 'ai_addr_94' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 805 [1/1] (1.81ns)   --->   "%add_ln328_91 = add i14 %phi_mul, 95" [imageprosseing/imgpro.c:328]   --->   Operation 805 'add' 'add_ln328_91' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln328_94 = zext i14 %add_ln328_91 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 806 'zext' 'zext_ln328_94' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 807 [1/1] (0.00ns)   --->   "%ai_addr_95 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_94" [imageprosseing/imgpro.c:328]   --->   Operation 807 'getelementptr' 'ai_addr_95' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 808 [1/1] (0.00ns)   --->   "%bi_addr_90 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_89" [imageprosseing/imgpro.c:328]   --->   Operation 808 'getelementptr' 'bi_addr_90' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 809 [1/1] (0.00ns)   --->   "%bi_addr_91 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_90" [imageprosseing/imgpro.c:328]   --->   Operation 809 'getelementptr' 'bi_addr_91' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 810 [1/1] (2.55ns)   --->   "%sub_ln328_90 = sub nsw i32 255, %ai_load_90" [imageprosseing/imgpro.c:328]   --->   Operation 810 'sub' 'sub_ln328_90' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 811 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_90, i32* %bi_addr_90, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 811 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 812 [1/1] (2.55ns)   --->   "%sub_ln328_91 = sub nsw i32 255, %ai_load_91" [imageprosseing/imgpro.c:328]   --->   Operation 812 'sub' 'sub_ln328_91' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 813 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_91, i32* %bi_addr_91, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 813 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 814 [1/2] (3.25ns)   --->   "%ai_load_92 = load i32* %ai_addr_92, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 814 'load' 'ai_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 815 [1/2] (3.25ns)   --->   "%ai_load_93 = load i32* %ai_addr_93, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 815 'load' 'ai_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 816 [2/2] (3.25ns)   --->   "%ai_load_94 = load i32* %ai_addr_94, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 816 'load' 'ai_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 817 [2/2] (3.25ns)   --->   "%ai_load_95 = load i32* %ai_addr_95, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 817 'load' 'ai_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 50 <SV = 49> <Delay = 5.80>
ST_50 : Operation 818 [1/1] (1.81ns)   --->   "%add_ln328_92 = add i14 %phi_mul, 96" [imageprosseing/imgpro.c:328]   --->   Operation 818 'add' 'add_ln328_92' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln328_95 = zext i14 %add_ln328_92 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 819 'zext' 'zext_ln328_95' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 820 [1/1] (0.00ns)   --->   "%ai_addr_96 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_95" [imageprosseing/imgpro.c:328]   --->   Operation 820 'getelementptr' 'ai_addr_96' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 821 [1/1] (1.81ns)   --->   "%add_ln328_93 = add i14 %phi_mul, 97" [imageprosseing/imgpro.c:328]   --->   Operation 821 'add' 'add_ln328_93' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln328_96 = zext i14 %add_ln328_93 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 822 'zext' 'zext_ln328_96' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 823 [1/1] (0.00ns)   --->   "%ai_addr_97 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_96" [imageprosseing/imgpro.c:328]   --->   Operation 823 'getelementptr' 'ai_addr_97' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 824 [1/1] (0.00ns)   --->   "%bi_addr_92 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_91" [imageprosseing/imgpro.c:328]   --->   Operation 824 'getelementptr' 'bi_addr_92' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 825 [1/1] (0.00ns)   --->   "%bi_addr_93 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_92" [imageprosseing/imgpro.c:328]   --->   Operation 825 'getelementptr' 'bi_addr_93' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 826 [1/1] (2.55ns)   --->   "%sub_ln328_92 = sub nsw i32 255, %ai_load_92" [imageprosseing/imgpro.c:328]   --->   Operation 826 'sub' 'sub_ln328_92' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 827 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_92, i32* %bi_addr_92, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 827 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 828 [1/1] (2.55ns)   --->   "%sub_ln328_93 = sub nsw i32 255, %ai_load_93" [imageprosseing/imgpro.c:328]   --->   Operation 828 'sub' 'sub_ln328_93' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 829 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_93, i32* %bi_addr_93, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 829 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 830 [1/2] (3.25ns)   --->   "%ai_load_94 = load i32* %ai_addr_94, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 830 'load' 'ai_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 831 [1/2] (3.25ns)   --->   "%ai_load_95 = load i32* %ai_addr_95, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 831 'load' 'ai_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 832 [2/2] (3.25ns)   --->   "%ai_load_96 = load i32* %ai_addr_96, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 832 'load' 'ai_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 833 [2/2] (3.25ns)   --->   "%ai_load_97 = load i32* %ai_addr_97, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 833 'load' 'ai_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 51 <SV = 50> <Delay = 5.80>
ST_51 : Operation 834 [1/1] (1.81ns)   --->   "%add_ln328_96 = add i14 %phi_mul, 100" [imageprosseing/imgpro.c:328]   --->   Operation 834 'add' 'add_ln328_96' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 835 [1/1] (1.81ns)   --->   "%add_ln328_94 = add i14 %phi_mul, 98" [imageprosseing/imgpro.c:328]   --->   Operation 835 'add' 'add_ln328_94' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln328_97 = zext i14 %add_ln328_94 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 836 'zext' 'zext_ln328_97' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 837 [1/1] (0.00ns)   --->   "%ai_addr_98 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_97" [imageprosseing/imgpro.c:328]   --->   Operation 837 'getelementptr' 'ai_addr_98' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 838 [1/1] (1.81ns)   --->   "%add_ln328_95 = add i14 %phi_mul, 99" [imageprosseing/imgpro.c:328]   --->   Operation 838 'add' 'add_ln328_95' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln328_98 = zext i14 %add_ln328_95 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 839 'zext' 'zext_ln328_98' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 840 [1/1] (0.00ns)   --->   "%ai_addr_99 = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_98" [imageprosseing/imgpro.c:328]   --->   Operation 840 'getelementptr' 'ai_addr_99' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 841 [1/1] (0.00ns)   --->   "%bi_addr_94 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_93" [imageprosseing/imgpro.c:328]   --->   Operation 841 'getelementptr' 'bi_addr_94' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 842 [1/1] (0.00ns)   --->   "%bi_addr_95 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_94" [imageprosseing/imgpro.c:328]   --->   Operation 842 'getelementptr' 'bi_addr_95' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 843 [1/1] (2.55ns)   --->   "%sub_ln328_94 = sub nsw i32 255, %ai_load_94" [imageprosseing/imgpro.c:328]   --->   Operation 843 'sub' 'sub_ln328_94' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 844 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_94, i32* %bi_addr_94, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 844 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 845 [1/1] (2.55ns)   --->   "%sub_ln328_95 = sub nsw i32 255, %ai_load_95" [imageprosseing/imgpro.c:328]   --->   Operation 845 'sub' 'sub_ln328_95' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 846 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_95, i32* %bi_addr_95, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 846 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 847 [1/2] (3.25ns)   --->   "%ai_load_96 = load i32* %ai_addr_96, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 847 'load' 'ai_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 848 [1/2] (3.25ns)   --->   "%ai_load_97 = load i32* %ai_addr_97, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 848 'load' 'ai_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 849 [2/2] (3.25ns)   --->   "%ai_load_98 = load i32* %ai_addr_98, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 849 'load' 'ai_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 850 [2/2] (3.25ns)   --->   "%ai_load_99 = load i32* %ai_addr_99, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 850 'load' 'ai_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 52 <SV = 51> <Delay = 5.80>
ST_52 : Operation 851 [1/1] (0.00ns)   --->   "%bi_addr_96 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_95" [imageprosseing/imgpro.c:328]   --->   Operation 851 'getelementptr' 'bi_addr_96' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 852 [1/1] (0.00ns)   --->   "%bi_addr_97 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_96" [imageprosseing/imgpro.c:328]   --->   Operation 852 'getelementptr' 'bi_addr_97' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 853 [1/1] (2.55ns)   --->   "%sub_ln328_96 = sub nsw i32 255, %ai_load_96" [imageprosseing/imgpro.c:328]   --->   Operation 853 'sub' 'sub_ln328_96' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 854 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_96, i32* %bi_addr_96, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 854 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 855 [1/1] (2.55ns)   --->   "%sub_ln328_97 = sub nsw i32 255, %ai_load_97" [imageprosseing/imgpro.c:328]   --->   Operation 855 'sub' 'sub_ln328_97' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 856 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_97, i32* %bi_addr_97, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 856 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 857 [1/2] (3.25ns)   --->   "%ai_load_98 = load i32* %ai_addr_98, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 857 'load' 'ai_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 858 [1/2] (3.25ns)   --->   "%ai_load_99 = load i32* %ai_addr_99, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 858 'load' 'ai_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 53 <SV = 52> <Delay = 5.80>
ST_53 : Operation 859 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [imageprosseing/imgpro.c:325]   --->   Operation 859 'specloopname' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 860 [1/1] (0.00ns)   --->   "%bi_addr_98 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_97" [imageprosseing/imgpro.c:328]   --->   Operation 860 'getelementptr' 'bi_addr_98' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 861 [1/1] (0.00ns)   --->   "%bi_addr_99 = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_98" [imageprosseing/imgpro.c:328]   --->   Operation 861 'getelementptr' 'bi_addr_99' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 862 [1/1] (2.55ns)   --->   "%sub_ln328_98 = sub nsw i32 255, %ai_load_98" [imageprosseing/imgpro.c:328]   --->   Operation 862 'sub' 'sub_ln328_98' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 863 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_98, i32* %bi_addr_98, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 863 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_53 : Operation 864 [1/1] (2.55ns)   --->   "%sub_ln328_99 = sub nsw i32 255, %ai_load_99" [imageprosseing/imgpro.c:328]   --->   Operation 864 'sub' 'sub_ln328_99' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 865 [1/1] (3.25ns)   --->   "store i32 %sub_ln328_99, i32* %bi_addr_99, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 865 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_53 : Operation 866 [1/1] (0.00ns)   --->   "br label %1" [imageprosseing/imgpro.c:324]   --->   Operation 866 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', imageprosseing/imgpro.c:324) [8]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_mul', imageprosseing/imgpro.c:328) with incoming values : ('add_ln328_96', imageprosseing/imgpro.c:328) [9]  (0 ns)
	'getelementptr' operation ('ai_addr', imageprosseing/imgpro.c:328) [18]  (0 ns)
	'load' operation ('ai_load', imageprosseing/imgpro.c:328) on array 'ai' [416]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln328_1', imageprosseing/imgpro.c:328) [22]  (0 ns)
	'getelementptr' operation ('ai_addr_2', imageprosseing/imgpro.c:328) [24]  (0 ns)
	'load' operation ('ai_load_2', imageprosseing/imgpro.c:328) on array 'ai' [422]  (3.25 ns)

 <State 4>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328', imageprosseing/imgpro.c:328) [417]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328', imageprosseing/imgpro.c:328 on array 'bi' [418]  (3.25 ns)

 <State 5>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_2', imageprosseing/imgpro.c:328) [423]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_2', imageprosseing/imgpro.c:328 on array 'bi' [424]  (3.25 ns)

 <State 6>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_4', imageprosseing/imgpro.c:328) [429]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_4', imageprosseing/imgpro.c:328 on array 'bi' [430]  (3.25 ns)

 <State 7>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_6', imageprosseing/imgpro.c:328) [435]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_6', imageprosseing/imgpro.c:328 on array 'bi' [436]  (3.25 ns)

 <State 8>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_8', imageprosseing/imgpro.c:328) [441]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_8', imageprosseing/imgpro.c:328 on array 'bi' [442]  (3.25 ns)

 <State 9>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_10', imageprosseing/imgpro.c:328) [447]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_10', imageprosseing/imgpro.c:328 on array 'bi' [448]  (3.25 ns)

 <State 10>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_12', imageprosseing/imgpro.c:328) [453]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_12', imageprosseing/imgpro.c:328 on array 'bi' [454]  (3.25 ns)

 <State 11>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_14', imageprosseing/imgpro.c:328) [459]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_14', imageprosseing/imgpro.c:328 on array 'bi' [460]  (3.25 ns)

 <State 12>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_16', imageprosseing/imgpro.c:328) [465]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_16', imageprosseing/imgpro.c:328 on array 'bi' [466]  (3.25 ns)

 <State 13>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_18', imageprosseing/imgpro.c:328) [471]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_18', imageprosseing/imgpro.c:328 on array 'bi' [472]  (3.25 ns)

 <State 14>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_20', imageprosseing/imgpro.c:328) [477]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_20', imageprosseing/imgpro.c:328 on array 'bi' [478]  (3.25 ns)

 <State 15>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_22', imageprosseing/imgpro.c:328) [483]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_22', imageprosseing/imgpro.c:328 on array 'bi' [484]  (3.25 ns)

 <State 16>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_24', imageprosseing/imgpro.c:328) [489]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_24', imageprosseing/imgpro.c:328 on array 'bi' [490]  (3.25 ns)

 <State 17>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_26', imageprosseing/imgpro.c:328) [495]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_26', imageprosseing/imgpro.c:328 on array 'bi' [496]  (3.25 ns)

 <State 18>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_28', imageprosseing/imgpro.c:328) [501]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_28', imageprosseing/imgpro.c:328 on array 'bi' [502]  (3.25 ns)

 <State 19>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_30', imageprosseing/imgpro.c:328) [507]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_30', imageprosseing/imgpro.c:328 on array 'bi' [508]  (3.25 ns)

 <State 20>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_32', imageprosseing/imgpro.c:328) [513]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_32', imageprosseing/imgpro.c:328 on array 'bi' [514]  (3.25 ns)

 <State 21>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_34', imageprosseing/imgpro.c:328) [519]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_34', imageprosseing/imgpro.c:328 on array 'bi' [520]  (3.25 ns)

 <State 22>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_36', imageprosseing/imgpro.c:328) [525]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_36', imageprosseing/imgpro.c:328 on array 'bi' [526]  (3.25 ns)

 <State 23>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_38', imageprosseing/imgpro.c:328) [531]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_38', imageprosseing/imgpro.c:328 on array 'bi' [532]  (3.25 ns)

 <State 24>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_40', imageprosseing/imgpro.c:328) [537]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_40', imageprosseing/imgpro.c:328 on array 'bi' [538]  (3.25 ns)

 <State 25>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_42', imageprosseing/imgpro.c:328) [543]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_42', imageprosseing/imgpro.c:328 on array 'bi' [544]  (3.25 ns)

 <State 26>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_44', imageprosseing/imgpro.c:328) [549]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_44', imageprosseing/imgpro.c:328 on array 'bi' [550]  (3.25 ns)

 <State 27>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_46', imageprosseing/imgpro.c:328) [555]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_46', imageprosseing/imgpro.c:328 on array 'bi' [556]  (3.25 ns)

 <State 28>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_48', imageprosseing/imgpro.c:328) [561]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_48', imageprosseing/imgpro.c:328 on array 'bi' [562]  (3.25 ns)

 <State 29>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_50', imageprosseing/imgpro.c:328) [567]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_50', imageprosseing/imgpro.c:328 on array 'bi' [568]  (3.25 ns)

 <State 30>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_52', imageprosseing/imgpro.c:328) [573]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_52', imageprosseing/imgpro.c:328 on array 'bi' [574]  (3.25 ns)

 <State 31>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_54', imageprosseing/imgpro.c:328) [579]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_54', imageprosseing/imgpro.c:328 on array 'bi' [580]  (3.25 ns)

 <State 32>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_56', imageprosseing/imgpro.c:328) [585]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_56', imageprosseing/imgpro.c:328 on array 'bi' [586]  (3.25 ns)

 <State 33>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_58', imageprosseing/imgpro.c:328) [591]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_58', imageprosseing/imgpro.c:328 on array 'bi' [592]  (3.25 ns)

 <State 34>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_60', imageprosseing/imgpro.c:328) [597]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_60', imageprosseing/imgpro.c:328 on array 'bi' [598]  (3.25 ns)

 <State 35>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_62', imageprosseing/imgpro.c:328) [603]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_62', imageprosseing/imgpro.c:328 on array 'bi' [604]  (3.25 ns)

 <State 36>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_64', imageprosseing/imgpro.c:328) [609]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_64', imageprosseing/imgpro.c:328 on array 'bi' [610]  (3.25 ns)

 <State 37>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_66', imageprosseing/imgpro.c:328) [615]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_66', imageprosseing/imgpro.c:328 on array 'bi' [616]  (3.25 ns)

 <State 38>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_68', imageprosseing/imgpro.c:328) [621]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_68', imageprosseing/imgpro.c:328 on array 'bi' [622]  (3.25 ns)

 <State 39>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_70', imageprosseing/imgpro.c:328) [627]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_70', imageprosseing/imgpro.c:328 on array 'bi' [628]  (3.25 ns)

 <State 40>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_72', imageprosseing/imgpro.c:328) [633]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_72', imageprosseing/imgpro.c:328 on array 'bi' [634]  (3.25 ns)

 <State 41>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_74', imageprosseing/imgpro.c:328) [639]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_74', imageprosseing/imgpro.c:328 on array 'bi' [640]  (3.25 ns)

 <State 42>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_76', imageprosseing/imgpro.c:328) [645]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_76', imageprosseing/imgpro.c:328 on array 'bi' [646]  (3.25 ns)

 <State 43>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_78', imageprosseing/imgpro.c:328) [651]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_78', imageprosseing/imgpro.c:328 on array 'bi' [652]  (3.25 ns)

 <State 44>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_80', imageprosseing/imgpro.c:328) [657]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_80', imageprosseing/imgpro.c:328 on array 'bi' [658]  (3.25 ns)

 <State 45>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_82', imageprosseing/imgpro.c:328) [663]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_82', imageprosseing/imgpro.c:328 on array 'bi' [664]  (3.25 ns)

 <State 46>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_84', imageprosseing/imgpro.c:328) [669]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_84', imageprosseing/imgpro.c:328 on array 'bi' [670]  (3.25 ns)

 <State 47>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_86', imageprosseing/imgpro.c:328) [675]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_86', imageprosseing/imgpro.c:328 on array 'bi' [676]  (3.25 ns)

 <State 48>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_88', imageprosseing/imgpro.c:328) [681]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_88', imageprosseing/imgpro.c:328 on array 'bi' [682]  (3.25 ns)

 <State 49>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_90', imageprosseing/imgpro.c:328) [687]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_90', imageprosseing/imgpro.c:328 on array 'bi' [688]  (3.25 ns)

 <State 50>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_92', imageprosseing/imgpro.c:328) [693]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_92', imageprosseing/imgpro.c:328 on array 'bi' [694]  (3.25 ns)

 <State 51>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_94', imageprosseing/imgpro.c:328) [699]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_94', imageprosseing/imgpro.c:328 on array 'bi' [700]  (3.25 ns)

 <State 52>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_96', imageprosseing/imgpro.c:328) [705]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_96', imageprosseing/imgpro.c:328 on array 'bi' [706]  (3.25 ns)

 <State 53>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328_98', imageprosseing/imgpro.c:328) [711]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328_98', imageprosseing/imgpro.c:328 on array 'bi' [712]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
