============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           May 01 2022  07:50:54 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_7_line_9_157_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[5]           -       -     R     (arrival)                   3  3.7     0     0      15    (-,-) 
  g177/Y         -       A->Y  F     INVx2_ASAP7_75t_SL          1  2.1     4     4      18    (-,-) 
  g175/Y         -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      4  3.3    13     8      26    (-,-) 
  g170/Y         -       A1->Y F     OAI21xp5_ASAP7_75t_SL       1  1.0    14     8      34    (-,-) 
  g33431__1705/Y -       B->Y  R     OAI21xp5_ASAP7_75t_SL       1  0.9    12     7      41    (-,-) 
  g33680/Y       -       B->Y  F     OAI31xp33_ASAP7_75t_SL      1  0.9    19    11      52    (-,-) 
  g33418__6260/Y -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    11      63    (-,-) 
  Z_reg[7]/D     <<<     -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------

