core :0 line number 0: cycle 1: $s0 = 1000
core :0 line number 1: cycle 2: $s1 = 0
core :0 line number 2: cycle 3: $s2 = 10
core :0 line number 3: cycle 4: $t1 = 0
core :0 line number 4: cycle 5: $t1 = 1
core :0 line number 5 : cycle 6: DRAM request issued 
core :0 line number 5 : cycle 7 - 18: memory address 1000-1003 = 1
core :0 line number 6: cycle 7: $s0 = 1004
core :0 line number 7: cycle 8: $s1 = 1
core :0 line number 8: cycle 9: $s3 = 1
core :0 line number 9: cycle 10: jumped to line number 4
core :0 line number 4: cycle 11: $t1 = 2
core :0 line number 6: cycle 12: Instruction saved in wait buffer
core :0 line number 6: cycle 13: $s0 = 1008
core :0 line number 7: cycle 14: $s1 = 2
core :0 line number 8: cycle 15: $s3 = 1
core :0 line number 9: cycle 16: jumped to line number 4
core :0 line number 4: cycle 17: $t1 = 3
core :0 line number 6: cycle 18: Instruction saved in wait buffer
core :0 line number 5 : cycle 19: DRAM request issued 
core :0 line number 5 : cycle 20 - 21: memory address 1004-1007 = 3
core :0 line number 6: cycle 19: $s0 = 1012
core :0 line number 7: cycle 20: $s1 = 3
core :0 line number 8: cycle 21: $s3 = 1
core :0 line number 5 : cycle 22: DRAM request issued 
core :0 line number 5 : cycle 23 - 24: memory address 1008-1011 = 3
core :0 line number 9: cycle 22: jumped to line number 4
core :0 line number 4: cycle 23: $t1 = 4
core :0 line number 6: cycle 24: Instruction saved in wait buffer
core :0 line number 5 : cycle 25: DRAM request issued 
core :0 line number 5 : cycle 26 - 27: memory address 1012-1015 = 4
core :0 line number 6: cycle 25: $s0 = 1016
core :0 line number 7: cycle 26: $s1 = 4
core :0 line number 8: cycle 27: $s3 = 1
core :0 line number 9: cycle 28: jumped to line number 4
core :0 line number 4: cycle 29: $t1 = 5
core :0 line number 6: cycle 30: Instruction saved in wait buffer
core :0 line number 5 : cycle 31: DRAM request issued 
core :0 line number 5 : cycle 32 - 33: memory address 1016-1019 = 5
core :0 line number 6: cycle 31: $s0 = 1020
core :0 line number 7: cycle 32: $s1 = 5
core :0 line number 8: cycle 33: $s3 = 1
core :0 line number 9: cycle 34: jumped to line number 4
core :0 line number 4: cycle 35: $t1 = 6
core :0 line number 6: cycle 36: Instruction saved in wait buffer
core :0 line number 5 : cycle 37: DRAM request issued 
core :0 line number 5 : cycle 38 - 39: memory address 1020-1023 = 6
core :0 line number 6: cycle 37: $s0 = 1024
core :0 line number 7: cycle 38: $s1 = 6
core :0 line number 8: cycle 39: $s3 = 1
core :0 line number 9: cycle 40: jumped to line number 4
core :0 line number 4: cycle 41: $t1 = 7
core :0 line number 6: cycle 42: Instruction saved in wait buffer
core :0 line number 5 : cycle 43: DRAM request issued 
core :0 line number 5 : cycle 44 - 65: memory address 1024-1027 = 7
core :0 line number 6: cycle 43: $s0 = 1028
core :0 line number 7: cycle 44: $s1 = 7
core :0 line number 8: cycle 45: $s3 = 1
core :0 line number 9: cycle 46: jumped to line number 4
core :0 line number 4: cycle 47: $t1 = 8
core :0 line number 6: cycle 48: Instruction saved in wait buffer
core :0 line number 6: cycle 49: $s0 = 1032
core :0 line number 7: cycle 50: $s1 = 8
core :0 line number 8: cycle 51: $s3 = 1
core :0 line number 9: cycle 52: jumped to line number 4
core :0 line number 4: cycle 53: $t1 = 9
core :0 line number 6: cycle 54: Instruction saved in wait buffer
core :0 line number 6: cycle 55: $s0 = 1036
core :0 line number 7: cycle 56: $s1 = 9
core :0 line number 8: cycle 57: $s3 = 1
core :0 line number 9: cycle 58: jumped to line number 4
core :0 line number 4: cycle 59: $t1 = 10
core :0 line number 6: cycle 60: Instruction saved in wait buffer
core :0 line number 6: cycle 61: $s0 = 1040
core :0 line number 7: cycle 62: $s1 = 10
core :0 line number 8: cycle 63: $s3 = 0
core :0 line number 9: cycle 64: jumped to line number 10
core :0 line number 10: cycle 65: $s0 = 1000
core :0 line number 5 : cycle 66: DRAM request issued 
core :0 line number 5 : cycle 67 - 68: memory address 1028-1031 = 10
core :0 line number 11: cycle 66: $s1 = 0
core :0 line number 12: cycle 67: $s3 = 0
core :0 line number 13: cycle 68: $s2 = 9
core :0 line number 5 : cycle 69: DRAM request issued 
core :0 line number 5 : cycle 70 - 71: memory address 1032-1035 = 10
core :0 line number 15: cycle 69: Instruction saved in wait buffer
core :0 line number 15: cycle 70: $s0 = 1004
core :0 line number 17: cycle 71: Instruction saved in wait buffer
core :0 line number 5 : cycle 72: DRAM request issued 
core :0 line number 5 : cycle 73 - 74: memory address 1036-1039 = 0
core :0 line number 14 : cycle 75: DRAM request issued 
core :0 line number 14 : cycle 76 - 97: $t0 = 0
core :0 line number 16 : cycle 98: DRAM request issued 
core :0 line number 16 : cycle 99 - 100: $t1 = 0
core :0 line number 17: cycle 98: $t2 = 0
core :0 line number 19: cycle 99: Instruction saved in wait buffer
core :0 line number 19: cycle 100: $s1 = 1
core :0 line number 18 : cycle 101: DRAM request issued 
core :0 line number 18 : cycle 102 - 103: memory address 1004-1007 = 0
core :0 line number 20: cycle 101: $s3 = 1
core :0 line number 21: cycle 102: jumped to line number 14
core :0 line number 15: cycle 103: Instruction saved in wait buffer
core :0 line number 14 : cycle 104: DRAM request issued 
core :0 line number 14 : cycle 105 - 106: $t0 = 0
core :0 line number 15: cycle 104: $s0 = 1008
core :0 line number 17: cycle 105: Instruction saved in wait buffer
core :0 line number 16 : cycle 107: DRAM request issued 
core :0 line number 16 : cycle 108 - 109: $t1 = 0
core :0 line number 17: cycle 110: $t2 = 0
core :0 line number 19: cycle 111: Instruction saved in wait buffer
core :0 line number 18 : cycle 112: DRAM request issued 
core :0 line number 18 : cycle 113 - 114: memory address 1008-1011 = 0
core :0 line number 19: cycle 112: $s1 = 2
core :0 line number 20: cycle 113: $s3 = 1
core :0 line number 21: cycle 114: jumped to line number 14
core :0 line number 15: cycle 115: Instruction saved in wait buffer
core :0 line number 14 : cycle 116: DRAM request issued 
core :0 line number 14 : cycle 117 - 118: $t0 = 0
core :0 line number 15: cycle 116: $s0 = 1012
core :0 line number 17: cycle 117: Instruction saved in wait buffer
core :0 line number 16 : cycle 119: DRAM request issued 
core :0 line number 16 : cycle 120 - 121: $t1 = 0
core :0 line number 17: cycle 122: $t2 = 0
core :0 line number 19: cycle 123: Instruction saved in wait buffer
core :0 line number 18 : cycle 124: DRAM request issued 
core :0 line number 18 : cycle 125 - 126: memory address 1012-1015 = 0
core :0 line number 19: cycle 124: $s1 = 3
core :0 line number 20: cycle 125: $s3 = 1
core :0 line number 21: cycle 126: jumped to line number 14
core :0 line number 15: cycle 127: Instruction saved in wait buffer
core :0 line number 14 : cycle 128: DRAM request issued 
core :0 line number 14 : cycle 129 - 130: $t0 = 0
core :0 line number 15: cycle 128: $s0 = 1016
core :0 line number 17: cycle 129: Instruction saved in wait buffer
core :0 line number 16 : cycle 131: DRAM request issued 
core :0 line number 16 : cycle 132 - 133: $t1 = 0
core :0 line number 17: cycle 134: $t2 = 0
core :0 line number 19: cycle 135: Instruction saved in wait buffer
core :0 line number 18 : cycle 136: DRAM request issued 
core :0 line number 18 : cycle 137 - 138: memory address 1016-1019 = 0
core :0 line number 19: cycle 136: $s1 = 4
core :0 line number 20: cycle 137: $s3 = 1
core :0 line number 21: cycle 138: jumped to line number 14
core :0 line number 15: cycle 139: Instruction saved in wait buffer
core :0 line number 14 : cycle 140: DRAM request issued 
core :0 line number 14 : cycle 141 - 142: $t0 = 0
core :0 line number 15: cycle 140: $s0 = 1020
core :0 line number 17: cycle 141: Instruction saved in wait buffer
core :0 line number 16 : cycle 143: DRAM request issued 
core :0 line number 16 : cycle 144 - 145: $t1 = 0
core :0 line number 17: cycle 146: $t2 = 0
core :0 line number 19: cycle 147: Instruction saved in wait buffer
core :0 line number 18 : cycle 148: DRAM request issued 
core :0 line number 18 : cycle 149 - 150: memory address 1020-1023 = 0
core :0 line number 19: cycle 148: $s1 = 5
core :0 line number 20: cycle 149: $s3 = 1
core :0 line number 21: cycle 150: jumped to line number 14
core :0 line number 15: cycle 151: Instruction saved in wait buffer
core :0 line number 14 : cycle 152: DRAM request issued 
core :0 line number 14 : cycle 153 - 154: $t0 = 0
core :0 line number 15: cycle 152: $s0 = 1024
core :0 line number 17: cycle 153: Instruction saved in wait buffer
core :0 line number 16 : cycle 155: DRAM request issued 
core :0 line number 16 : cycle 156 - 167: $t1 = 7
core :0 line number 17: cycle 168: $t2 = 7
core :0 line number 19: cycle 169: Instruction saved in wait buffer
core :0 line number 18 : cycle 170: DRAM request issued 
core :0 line number 18 : cycle 171 - 172: memory address 1024-1027 = 7
core :0 line number 19: cycle 170: $s1 = 6
core :0 line number 20: cycle 171: $s3 = 1
core :0 line number 21: cycle 172: jumped to line number 14
core :0 line number 15: cycle 173: Instruction saved in wait buffer
core :0 line number 14 : cycle 174: DRAM request issued 
core :0 line number 14 : cycle 175 - 176: $t0 = 0
core :0 line number 15: cycle 174: $s0 = 1028
core :0 line number 17: cycle 175: Instruction saved in wait buffer
core :0 line number 16 : cycle 177: DRAM request issued 
core :0 line number 16 : cycle 178 - 179: $t1 = 0
core :0 line number 17: cycle 180: $t2 = 0
core :0 line number 19: cycle 181: Instruction saved in wait buffer
core :0 line number 18 : cycle 182: DRAM request issued 
core :0 line number 18 : cycle 183 - 184: memory address 1028-1031 = 0
core :0 line number 19: cycle 182: $s1 = 7
core :0 line number 20: cycle 183: $s3 = 1
core :0 line number 21: cycle 184: jumped to line number 14
core :0 line number 15: cycle 185: Instruction saved in wait buffer
core :0 line number 14 : cycle 186: DRAM request issued 
core :0 line number 14 : cycle 187 - 188: $t0 = 0
core :0 line number 15: cycle 186: $s0 = 1032
core :0 line number 17: cycle 187: Instruction saved in wait buffer
core :0 line number 16 : cycle 189: DRAM request issued 
core :0 line number 16 : cycle 190 - 191: $t1 = 0
core :0 line number 17: cycle 192: $t2 = 0
core :0 line number 19: cycle 193: Instruction saved in wait buffer
core :0 line number 18 : cycle 194: DRAM request issued 
core :0 line number 18 : cycle 195 - 196: memory address 1032-1035 = 0
core :0 line number 19: cycle 194: $s1 = 8
core :0 line number 20: cycle 195: $s3 = 1
core :0 line number 21: cycle 196: jumped to line number 14
core :0 line number 15: cycle 197: Instruction saved in wait buffer
core :0 line number 14 : cycle 198: DRAM request issued 
core :0 line number 14 : cycle 199 - 200: $t0 = 0
core :0 line number 15: cycle 198: $s0 = 1036
core :0 line number 17: cycle 199: Instruction saved in wait buffer
core :0 line number 16 : cycle 201: DRAM request issued 
core :0 line number 16 : cycle 202 - 203: $t1 = 0
core :0 line number 17: cycle 204: $t2 = 0
core :0 line number 19: cycle 205: Instruction saved in wait buffer
core :0 line number 18 : cycle 206: DRAM request issued 
core :0 line number 18 : cycle 207 - 208: memory address 1036-1039 = 0
core :0 line number 19: cycle 206: $s1 = 9
core :0 line number 20: cycle 207: $s3 = 0
core :0 line number 21: cycle 208: jumped to line number 22
core :0 line number 23: cycle 209: Instruction saved in wait buffer
core :0 line number 22 : cycle 210: DRAM request issued 
core :0 line number 22 : cycle 211 - 212: memory address 1036-1039 = 0
core :0 line number 24: cycle 210: Instruction saved in wait buffer
core :0 line number 25: cycle 211: Instruction saved in wait buffer
core :0 line number 26: cycle 212: Instruction saved in wait buffer
core :0 line number 23 : cycle 213: DRAM request issued 
core :0 line number 23 : cycle 214 - 215: memory address 1036-1039 = 0
core :0 line number 27: cycle 213: Instruction saved in wait buffer
core :0 line number 24 : cycle 216: DRAM request issued 
core :0 line number 24 : cycle 217 - 218: memory address 1036-1039 = 0
core :0 line number 25 : cycle 219: DRAM request issued 
core :0 line number 25 : cycle 220 - 221: memory address 1036-1039 = 0
core :0 line number 26 : cycle 222: DRAM request issued 
core :0 line number 26 : cycle 223 - 224: memory address 1036-1039 = 0
