PACKET0,FUNC_0
R300_RB3D_DC_FLUSH,VAR_0
R300_RB3D_DSTCACHE_CTLSTAT,VAR_1
R300_RB3D_ZCACHE_CTLSTAT,VAR_2
R300_RE_SCISSORS_BR,VAR_3
R300_RE_SCISSORS_TL,VAR_4
R300_ZC_FLUSH,VAR_5
RADEON_GEN_INT_STATUS,VAR_6
RADEON_HDP_READ_BUFFER_INVALIDATE,VAR_7
RADEON_HOST_PATH_CNTL,VAR_8
RADEON_SW_INT_FIRE,VAR_9
RADEON_WAIT_2D_IDLECLEAN,VAR_10
RADEON_WAIT_3D_IDLECLEAN,VAR_11
RADEON_WAIT_DMA_GUI_IDLE,VAR_12
RADEON_WAIT_UNTIL,VAR_13
radeon_ring_write,FUNC_1
r300_fence_ring_emit,FUNC_2
rdev,VAR_14
fence,VAR_15
ring,VAR_16
