
`timescale 1ns / 100ps

module test;


wire  enable1, enable2;

reg  keypadNswitchinput, ph1, ph2, reset;

wire [3:0]  keypadCols;
wire [6:0]  seg;

reg [3:0]  keypadRows;
reg [3:0]  switch1;
reg [3:0]  switch2;

// Buses in the design

wire  [0:3]  net18;

wire  [0:3]  net21;

wire  [0:3]  net20;

wire  [0:3]  net17;



core top(enable1, enable2, keypadCols, seg, keypadNswitchinput, 
     keypadRows, ph1, ph2, reset, switch1, switch2); 
 
