--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Modos.twx Modos.ncd -o Modos.twr Modos.pcf -ucf
modo_ucf2.ucf

Design file:              Modos.ncd
Physical constraint file: Modos.pcf
Device,package,speed:     xc3s250e,cp132,-4 (PRODUCTION 1.27 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-----------------+------------+------------+------------------+--------+
                 |Max Setup to|Max Hold to |                  | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------------+--------+
btncuatro        |    2.356(R)|    0.053(R)|clk_BUFGP         |   0.000|
btndos           |    3.259(R)|   -0.052(R)|clk_BUFGP         |   0.000|
btntres          |    2.438(R)|    0.144(R)|clk_BUFGP         |   0.000|
btnuno           |    2.423(R)|    0.599(R)|clk_BUFGP         |   0.000|
interruptor_der  |    0.805(R)|    1.367(R)|clk_BUFGP         |   0.000|
interruptor_izq  |    1.359(R)|    1.194(R)|clk_BUFGP         |   0.000|
interruptor_reset|    4.942(R)|    0.300(R)|clk_BUFGP         |   0.000|
-----------------+------------+------------+------------------+--------+

Clock clk to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
display<0>       |    7.129(R)|clk_BUFGP         |   0.000|
display<1>       |    8.726(R)|clk_BUFGP         |   0.000|
display<2>       |    7.607(R)|clk_BUFGP         |   0.000|
display<3>       |    8.338(R)|clk_BUFGP         |   0.000|
dp               |   10.278(R)|clk_BUFGP         |   0.000|
led_ajuste       |    9.240(R)|clk_BUFGP         |   0.000|
led_alarma       |    8.580(R)|clk_BUFGP         |   0.000|
led_alarmaon     |    8.919(R)|clk_BUFGP         |   0.000|
led_alarmasonando|   10.185(R)|clk_BUFGP         |   0.000|
led_crono        |    9.021(R)|clk_BUFGP         |   0.000|
led_eggtimer     |    9.159(R)|clk_BUFGP         |   0.000|
led_hora         |    8.714(R)|clk_BUFGP         |   0.000|
led_horafecha    |   10.905(R)|clk_BUFGP         |   0.000|
segmentos<0>     |   10.469(R)|clk_BUFGP         |   0.000|
segmentos<1>     |    9.600(R)|clk_BUFGP         |   0.000|
segmentos<2>     |    9.983(R)|clk_BUFGP         |   0.000|
segmentos<3>     |   10.473(R)|clk_BUFGP         |   0.000|
segmentos<4>     |   10.613(R)|clk_BUFGP         |   0.000|
segmentos<5>     |   10.482(R)|clk_BUFGP         |   0.000|
segmentos<6>     |   10.535(R)|clk_BUFGP         |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.703|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jan 23 17:53:04 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 190 MB



