sv work ../../../../bus/wb/bench/verilog/testbench.sv

sv work ../../../../bus/wb/rtl/verilog/design.sv
