// Seed: 3635361962
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout tri0 id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = (-1'b0);
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output logic id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  always @(id_1 != -1'd0 or id_0) id_2 <= 1 & 1;
  wire  id_9;
  logic id_10;
endmodule
