# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../design1.srcs/sources_1/ip/rom_1024x32b/sim/rom_1024x32b.v" \
"../../../../design1.srcs/CPU/ID/alu.v" \
"../../../../design1.srcs/CPU/main.v" \
"../../../../design1.srcs/sim_1/new/sim_main.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
