{
    "TRA": 31,
    "CP": 22,
    "ACC": 70.96774193548387,
    "TRR": 22,
    "TRRC": 20,
    "TRRW": 2,
    "ACCRR": 90.9090909090909,
    "MISSREGS": [
        "0x40000430"
    ],
    "MISSCATS": [],
    "MISCAT_READ": [
        [
            "Base address",
            "Reg address",
            "Reg name",
            "Reg cat",
            "Model Cat",
            "Read",
            "Write",
            "Correct cat",
            "Comments GT"
        ],
        [
            "0x40011000",
            "0x4001100c",
            "Port output data register (GPIOx_ODR) (x=A..G)  ",
            "DR",
            "CR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40012400",
            "0x40012408",
            "11.12.3 ADC control register 2 (ADC_CR2)  ",
            "CR",
            "C&SR",
            1,
            1,
            "NO",
            ""
        ]
    ],
    "NUMPER": 9,
    "NUMSRSITES": 8,
    "SRSITES": [
        "0x80006f6",
        "0x8000712",
        "0x800048a",
        "0x8000592",
        "0x80005b0",
        "0x8000730",
        "0x8000578",
        "0x8000720"
    ],
    "INTERRUPTS": [
        56,
        34,
        27,
        15
    ],
    "NUMINTERRUPTS": 4
}