<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-samsung › include › plat › regs-adc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-adc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/mach-s3c2410/include/mach/regs-adc.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2004 Shannon Holland &lt;holland@loser.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; yosu can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * S3C2410 ADC registers</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_ARCH_REGS_ADC_H</span>
<span class="cp">#define __ASM_ARCH_REGS_ADC_H &quot;regs-adc.h&quot;</span>

<span class="cp">#define S3C2410_ADCREG(x) (x)</span>

<span class="cp">#define S3C2410_ADCCON	   S3C2410_ADCREG(0x00)</span>
<span class="cp">#define S3C2410_ADCTSC	   S3C2410_ADCREG(0x04)</span>
<span class="cp">#define S3C2410_ADCDLY	   S3C2410_ADCREG(0x08)</span>
<span class="cp">#define S3C2410_ADCDAT0	   S3C2410_ADCREG(0x0C)</span>
<span class="cp">#define S3C2410_ADCDAT1	   S3C2410_ADCREG(0x10)</span>
<span class="cp">#define S3C64XX_ADCUPDN		S3C2410_ADCREG(0x14)</span>
<span class="cp">#define S3C2443_ADCMUX		S3C2410_ADCREG(0x18)</span>
<span class="cp">#define S3C64XX_ADCCLRINT	S3C2410_ADCREG(0x18)</span>
<span class="cp">#define S5P_ADCMUX		S3C2410_ADCREG(0x1C)</span>
<span class="cp">#define S3C64XX_ADCCLRINTPNDNUP	S3C2410_ADCREG(0x20)</span>


<span class="cm">/* ADCCON Register Bits */</span>
<span class="cp">#define S3C64XX_ADCCON_RESSEL		(1&lt;&lt;16)</span>
<span class="cp">#define S3C2410_ADCCON_ECFLG		(1&lt;&lt;15)</span>
<span class="cp">#define S3C2410_ADCCON_PRSCEN		(1&lt;&lt;14)</span>
<span class="cp">#define S3C2410_ADCCON_PRSCVL(x)	(((x)&amp;0xFF)&lt;&lt;6)</span>
<span class="cp">#define S3C2410_ADCCON_PRSCVLMASK	(0xFF&lt;&lt;6)</span>
<span class="cp">#define S3C2410_ADCCON_SELMUX(x)	(((x)&amp;0x7)&lt;&lt;3)</span>
<span class="cp">#define S3C2410_ADCCON_MUXMASK		(0x7&lt;&lt;3)</span>
<span class="cp">#define S3C2416_ADCCON_RESSEL		(1 &lt;&lt; 3)</span>
<span class="cp">#define S3C2410_ADCCON_STDBM		(1&lt;&lt;2)</span>
<span class="cp">#define S3C2410_ADCCON_READ_START	(1&lt;&lt;1)</span>
<span class="cp">#define S3C2410_ADCCON_ENABLE_START	(1&lt;&lt;0)</span>
<span class="cp">#define S3C2410_ADCCON_STARTMASK	(0x3&lt;&lt;0)</span>


<span class="cm">/* ADCTSC Register Bits */</span>
<span class="cp">#define S3C2443_ADCTSC_UD_SEN		(1 &lt;&lt; 8)</span>
<span class="cp">#define S3C2410_ADCTSC_YM_SEN		(1&lt;&lt;7)</span>
<span class="cp">#define S3C2410_ADCTSC_YP_SEN		(1&lt;&lt;6)</span>
<span class="cp">#define S3C2410_ADCTSC_XM_SEN		(1&lt;&lt;5)</span>
<span class="cp">#define S3C2410_ADCTSC_XP_SEN		(1&lt;&lt;4)</span>
<span class="cp">#define S3C2410_ADCTSC_PULL_UP_DISABLE	(1&lt;&lt;3)</span>
<span class="cp">#define S3C2410_ADCTSC_AUTO_PST		(1&lt;&lt;2)</span>
<span class="cp">#define S3C2410_ADCTSC_XY_PST(x)	(((x)&amp;0x3)&lt;&lt;0)</span>

<span class="cm">/* ADCDAT0 Bits */</span>
<span class="cp">#define S3C2410_ADCDAT0_UPDOWN		(1&lt;&lt;15)</span>
<span class="cp">#define S3C2410_ADCDAT0_AUTO_PST	(1&lt;&lt;14)</span>
<span class="cp">#define S3C2410_ADCDAT0_XY_PST		(0x3&lt;&lt;12)</span>
<span class="cp">#define S3C2410_ADCDAT0_XPDATA_MASK	(0x03FF)</span>

<span class="cm">/* ADCDAT1 Bits */</span>
<span class="cp">#define S3C2410_ADCDAT1_UPDOWN		(1&lt;&lt;15)</span>
<span class="cp">#define S3C2410_ADCDAT1_AUTO_PST	(1&lt;&lt;14)</span>
<span class="cp">#define S3C2410_ADCDAT1_XY_PST		(0x3&lt;&lt;12)</span>
<span class="cp">#define S3C2410_ADCDAT1_YPDATA_MASK	(0x03FF)</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_REGS_ADC_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
