

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.4
* Build date:    Fri Dec 07 12:41:34 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  Sobel
* Solution: solution1
* Date:     Thu Apr 14 11:48:28 2016



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           Sobel_thread
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   3.00


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 6.66
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    454487
    * Average-case latency: 454487
    * Worst-case latency:   454487
+ Summary of loop latency (clock cycles): 
    + Loop 1: 
        * Trip count:        inf
        * Latency:           454484
        * Iteration latency: 454484
        + Loop 1.1: 
            * Trip count: 2500
            * Latency:    5000
        + L1: 
            * Trip count: 98
            * Latency:    441980
            + L2: 
                * Trip count: 98
                * Latency:    4508
                + L3: 
                    * Trip count: 3
                    * Latency:    42
                    + L4: 
                        * Trip count: 3
                        * Latency:    12
        + Loop 1.3: 
            * Trip count: 2500
            * Latency:    7500


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        -|      -|       -|      -|      -|
|  1|       Expression|        -|      2|       0|    442|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|       18|      -|       0|      0|      -|
|  4|      Multiplexer|        -|      -|       -|    289|      -|
|  5|         Register|        -|      -|     456|      -|      -|
|  6|      ShiftMemory|        -|      -|       -|      -|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|       18|      2|     456|    731|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|        6|     ~0|      ~0|      1|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    N/A

    * Expression: 
    +---+-------------------------------------+----+----+----+-------+---+----+
    | ID|                                 Name|  P0|  P1|  P2| DSP48E| FF| LUT|
    +---+-------------------------------------+----+----+----+-------+---+----+
    |  0|         abs9_i_fu_643_p3 ( Select ) |   1|  32|  32|      -|  0|  32|
    |  1|          abs_i_fu_621_p3 ( Select ) |   1|  32|  32|      -|  0|  32|
    |  2|               ap_sig_bdd_58 ( and ) |   1|   1|   -|      -|  0|   2|
    |  3|  coefs_x_addr7_cast_fu_712_p2 ( - ) |   4|   4|   -|      -|  0|   4|
    |  4|       coefs_x_addr8_fu_718_p2 ( + ) |   4|   4|   -|      -|  0|   4|
    |  5|          edge_val_fu_769_p2 ( xor ) |   8|   2|   -|      -|  0|   8|
    |  6|         edge_weight_fu_651_p2 ( + ) |  32|  32|   -|      -|  0|  32|
    |  7|        exitcond1_fu_485_p2 ( icmp ) |  12|  12|   -|      -|  0|  14|
    |  8|        exitcond2_fu_537_p2 ( icmp ) |   7|   6|   -|      -|  0|   7|
    |  9|        exitcond3_fu_868_p2 ( icmp ) |  12|  12|   -|      -|  0|  14|
    | 10|        exitcond4_fu_590_p2 ( icmp ) |   2|   2|   -|      -|  0|   2|
    | 11|        exitcond5_fu_665_p2 ( icmp ) |   2|   2|   -|      -|  0|   2|
    | 12|         exitcond_fu_570_p2 ( icmp ) |   7|   6|   -|      -|  0|   7|
    | 13|                 i_1_fu_491_p2 ( + ) |  12|   1|   -|      -|  0|  12|
    | 14|                 i_3_fu_874_p2 ( + ) |  12|   1|   -|      -|  0|  12|
    | 15|                 i_5_fu_596_p2 ( + ) |   2|   1|   -|      -|  0|   2|
    | 16|               index_fu_561_p2 ( + ) |  14|  14|   -|      -|  0|  14|
    | 17|        indvar_next9_fu_543_p2 ( + ) |   7|   1|   -|      -|  0|   7|
    | 18|         indvar_next_fu_576_p2 ( + ) |   7|   1|   -|      -|  0|   7|
    | 19|                 j_1_fu_671_p2 ( + ) |   2|   1|   -|      -|  0|   2|
    | 20|              neg7_i_fu_629_p2 ( - ) |   1|  32|   -|      -|  0|  32|
    | 21|               neg_i_fu_607_p2 ( - ) |   1|  32|   -|      -|  0|  32|
    | 22|           next_mul1_fu_549_p2 ( + ) |  14|   7|   -|      -|  0|  14|
    | 23|            next_mul_fu_677_p2 ( + ) |   8|   7|   -|      -|  0|   8|
    | 24|                tmp1_fu_555_p2 ( + ) |  14|   7|   -|      -|  0|  14|
    | 25|                tmp2_fu_602_p2 ( + ) |  14|  14|   -|      -|  0|  14|
    | 26|                tmp3_fu_683_p2 ( + ) |   8|   8|   -|      -|  0|   8|
    | 27|              tmp_11_fu_693_p2 ( + ) |  14|  14|   -|      -|  0|  14|
    | 28|              tmp_12_fu_736_p2 ( * ) |   3|   8|   -|      1|  0|   0|
    | 29|              tmp_13_fu_745_p2 ( * ) |   3|   8|   -|      1|  0|   0|
    | 30|            tmp_5_fu_774_p2 ( icmp ) |   8|   6|   -|      -|  0|   8|
    | 31|              tmp_6_fu_788_p2 ( or ) |   1|   1|   -|      -|  0|   2|
    | 32|            tmp_7_fu_779_p2 ( icmp ) |   8|   8|   -|      -|  0|   8|
    | 33|          tmp_8_fu_794_p3 ( Select ) |   1|   8|   8|      -|  0|   8|
    | 34|          x_weight_2_fu_754_p2 ( + ) |  32|  32|   -|      -|  0|  32|
    | 35|          y_weight_2_fu_763_p2 ( + ) |  32|  32|   -|      -|  0|  32|
    +---+-------------------------------------+----+----+----+-------+---+----+
    |  -|                                Total| 311| 391|  72|      2|  0| 442|
    +---+-------------------------------------+----+----+----+-------+---+----+

    * FIFO: 
    N/A

    * Memory: 
    +---+-----------+-------+-----+------+-------------+---------+---+----+
    | ID|       Name|  Words| Bits| Banks| W*Bits*Banks| BRAM_18K| FF| LUT|
    +---+-----------+-------+-----+------+-------------+---------+---+----+
    |  0|      Sob_U|  10000|    8|     1|        80000|        8|  0|   0|
    |  1|        Y_U|  10000|    8|     1|        80000|        8|  0|   0|
    |  2|  coefs_x_U|      9|    3|     1|           27|        1|  -|   -|
    |  3|  coefs_y_U|      9|    3|     1|           27|        1|  -|   -|
    +---+-----------+-------+-----+------+-------------+---------+---+----+
    |  -|      Total|  20018|   22|     4|       160054|       18|  0|   0|
    +---+-----------+-------+-----+------+-------------+---------+---+----+

    * Multiplexer: 
    +---+--------------------+-----+-----+------+----+
    | ID|                Name| Size| Bits| Count| LUT|
    +---+--------------------+-----+-----+------+----+
    |  0|        Sob_address0|    3|   14|    42|  14|
    |  1|        Sob_address1|    2|   14|    28|  14|
    |  2|          Y_address0|    3|   14|    42|  14|
    |  3|          Y_address1|    2|   14|    28|  14|
    |  4|                Y_d0|    2|    8|    16|   8|
    |  5|                Y_d1|    2|    8|    16|   8|
    |  6|           ap_NS_fsm|   18|    5|    90|  25|
    |  7|         i_2_reg_407|    2|   12|    24|  12|
    |  8|         i_4_reg_349|    2|    2|     4|   2|
    |  9|           i_reg_281|    2|   12|    24|  12|
    | 10|     indvar8_reg_292|    2|    7|    14|   7|
    | 11|      indvar_reg_303|    2|    7|    14|   7|
    | 12|           j_reg_385|    2|    2|     4|   2|
    | 13|    phi_mul1_reg_314|    2|   14|    28|  14|
    | 14|     phi_mul_reg_396|    2|    8|    16|   8|
    | 15|  x_weight_1_reg_361|    2|   32|    64|  32|
    | 16|    x_weight_reg_325|    2|   32|    64|  32|
    | 17|  y_weight_1_reg_373|    2|   32|    64|  32|
    | 18|    y_weight_reg_337|    2|   32|    64|  32|
    +---+--------------------+-----+-----+------+----+
    |  -|               Total|   56|  269|   646| 289|
    +---+--------------------+-----+-----+------+----+

    * Register: 
    +---+---------------------------+-----+-------+----+
    | ID|                       Name| Bits| Consts|  FF|
    +---+---------------------------+-----+-------+----+
    |  0|        Sob_addr_1_reg_1062|   14|      0|  14|
    |  1|        Sob_addr_2_reg_1067|   14|      0|  14|
    |  2|        Sob_load_1_reg_1095|    8|      0|   8|
    |  3|          Sob_load_reg_1090|    8|      0|   8|
    |  4|           Y_addr_1_reg_905|   14|      0|  14|
    |  5|           Y_addr_2_reg_910|   14|      0|  14|
    |  6|            Y_load_reg_1022|    8|      0|   8|
    |  7|                  ap_CS_fsm|    5|      0|   5|
    |  8|      coefs_x_load_reg_1027|    3|      0|   3|
    |  9|      coefs_y_load_reg_1032|    3|      0|   3|
    | 10|                i_1_reg_918|   12|      0|  12|
    | 11|                i_2_reg_407|   12|      0|  12|
    | 12|               i_3_reg_1085|   12|      0|  12|
    | 13|      i_4_cast_cast_reg_969|    4|      2|   2|
    | 14|                i_4_reg_349|    2|      0|   2|
    | 15|                i_5_reg_977|    2|      0|   2|
    | 16|                  i_reg_281|   12|      0|  12|
    | 17|  index_assign_cast_reg_956|   32|     18|  14|
    | 18|              index_reg_951|   14|      0|  14|
    | 19|       indvar8_cast_reg_933|   14|      7|   7|
    | 20|            indvar8_reg_292|    7|      0|   7|
    | 21|       indvar_next9_reg_941|    7|      0|   7|
    | 22|        indvar_next_reg_964|    7|      0|   7|
    | 23|             indvar_reg_303|    7|      0|   7|
    | 24|                j_1_reg_997|    2|      0|   2|
    | 25|                  j_reg_385|    2|      0|   2|
    | 26|          next_mul1_reg_946|   14|      0|  14|
    | 27|          next_mul_reg_1002|    8|      0|   8|
    | 28|         p_Result_2_reg_923|    8|      0|   8|
    | 29|         p_Result_3_reg_928|    8|      0|   8|
    | 30|           phi_mul1_reg_314|   14|      0|  14|
    | 31|            phi_mul_reg_396|    8|      0|   8|
    | 32|               tmp2_reg_982|   14|      0|  14|
    | 33|            tmp_12_reg_1037|   13|      0|  13|
    | 34|            tmp_13_reg_1042|   13|      0|  13|
    | 35|             tmp_8_reg_1057|    8|      0|   8|
    | 36|              tmp_s_reg_987|    8|      0|   8|
    | 37|         x_weight_1_reg_361|   32|      0|  32|
    | 38|           x_weight_reg_325|   32|      0|  32|
    | 39|         y_weight_1_reg_373|   32|      0|  32|
    | 40|           y_weight_reg_337|   32|      0|  32|
    +---+---------------------------+-----+-------+----+
    |  -|                      Total|  483|     27| 456|
    +---+---------------------------+-----+-------+----+

    * ShiftMemory: 
    N/A

* Hierarchical Multiplexer Count: 
+---+--------------+-----+-----+------+
| ID|          Name| Size| Bits| Count|
+---+--------------+-----+-----+------+
|  0|  (This level)|   56|  269|   646|
+---+--------------+-----+-----+------+
|  -|         Total|   56|  269|   646|
+---+--------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+------+
| ID|         Name| Power|
+---+-------------+------+
|  0|    Component|     -|
|  1|   Expression|    44|
|  2|         FIFO|     -|
|  3|       Memory|     1|
|  4|  Multiplexer|    28|
|  5|     Register|    45|
|  6|  ShiftMemory|     -|
+---+-------------+------+
|  -|        Total|   118|
+---+-------------+------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|   456|
+---+--------------+------+
|  -|         Total|   456|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
+---+-------------------+---------------+--------------+------+------------+----------+-----+-----+
| ID|          RTL Ports|         Object|          Type| Scope| IO Protocol| IO Config|  Dir| Bits|
+---+-------------------+---------------+--------------+------+------------+----------+-----+-----+
|  0|             ap_clk|  Sobel::thread|  return value|     -|           -|         -|   in|    1|
|  1|             ap_rst|              -|             -|     -|           -|         -|   in|    1|
|  2|     fifo_in_0_dout|      fifo_in_0|       pointer|     -|     ap_fifo|         -|   in|   32|
|  3|  fifo_in_0_empty_n|              -|             -|     -|           -|         -|   in|    1|
|  4|     fifo_in_0_read|              -|             -|     -|           -|         -|  out|    1|
|  5|     fifo_out_0_din|     fifo_out_0|       pointer|     -|     ap_fifo|         -|  out|   32|
|  6|  fifo_out_0_full_n|              -|             -|     -|           -|         -|   in|    1|
|  7|   fifo_out_0_write|              -|             -|     -|           -|         -|  out|    1|
+---+-------------------+---------------+--------------+------+------------+----------+-----+-----+

