#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 25 15:40:03 2020
# Process ID: 572908
# Current directory: /home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1414.828 ; gain = 56.027 ; free physical = 2007 ; free virtual = 13076
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 573084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1443.816 ; gain = 28.988 ; free physical = 1841 ; free virtual = 12913
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/synth/design_1.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/synth_1/.Xil/Vivado-572908-alex-pc/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (1#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/synth_1/.Xil/Vivado-572908-alex-pc/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_spi_master_0_0' [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/synth_1/.Xil/Vivado-572908-alex-pc/realtime/design_1_spi_master_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_spi_master_0_0' (2#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/synth_1/.Xil/Vivado-572908-alex-pc/realtime/design_1_spi_master_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (3#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (4#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_1' [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (4#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_1' (5#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/synth_1/.Xil/Vivado-572908-alex-pc/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (6#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/synth_1/.Xil/Vivado-572908-alex-pc/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 83 connections, but only 26 given [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/synth/design_1.v:75]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'spi_master_0'. This will prevent further optimization [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/synth/design_1.v:54]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/synth/design_1.v:40]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (7#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (8#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1489.566 ; gain = 74.738 ; free physical = 1844 ; free virtual = 12915
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1489.566 ; gain = 74.738 ; free physical = 1884 ; free virtual = 12956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1489.566 ; gain = 74.738 ; free physical = 1884 ; free virtual = 12956
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/ip/design_1_spi_master_0_0/design_1_spi_master_0_0/design_1_spi_master_0_0_in_context.xdc] for cell 'design_1_i/spi_master_0'
Finished Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/ip/design_1_spi_master_0_0/design_1_spi_master_0_0/design_1_spi_master_0_0_in_context.xdc] for cell 'design_1_i/spi_master_0'
Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc]
WARNING: [Vivado 12-584] No ports matched 'BT_AUD_CLK'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'BT_AUD_FSYNC'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'BT_AUD_IN'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'BT_AUD_OUT'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'BT_HCI_CTS'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'BT_HCI_RTS'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'CSI0_C_N'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'CSI0_C_P'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D0_N'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D0_P'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D1_N'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D1_P'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D2_N'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D2_P'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D3_N'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D3_P'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'CSI1_C_N'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'CSI1_C_P'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'CSI1_D0_N'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'CSI1_D0_P'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'CSI1_D1_N'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'CSI1_D1_P'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'DSI_CLK_N'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'DSI_CLK_P'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'DSI_D0_N'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'DSI_D0_P'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'DSI_D1_N'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'DSI_D1_P'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'DSI_D2_N'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'DSI_D2_P'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'DSI_D3_N'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'DSI_D3_P'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'HSIC_DATA'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'HSIC_STR'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'CSI0_MCLK'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'CSI1_MCLK'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'FAN_PWM'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_0'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_1'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_2'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_3'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_4'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_6'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_7'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_8'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_10'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_12'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_13'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_14'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_15'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:121]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 26]]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:137]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 65]]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:140]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 66]]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc:143]
Finished Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/constrs_1/new/ultra96v1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2326.086 ; gain = 0.000 ; free physical = 1239 ; free virtual = 12309
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2326.086 ; gain = 0.000 ; free physical = 1240 ; free virtual = 12310
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2326.086 ; gain = 0.000 ; free physical = 1236 ; free virtual = 12307
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2326.086 ; gain = 0.000 ; free physical = 1235 ; free virtual = 12305
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2326.086 ; gain = 911.258 ; free physical = 1318 ; free virtual = 12389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2326.086 ; gain = 911.258 ; free physical = 1318 ; free virtual = 12389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/spi_master_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2326.086 ; gain = 911.258 ; free physical = 1313 ; free virtual = 12383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2326.086 ; gain = 911.258 ; free physical = 1312 ; free virtual = 12383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2326.086 ; gain = 911.258 ; free physical = 1304 ; free virtual = 12375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:01 . Memory (MB): peak = 2584.938 ; gain = 1170.109 ; free physical = 810 ; free virtual = 11882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:01 . Memory (MB): peak = 2584.938 ; gain = 1170.109 ; free physical = 810 ; free virtual = 11882
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 2594.953 ; gain = 1180.125 ; free physical = 804 ; free virtual = 11877
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 2594.953 ; gain = 1180.125 ; free physical = 832 ; free virtual = 11903
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 2594.953 ; gain = 1180.125 ; free physical = 832 ; free virtual = 11903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 2594.953 ; gain = 1180.125 ; free physical = 832 ; free virtual = 11903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 2594.953 ; gain = 1180.125 ; free physical = 832 ; free virtual = 11903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 2594.953 ; gain = 1180.125 ; free physical = 832 ; free virtual = 11903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 2594.953 ; gain = 1180.125 ; free physical = 832 ; free virtual = 11903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_ila_0_0             |         1|
|2     |design_1_spi_master_0_0      |         1|
|3     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_ila_0_0             |     1|
|2     |design_1_spi_master_0_0      |     1|
|3     |design_1_zynq_ultra_ps_e_0_0 |     1|
|4     |IBUF                         |     1|
|5     |OBUF                         |     2|
+------+-----------------------------+------+

Report Instance Areas: 
+------+-----------------+------------------------+------+
|      |Instance         |Module                  |Cells |
+------+-----------------+------------------------+------+
|1     |top              |                        |   762|
|2     |  design_1_i     |design_1                |   759|
|3     |    xlconstant_0 |design_1_xlconstant_0_0 |     0|
|4     |    xlconstant_1 |design_1_xlconstant_0_1 |     0|
+------+-----------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 2594.953 ; gain = 1180.125 ; free physical = 832 ; free virtual = 11903
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 2594.953 ; gain = 343.605 ; free physical = 870 ; free virtual = 11942
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 2594.961 ; gain = 1180.125 ; free physical = 870 ; free virtual = 11942
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2614.953 ; gain = 0.000 ; free physical = 810 ; free virtual = 11883
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:03 . Memory (MB): peak = 2614.953 ; gain = 1200.125 ; free physical = 856 ; free virtual = 11928
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2614.953 ; gain = 0.000 ; free physical = 856 ; free virtual = 11928
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 25 15:41:21 2020...
