Address,RegName,BitName,Access,HW,MSB,LSB,Reset,Description
4'h0,CTRL,,,,,,,ADC control register
,,EN,rw,cfg,0,0,1'b0,SPI enable
4'h4,CFG,,,,,,,SPI configuration register
,,CPHA,rw,cfg,0,0,1'b0,"Clock phase
  0: The first clock transition is the first data capture edge
  1: The second clock transition is the first data capture edge"
,,CPOL,rw,cfg,1,1,1'b0,"Clock polarity
  0: CK to 0 when idle
  1: CK to 1 when idle"
,,MSTR,rw,cfg,2,2,1'b1,"Master selection
  0: Slave configuration
  1: Master configuration"
,,LSBFIRST,rw,cfg,3,3,1'b0,"Frame format
  0: MSB transmitted first
  1: LSB transmitted first"
,,DFF,rw,cfg,5,4,2'b00,"Data frame format
  00: 8bit
  01: 16bit
  10: 24bit
  11: 32bit"
,,SSCTRL,rw,cfg,8,8,1'b0,"Slave select control
  0: Automatically done by HW
  1: Done by SW"
,,SSPOL,rw,cfg,9,9,1'b0,"Slave select polarity
  0: Active low
  1: Active high"
,,OECTRL,rw,cfg,11,10,2'b00,"Output enable control
  00: Automatically done by HW
  01: Disabled
  10: Fixed off
  11: Fixed on"
4'h8,CLKCFG,,,,,,,SPI clock configuration register
,,DIV,rw,cfg,7,0,0,"SPI Clock divider.
Divider ratio is 2*DIV+1"
4'hC,TEST,,,,,,,Test register
,,LPEN,rw,cfg,1,1,1'b0,"Internal loop back enable
  0: Loop back disabled
  1: Loop back enabled"
