{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710088533248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710088533249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 11:35:33 2024 " "Processing started: Sun Mar 10 11:35:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710088533249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088533249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw4p6 -c hw4p6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw4p6 -c hw4p6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088533249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710088533638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710088533638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2seg7-behavorial " "Found design unit 1: bin2seg7-behavorial" {  } { { "bin2seg7.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/bin2seg7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710088540461 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2seg7 " "Found entity 1: bin2seg7" {  } { { "bin2seg7.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/bin2seg7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710088540461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4p6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw4p6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw4p6-behavoral " "Found design unit 1: hw4p6-behavoral" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710088540463 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw4p6 " "Found entity 1: hw4p6" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710088540463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw4p6 " "Elaborating entity \"hw4p6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710088540513 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 hw4p6.vhd(29) " "VHDL Process Statement warning at hw4p6.vhd(29): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710088540525 "|hw4p6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 hw4p6.vhd(29) " "VHDL Process Statement warning at hw4p6.vhd(29): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710088540525 "|hw4p6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 hw4p6.vhd(29) " "VHDL Process Statement warning at hw4p6.vhd(29): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710088540525 "|hw4p6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 hw4p6.vhd(29) " "VHDL Process Statement warning at hw4p6.vhd(29): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710088540525 "|hw4p6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 hw4p6.vhd(29) " "VHDL Process Statement warning at hw4p6.vhd(29): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710088540525 "|hw4p6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 hw4p6.vhd(29) " "VHDL Process Statement warning at hw4p6.vhd(29): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710088540525 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] hw4p6.vhd(29) " "Inferred latch for \"HEX5\[0\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540526 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] hw4p6.vhd(29) " "Inferred latch for \"HEX5\[1\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540526 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] hw4p6.vhd(29) " "Inferred latch for \"HEX5\[2\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540526 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] hw4p6.vhd(29) " "Inferred latch for \"HEX5\[3\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540526 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] hw4p6.vhd(29) " "Inferred latch for \"HEX5\[4\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540526 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] hw4p6.vhd(29) " "Inferred latch for \"HEX5\[5\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540526 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] hw4p6.vhd(29) " "Inferred latch for \"HEX5\[6\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540526 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[7\] hw4p6.vhd(29) " "Inferred latch for \"HEX5\[7\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540526 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] hw4p6.vhd(29) " "Inferred latch for \"HEX4\[0\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540526 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] hw4p6.vhd(29) " "Inferred latch for \"HEX4\[1\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540526 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] hw4p6.vhd(29) " "Inferred latch for \"HEX4\[2\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540526 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] hw4p6.vhd(29) " "Inferred latch for \"HEX4\[3\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540526 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] hw4p6.vhd(29) " "Inferred latch for \"HEX4\[4\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540526 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] hw4p6.vhd(29) " "Inferred latch for \"HEX4\[5\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540526 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] hw4p6.vhd(29) " "Inferred latch for \"HEX4\[6\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540526 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[7\] hw4p6.vhd(29) " "Inferred latch for \"HEX4\[7\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] hw4p6.vhd(29) " "Inferred latch for \"HEX3\[0\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] hw4p6.vhd(29) " "Inferred latch for \"HEX3\[1\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] hw4p6.vhd(29) " "Inferred latch for \"HEX3\[2\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] hw4p6.vhd(29) " "Inferred latch for \"HEX3\[3\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] hw4p6.vhd(29) " "Inferred latch for \"HEX3\[4\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] hw4p6.vhd(29) " "Inferred latch for \"HEX3\[5\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] hw4p6.vhd(29) " "Inferred latch for \"HEX3\[6\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[7\] hw4p6.vhd(29) " "Inferred latch for \"HEX3\[7\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] hw4p6.vhd(29) " "Inferred latch for \"HEX2\[0\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] hw4p6.vhd(29) " "Inferred latch for \"HEX2\[1\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] hw4p6.vhd(29) " "Inferred latch for \"HEX2\[2\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] hw4p6.vhd(29) " "Inferred latch for \"HEX2\[3\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] hw4p6.vhd(29) " "Inferred latch for \"HEX2\[4\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] hw4p6.vhd(29) " "Inferred latch for \"HEX2\[5\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] hw4p6.vhd(29) " "Inferred latch for \"HEX2\[6\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[7\] hw4p6.vhd(29) " "Inferred latch for \"HEX2\[7\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] hw4p6.vhd(29) " "Inferred latch for \"HEX1\[0\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] hw4p6.vhd(29) " "Inferred latch for \"HEX1\[1\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] hw4p6.vhd(29) " "Inferred latch for \"HEX1\[2\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] hw4p6.vhd(29) " "Inferred latch for \"HEX1\[3\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] hw4p6.vhd(29) " "Inferred latch for \"HEX1\[4\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] hw4p6.vhd(29) " "Inferred latch for \"HEX1\[5\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] hw4p6.vhd(29) " "Inferred latch for \"HEX1\[6\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[7\] hw4p6.vhd(29) " "Inferred latch for \"HEX1\[7\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540527 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] hw4p6.vhd(29) " "Inferred latch for \"HEX0\[0\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540528 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] hw4p6.vhd(29) " "Inferred latch for \"HEX0\[1\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540528 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] hw4p6.vhd(29) " "Inferred latch for \"HEX0\[2\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540528 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] hw4p6.vhd(29) " "Inferred latch for \"HEX0\[3\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540528 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] hw4p6.vhd(29) " "Inferred latch for \"HEX0\[4\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540528 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] hw4p6.vhd(29) " "Inferred latch for \"HEX0\[5\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540528 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] hw4p6.vhd(29) " "Inferred latch for \"HEX0\[6\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540528 "|hw4p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[7\] hw4p6.vhd(29) " "Inferred latch for \"HEX0\[7\]\" at hw4p6.vhd(29)" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088540528 "|hw4p6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2seg7 bin2seg7:DUT0 " "Elaborating entity \"bin2seg7\" for hierarchy \"bin2seg7:DUT0\"" {  } { { "hw4p6.vhd" "DUT0" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710088540549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[0\]\$latch " "Latch HEX1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[1\]\$latch " "Latch HEX1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[2\]\$latch " "Latch HEX1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[3\]\$latch " "Latch HEX1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[4\]\$latch " "Latch HEX1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[5\]\$latch " "Latch HEX1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[6\]\$latch " "Latch HEX1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[7\]\$latch " "Latch HEX1\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[0\]\$latch " "Latch HEX2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[6\] " "Ports D and ENA on the latch are fed by the same signal Switch\[6\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[1\]\$latch " "Latch HEX2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[6\] " "Ports D and ENA on the latch are fed by the same signal Switch\[6\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[2\]\$latch " "Latch HEX2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[6\] " "Ports D and ENA on the latch are fed by the same signal Switch\[6\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[3\]\$latch " "Latch HEX2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[6\] " "Ports D and ENA on the latch are fed by the same signal Switch\[6\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[4\]\$latch " "Latch HEX2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[6\] " "Ports D and ENA on the latch are fed by the same signal Switch\[6\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[5\]\$latch " "Latch HEX2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[6\] " "Ports D and ENA on the latch are fed by the same signal Switch\[6\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[6\]\$latch " "Latch HEX2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[6\] " "Ports D and ENA on the latch are fed by the same signal Switch\[6\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[7\]\$latch " "Latch HEX2\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[6\] " "Ports D and ENA on the latch are fed by the same signal Switch\[6\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[0\]\$latch " "Latch HEX3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[6\] " "Ports D and ENA on the latch are fed by the same signal Switch\[6\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[1\]\$latch " "Latch HEX3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[6\] " "Ports D and ENA on the latch are fed by the same signal Switch\[6\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540952 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[2\]\$latch " "Latch HEX3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[6\] " "Ports D and ENA on the latch are fed by the same signal Switch\[6\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[3\]\$latch " "Latch HEX3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[6\] " "Ports D and ENA on the latch are fed by the same signal Switch\[6\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[4\]\$latch " "Latch HEX3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[6\] " "Ports D and ENA on the latch are fed by the same signal Switch\[6\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[5\]\$latch " "Latch HEX3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[6\] " "Ports D and ENA on the latch are fed by the same signal Switch\[6\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[6\]\$latch " "Latch HEX3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[6\] " "Ports D and ENA on the latch are fed by the same signal Switch\[6\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[7\]\$latch " "Latch HEX3\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[6\] " "Ports D and ENA on the latch are fed by the same signal Switch\[6\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[0\]\$latch " "Latch HEX4\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[1\]\$latch " "Latch HEX4\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[2\]\$latch " "Latch HEX4\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[3\]\$latch " "Latch HEX4\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[4\]\$latch " "Latch HEX4\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[5\]\$latch " "Latch HEX4\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[6\]\$latch " "Latch HEX4\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[7\]\$latch " "Latch HEX4\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[0\]\$latch " "Latch HEX5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[1\]\$latch " "Latch HEX5\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[2\]\$latch " "Latch HEX5\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[3\]\$latch " "Latch HEX5\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[4\]\$latch " "Latch HEX5\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540953 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[5\]\$latch " "Latch HEX5\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540954 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[6\]\$latch " "Latch HEX5\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540954 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[7\]\$latch " "Latch HEX5\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Switch\[7\] " "Ports D and ENA on the latch are fed by the same signal Switch\[7\]" {  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710088540954 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710088540954 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710088541016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710088541661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710088541661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710088541821 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710088541821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710088541821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710088541821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710088541835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 11:35:41 2024 " "Processing ended: Sun Mar 10 11:35:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710088541835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710088541835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710088541835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710088541835 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1710088543475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710088543476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 11:35:42 2024 " "Processing started: Sun Mar 10 11:35:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710088543476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710088543476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hw4p6 -c hw4p6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hw4p6 -c hw4p6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710088543476 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710088544745 ""}
{ "Info" "0" "" "Project  = hw4p6" {  } {  } 0 0 "Project  = hw4p6" 0 0 "Fitter" 0 0 1710088544746 ""}
{ "Info" "0" "" "Revision = hw4p6" {  } {  } 0 0 "Revision = hw4p6" 0 0 "Fitter" 0 0 1710088544746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1710088544827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1710088544827 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hw4p6 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"hw4p6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710088544834 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710088544858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710088544858 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710088545200 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710088545214 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710088545638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710088545638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710088545638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710088545638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710088545638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710088545638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710088545638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710088545638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710088545638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710088545638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710088545638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710088545638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710088545638 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710088545638 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710088545652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710088545652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710088545652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710088545652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710088545652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710088545652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710088545652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710088545652 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710088545652 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710088545653 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710088545653 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710088545653 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710088545653 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710088545656 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "The Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1710088546350 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hw4p6.sdc " "Synopsys Design Constraints File file not found: 'hw4p6.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1710088546351 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1710088546351 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: datab  to: combout " "Cell: Mux17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088546352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: datac  to: combout " "Cell: Mux17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088546352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux26~0  from: datac  to: combout " "Cell: Mux26~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088546352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux26~0  from: datad  to: combout " "Cell: Mux26~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088546352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux35~0  from: datac  to: combout " "Cell: Mux35~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088546352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux44~0  from: datad  to: combout " "Cell: Mux44~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088546352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux53~0  from: datab  to: combout " "Cell: Mux53~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088546352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux53~0  from: datac  to: combout " "Cell: Mux53~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088546352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux8~0  from: datab  to: combout " "Cell: Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088546352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux8~0  from: datac  to: combout " "Cell: Mux8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088546352 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1710088546352 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1710088546353 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1710088546353 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1710088546357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux17~0  " "Automatically promoted node Mux17~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710088546373 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710088546373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux26~0  " "Automatically promoted node Mux26~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710088546373 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710088546373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux35~0  " "Automatically promoted node Mux35~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710088546373 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710088546373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux44~0  " "Automatically promoted node Mux44~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710088546373 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710088546373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux53~0  " "Automatically promoted node Mux53~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710088546373 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710088546373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux8~0  " "Automatically promoted node Mux8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710088546373 ""}  } { { "hw4p6.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/hw4p6.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710088546373 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710088546720 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710088546721 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710088546721 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710088546721 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710088546721 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710088546722 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710088546722 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710088546722 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710088546722 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1710088546722 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710088546722 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710088546818 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1710088546832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710088547814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710088547888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710088547915 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710088548271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710088548271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710088548663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1710088549624 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710088549624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1710088549879 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1710088549879 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710088549879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710088549883 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1710088550038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710088550051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710088550313 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710088550313 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710088550686 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710088551397 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/output_files/hw4p6.fit.smsg " "Generated suppressed messages file C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_6/output_files/hw4p6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710088551700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5640 " "Peak virtual memory: 5640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710088552067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 11:35:52 2024 " "Processing ended: Sun Mar 10 11:35:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710088552067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710088552067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710088552067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710088552067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1710088553305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710088553305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 11:35:53 2024 " "Processing started: Sun Mar 10 11:35:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710088553305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1710088553305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hw4p6 -c hw4p6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hw4p6 -c hw4p6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1710088553305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1710088553512 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1710088554864 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1710088554977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710088555763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 11:35:55 2024 " "Processing ended: Sun Mar 10 11:35:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710088555763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710088555763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710088555763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1710088555763 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1710088556487 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1710088557067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710088557067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 11:35:56 2024 " "Processing started: Sun Mar 10 11:35:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710088557067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1710088557067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hw4p6 -c hw4p6 " "Command: quartus_sta hw4p6 -c hw4p6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1710088557068 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1710088557156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1710088557263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1710088557263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710088557288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710088557288 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "The Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1710088557449 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hw4p6.sdc " "Synopsys Design Constraints File file not found: 'hw4p6.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1710088557460 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1710088557460 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Switch\[5\] Switch\[5\] " "create_clock -period 1.000 -name Switch\[5\] Switch\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710088557460 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Switch\[6\] Switch\[6\] " "create_clock -period 1.000 -name Switch\[6\] Switch\[6\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710088557460 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710088557460 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: datac  to: combout " "Cell: Mux17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: datad  to: combout " "Cell: Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux26~0  from: datac  to: combout " "Cell: Mux26~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux26~0  from: datad  to: combout " "Cell: Mux26~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux35~0  from: datad  to: combout " "Cell: Mux35~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux44~0  from: datad  to: combout " "Cell: Mux44~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux53~0  from: datac  to: combout " "Cell: Mux53~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux53~0  from: datad  to: combout " "Cell: Mux53~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux8~0  from: datac  to: combout " "Cell: Mux8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux8~0  from: datad  to: combout " "Cell: Mux8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557461 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1710088557461 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1710088557462 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710088557462 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1710088557463 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1710088557478 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1710088557482 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710088557483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.396 " "Worst-case setup slack is -2.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.396             -35.236 Switch\[5\]  " "   -2.396             -35.236 Switch\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.375             -45.455 Switch\[6\]  " "   -2.375             -45.455 Switch\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710088557485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.526 " "Worst-case hold slack is 0.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 Switch\[6\]  " "    0.526               0.000 Switch\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.941               0.000 Switch\[5\]  " "    0.941               0.000 Switch\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710088557488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710088557491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710088557494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Switch\[5\]  " "   -3.000              -3.000 Switch\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Switch\[6\]  " "   -3.000              -3.000 Switch\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710088557496 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1710088557509 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1710088557531 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1710088557920 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: datac  to: combout " "Cell: Mux17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: datad  to: combout " "Cell: Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux26~0  from: datac  to: combout " "Cell: Mux26~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux26~0  from: datad  to: combout " "Cell: Mux26~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux35~0  from: datad  to: combout " "Cell: Mux35~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux44~0  from: datad  to: combout " "Cell: Mux44~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux53~0  from: datac  to: combout " "Cell: Mux53~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux53~0  from: datad  to: combout " "Cell: Mux53~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux8~0  from: datac  to: combout " "Cell: Mux8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux8~0  from: datad  to: combout " "Cell: Mux8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088557969 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1710088557969 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710088557969 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710088557976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.157 " "Worst-case setup slack is -2.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.157             -32.463 Switch\[5\]  " "   -2.157             -32.463 Switch\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.102             -41.204 Switch\[6\]  " "   -2.102             -41.204 Switch\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710088557978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.470 " "Worst-case hold slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 Switch\[6\]  " "    0.470               0.000 Switch\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 Switch\[5\]  " "    0.857               0.000 Switch\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710088557981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710088557985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710088557988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Switch\[5\]  " "   -3.000              -3.000 Switch\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Switch\[6\]  " "   -3.000              -3.000 Switch\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088557990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710088557990 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1710088557999 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: datac  to: combout " "Cell: Mux17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088558116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: datad  to: combout " "Cell: Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088558116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux26~0  from: datac  to: combout " "Cell: Mux26~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088558116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux26~0  from: datad  to: combout " "Cell: Mux26~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088558116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux35~0  from: datad  to: combout " "Cell: Mux35~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088558116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux44~0  from: datad  to: combout " "Cell: Mux44~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088558116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux53~0  from: datac  to: combout " "Cell: Mux53~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088558116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux53~0  from: datad  to: combout " "Cell: Mux53~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088558116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux8~0  from: datac  to: combout " "Cell: Mux8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088558116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux8~0  from: datad  to: combout " "Cell: Mux8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1710088558116 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1710088558116 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710088558117 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710088558118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.090 " "Worst-case setup slack is -1.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088558120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088558120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.090             -10.057 Switch\[5\]  " "   -1.090             -10.057 Switch\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088558120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.023             -14.182 Switch\[6\]  " "   -1.023             -14.182 Switch\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088558120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710088558120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.257 " "Worst-case hold slack is 0.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088558123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088558123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 Switch\[6\]  " "    0.257               0.000 Switch\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088558123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 Switch\[5\]  " "    0.420               0.000 Switch\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088558123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710088558123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710088558126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710088558129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088558131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088558131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Switch\[5\]  " "   -3.000              -3.000 Switch\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088558131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Switch\[6\]  " "   -3.000              -3.000 Switch\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710088558131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710088558131 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710088558763 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710088558764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710088558815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 11:35:58 2024 " "Processing ended: Sun Mar 10 11:35:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710088558815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710088558815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710088558815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1710088558815 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 99 s " "Quartus Prime Full Compilation was successful. 0 errors, 99 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1710088559501 ""}
