 Timing Path to regB/out_reg[25]/D 
  
 Path Start Point : inputB[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[25]                 Rise  0.2000 0.0000 0.0000 1.01233  0.894119 1.90645           1       100      c             | 
|    regB/inp[25]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_27/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_27/ZN     AND2_X1 Rise  0.2330 0.0330 0.0120 2.52088  1.06234  3.58323           1       100                    | 
|    regB/out_reg[25]/D DFF_X1  Rise  0.2330 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[25]/CK         DFF_X1        Rise  0.2020 0.0070 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2020 0.2020 | 
| library hold check                        |  0.0230 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2330        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0080        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[22]/D 
  
 Path Start Point : inputB[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[22]                 Rise  0.2000 0.0000 0.0000 1.2622   0.894119 2.15631           1       100      c             | 
|    regB/inp[22]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_24/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_24/ZN     AND2_X1 Rise  0.2330 0.0330 0.0120 2.47911  1.06234  3.54146           1       100                    | 
|    regB/out_reg[22]/D DFF_X1  Rise  0.2330 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[22]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0230 0.2240 | 
| data required time                        |  0.2240        | 
|                                           |                | 
| data arrival time                         |  0.2330        | 
| data required time                        | -0.2240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0090        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[19]/D 
  
 Path Start Point : inputB[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[19]                 Rise  0.2000  0.0000 0.0000             1.00556  0.894119 1.89968           1       100      c             | 
|    regB/inp[19]               Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_21/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_21/ZN     AND2_X1 Rise  0.2540  0.0540 0.0320             10.9745  1.06234  12.0368           1       100                    | 
|    regB/out_reg[19]/D DFF_X1  Rise  0.2460 -0.0080 0.0320    -0.0110           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[19]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0280 0.2290 | 
| data required time                        |  0.2290        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.2290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0170        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[21]/D 
  
 Path Start Point : inputB[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[21]                 Rise  0.2000  0.0000 0.0000             1.58253  0.894119 2.47664           1       100      c             | 
|    regB/inp[21]               Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_23/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_23/ZN     AND2_X1 Rise  0.2600  0.0600 0.0400             14.0625  1.06234  15.1248           1       100                    | 
|    regB/out_reg[21]/D DFF_X1  Rise  0.2540 -0.0060 0.0400    -0.0100           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[21]/CK         DFF_X1        Rise  0.1990 0.0040 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0310 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[8]/D 
  
 Path Start Point : inputB[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[8]                 Rise  0.2000  0.0000 0.0000             1.58895  0.894119 2.48307           1       100      c             | 
|    regB/inp[8]               Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_10/A2    AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_10/ZN    AND2_X1 Rise  0.2600  0.0600 0.0390             13.7653  1.06234  14.8277           1       100                    | 
|    regB/out_reg[8]/D DFF_X1  Rise  0.2550 -0.0050 0.0390    -0.0090           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[8]/CK          DFF_X1        Rise  0.1990 0.0040 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0300 0.2290 | 
| data required time                        |  0.2290        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0260        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[17]/D 
  
 Path Start Point : inputB[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[17]                 Rise  0.2000  0.0000 0.0000             0.770643 0.894119 1.66476           1       100      c             | 
|    regB/inp[17]               Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_19/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_19/ZN     AND2_X1 Rise  0.2700  0.0700 0.0500             18.4283  1.06234  19.4906           1       100                    | 
|    regB/out_reg[17]/D DFF_X1  Rise  0.2600 -0.0100 0.0500    -0.0160           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[17]/CK         DFF_X1        Rise  0.1980 0.0030 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1980 0.1980 | 
| library hold check                        |  0.0350 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0270        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[20]/D 
  
 Path Start Point : inputB[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[20]                 Rise  0.2000  0.0000 0.0000             0.889367 0.894119 1.78349           1       100      c             | 
|    regB/inp[20]               Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_22/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_22/ZN     AND2_X1 Rise  0.2640  0.0640 0.0440             15.5645  1.06234  16.6268           1       100                    | 
|    regB/out_reg[20]/D DFF_X1  Rise  0.2600 -0.0040 0.0440    -0.0090           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[20]/CK         DFF_X1        Rise  0.1980 0.0030 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1980 0.1980 | 
| library hold check                        |  0.0320 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[23]/D 
  
 Path Start Point : inputB[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[23]                 Rise  0.2000 0.0000 0.0000             0.865025 0.894119 1.75914           1       100      c             | 
|    regB/inp[23]               Rise  0.2000 0.0000                                                                                       | 
|    regB/i_0_25/A2     AND2_X1 Rise  0.2000 0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_25/ZN     AND2_X1 Rise  0.2600 0.0600 0.0400             14.0208  1.06234  15.0831           1       100                    | 
|    regB/out_reg[23]/D DFF_X1  Rise  0.2600 0.0000 0.0400    -0.0050           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[23]/CK         DFF_X1        Rise  0.1990 0.0040 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0310 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[3]/D 
  
 Path Start Point : inputB[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[3]                       Rise  0.2000 0.0000 0.0000 5.37064  0.894119 6.26475           1       100      c             | 
|    regB/inp[3]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_5/A2         AND2_X1   Rise  0.2010 0.0010 0.0000          0.97463                                                   | 
|    regB/i_0_5/ZN         AND2_X1   Rise  0.2260 0.0250 0.0070 0.143127 0.699202 0.842329          1       100                    | 
|    regB/CLOCK_slh__c28/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c28/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0080 0.417543 1.06234  1.47989           1       100                    | 
|    regB/out_reg[3]/D     DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[3]/CK          DFF_X1        Rise  0.2020 0.0070 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2020 0.2020 | 
| library hold check                        |  0.0200 0.2220 | 
| data required time                        |  0.2220        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[7]/D 
  
 Path Start Point : inputB[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[7]                       Rise  0.2000 0.0000 0.0000 6.14656    0.894119 7.04068           1       100      c             | 
|    regB/inp[7]                     Rise  0.2000 0.0000                                                                             | 
|    regB/i_0_9/A2         AND2_X1   Rise  0.2010 0.0010 0.0000            0.97463                                                   | 
|    regB/i_0_9/ZN         AND2_X1   Rise  0.2260 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    regB/CLOCK_slh__c40/A CLKBUF_X1 Rise  0.2260 0.0000 0.0060            0.77983                                                   | 
|    regB/CLOCK_slh__c40/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0070 0.308219   1.06234  1.37056           1       100                    | 
|    regB/out_reg[7]/D     DFF_X1    Rise  0.2530 0.0000 0.0070            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[7]/CK          DFF_X1        Rise  0.2020 0.0070 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2020 0.2020 | 
| library hold check                        |  0.0200 0.2220 | 
| data required time                        |  0.2220        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[9]/D 
  
 Path Start Point : inputB[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[9]                       Rise  0.2000 0.0000 0.0000 6.57278    0.894119 7.4669            1       100      c             | 
|    regB/inp[9]                     Rise  0.2000 0.0000                                                                             | 
|    regB/i_0_11/A2        AND2_X1   Rise  0.2010 0.0010 0.0000            0.97463                                                   | 
|    regB/i_0_11/ZN        AND2_X1   Rise  0.2260 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    regB/CLOCK_slh__c34/A CLKBUF_X1 Rise  0.2260 0.0000 0.0060            0.77983                                                   | 
|    regB/CLOCK_slh__c34/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0080 0.488609   1.06234  1.55095           1       100                    | 
|    regB/out_reg[9]/D     DFF_X1    Rise  0.2530 0.0000 0.0080            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[9]/CK          DFF_X1        Rise  0.2020 0.0070 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2020 0.2020 | 
| library hold check                        |  0.0200 0.2220 | 
| data required time                        |  0.2220        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[30]/D 
  
 Path Start Point : inputB[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[30]                      Rise  0.2000 0.0000 0.0000 6.55818  0.894119 7.4523            1       100      c             | 
|    regB/inp[30]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_32/A2        AND2_X1   Rise  0.2010 0.0010 0.0000          0.97463                                                   | 
|    regB/i_0_32/ZN        AND2_X1   Rise  0.2260 0.0250 0.0070 0.145733 0.699202 0.844935          1       100                    | 
|    regB/CLOCK_slh__c36/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c36/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0070 0.320571 1.06234  1.38291           1       100                    | 
|    regB/out_reg[30]/D    DFF_X1    Rise  0.2530 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[30]/CK         DFF_X1        Rise  0.2020 0.0070 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2020 0.2020 | 
| library hold check                        |  0.0200 0.2220 | 
| data required time                        |  0.2220        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[4]/D 
  
 Path Start Point : inputB[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[4]                       Rise  0.2000 0.0000 0.0000 5.4821     0.894119 6.37622           1       100      c             | 
|    regB/inp[4]                     Rise  0.2000 0.0000                                                                             | 
|    regB/i_0_6/A2         AND2_X1   Rise  0.2010 0.0010 0.0000            0.97463                                                   | 
|    regB/i_0_6/ZN         AND2_X1   Rise  0.2260 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    regB/CLOCK_slh__c30/A CLKBUF_X1 Rise  0.2260 0.0000 0.0060            0.77983                                                   | 
|    regB/CLOCK_slh__c30/Z CLKBUF_X1 Rise  0.2540 0.0280 0.0080 0.813188   1.06234  1.87553           1       100                    | 
|    regB/out_reg[4]/D     DFF_X1    Rise  0.2540 0.0000 0.0080            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[4]/CK          DFF_X1        Rise  0.2020 0.0070 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2020 0.2020 | 
| library hold check                        |  0.0210 0.2230 | 
| data required time                        |  0.2230        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[10]/D 
  
 Path Start Point : inputB[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[10]                      Rise  0.2000 0.0000 0.0000 6.50513    0.894119 7.39925           1       100      c             | 
|    regB/inp[10]                    Rise  0.2000 0.0000                                                                             | 
|    regB/i_0_12/A2        AND2_X1   Rise  0.2010 0.0010 0.0000            0.97463                                                   | 
|    regB/i_0_12/ZN        AND2_X1   Rise  0.2260 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    regB/CLOCK_slh__c42/A CLKBUF_X1 Rise  0.2260 0.0000 0.0060            0.77983                                                   | 
|    regB/CLOCK_slh__c42/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0070 0.357915   1.06234  1.42026           1       100                    | 
|    regB/out_reg[10]/D    DFF_X1    Rise  0.2530 0.0000 0.0070            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[10]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0200 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[6]/D 
  
 Path Start Point : inputB[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[6]                       Rise  0.2000 0.0000 0.0000 5.06179  0.894119 5.95591           1       100      c             | 
|    regB/inp[6]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_8/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_8/ZN         AND2_X1   Rise  0.2260 0.0260 0.0070 0.316873 0.699202 1.01608           1       100                    | 
|    regB/CLOCK_slh__c32/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c32/Z CLKBUF_X1 Rise  0.2550 0.0290 0.0090 0.88991  1.06234  1.95225           1       100                    | 
|    regB/out_reg[6]/D     DFF_X1    Rise  0.2550 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[6]/CK          DFF_X1        Rise  0.2020 0.0070 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2020 0.2020 | 
| library hold check                        |  0.0210 0.2230 | 
| data required time                        |  0.2230        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[27]/D 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                      Rise  0.2000 0.0000 0.0000 0.847185 0.894119 1.7413            1       100      c             | 
|    regB/inp[27]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_29/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_29/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.398963 0.699202 1.09817           1       100                    | 
|    regB/CLOCK_slh__c26/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c26/Z CLKBUF_X1 Rise  0.2570 0.0310 0.0100 1.61373  1.06234  2.67608           1       100                    | 
|    regB/out_reg[27]/D    DFF_X1    Rise  0.2570 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[27]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0210 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[12]/D 
  
 Path Start Point : inputB[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[12]                      Rise  0.2000 0.0000 0.0000 5.90229  0.894119 6.79641           1       100      c             | 
|    regB/inp[12]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_14/A2        AND2_X1   Rise  0.2010 0.0010 0.0000          0.97463                                                   | 
|    regB/i_0_14/ZN        AND2_X1   Rise  0.2260 0.0250 0.0070 0.141121 0.699202 0.840323          1       100                    | 
|    regB/CLOCK_slh__c46/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c46/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0080 0.403316 1.06234  1.46566           1       100                    | 
|    regB/out_reg[12]/D    DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[12]/CK         DFF_X1        Rise  0.2000 0.0050 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0200 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[13]/D 
  
 Path Start Point : inputB[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[13]                      Rise  0.2000 0.0000 0.0000 5.37593    0.894119 6.27005           1       100      c             | 
|    regB/inp[13]                    Rise  0.2000 0.0000                                                                             | 
|    regB/i_0_15/A2        AND2_X1   Rise  0.2010 0.0010 0.0000            0.97463                                                   | 
|    regB/i_0_15/ZN        AND2_X1   Rise  0.2260 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    regB/CLOCK_slh__c52/A CLKBUF_X1 Rise  0.2260 0.0000 0.0060            0.77983                                                   | 
|    regB/CLOCK_slh__c52/Z CLKBUF_X1 Rise  0.2550 0.0290 0.0090 0.910166   1.06234  1.97251           1       100                    | 
|    regB/out_reg[13]/D    DFF_X1    Rise  0.2550 0.0000 0.0090            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[13]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0210 0.2220 | 
| data required time                        |  0.2220        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[24]/D 
  
 Path Start Point : inputB[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[24]                 Rise  0.2000 0.0000 0.0000             0.783944 0.894119 1.67806           1       100      c             | 
|    regB/inp[24]               Rise  0.2000 0.0000                                                                                       | 
|    regB/i_0_26/A2     AND2_X1 Rise  0.2000 0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_26/ZN     AND2_X1 Rise  0.2610 0.0610 0.0400             14.3109  1.06234  15.3733           1       100                    | 
|    regB/out_reg[24]/D DFF_X1  Rise  0.2630 0.0020 0.0400    -0.0020           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[24]/CK         DFF_X1        Rise  0.1990 0.0040 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0310 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2630        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[14]/D 
  
 Path Start Point : inputB[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[14]                      Rise  0.2000 0.0000 0.0000 7.31843  0.894119 8.21255           1       100      c             | 
|    regB/inp[14]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_16/A2        AND2_X1   Rise  0.2010 0.0010 0.0000          0.97463                                                   | 
|    regB/i_0_16/ZN        AND2_X1   Rise  0.2270 0.0260 0.0070 0.337529 0.699202 1.03673           1       100                    | 
|    regB/CLOCK_slh__c56/A CLKBUF_X1 Rise  0.2270 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c56/Z CLKBUF_X1 Rise  0.2550 0.0280 0.0080 0.635855 1.06234  1.6982            1       100                    | 
|    regB/out_reg[14]/D    DFF_X1    Rise  0.2550 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[14]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0200 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[11]/D 
  
 Path Start Point : inputB[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[11]                      Rise  0.2000 0.0000 0.0000 6.16292  0.894119 7.05704           1       100      c             | 
|    regB/inp[11]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_13/A2        AND2_X1   Rise  0.2010 0.0010 0.0000          0.97463                                                   | 
|    regB/i_0_13/ZN        AND2_X1   Rise  0.2270 0.0260 0.0070 0.239509 0.699202 0.938711          1       100                    | 
|    regB/CLOCK_slh__c44/A CLKBUF_X1 Rise  0.2270 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c44/Z CLKBUF_X1 Rise  0.2560 0.0290 0.0080 0.852345 1.06234  1.91469           1       100                    | 
|    regB/out_reg[11]/D    DFF_X1    Rise  0.2560 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[11]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0210 0.2220 | 
| data required time                        |  0.2220        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[0]/D 
  
 Path Start Point : inputB[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[0]                       Rise  0.2000 0.0000 0.0000 6.0705   0.894119 6.96462           1       100      c             | 
|    regB/inp[0]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_2/A2         AND2_X1   Rise  0.2010 0.0010 0.0000          0.97463                                                   | 
|    regB/i_0_2/ZN         AND2_X1   Rise  0.2270 0.0260 0.0070 0.234565 0.699202 0.933767          1       100                    | 
|    regB/CLOCK_slh__c38/A CLKBUF_X1 Rise  0.2270 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c38/Z CLKBUF_X1 Rise  0.2570 0.0300 0.0090 1.19123  1.06234  2.25357           1       100                    | 
|    regB/out_reg[0]/D     DFF_X1    Rise  0.2570 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[0]/CK          DFF_X1        Rise  0.2020 0.0070 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2020 0.2020 | 
| library hold check                        |  0.0210 0.2230 | 
| data required time                        |  0.2230        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[2]/D 
  
 Path Start Point : inputB[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[2]                       Rise  0.2000 0.0000 0.0000 1.04927  0.894119 1.94338           1       100      c             | 
|    regB/inp[2]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_4/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_4/ZN         AND2_X1   Rise  0.2260 0.0260 0.0070 0.426922 0.699202 1.12612           1       100                    | 
|    regB/CLOCK_slh__c48/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c48/Z CLKBUF_X1 Rise  0.2600 0.0340 0.0130 2.87889  1.06234  3.94123           1       100                    | 
|    regB/out_reg[2]/D     DFF_X1    Rise  0.2600 0.0000 0.0130          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[2]/CK          DFF_X1        Rise  0.2040 0.0090 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0220 0.2260 | 
| data required time                        |  0.2260        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[5]/D 
  
 Path Start Point : inputB[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]                       Rise  0.2000  0.0000 0.0000             1.70808  0.894119 2.6022            1       100      c             | 
|    regB/inp[5]                     Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_7/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_7/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.32301  0.699202 1.02221           1       100                    | 
|    regB/CLOCK_slh__c50/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    regB/CLOCK_slh__c50/Z CLKBUF_X1 Rise  0.2610  0.0350 0.0130             3.09931  1.06234  4.16166           1       100                    | 
|    regB/out_reg[5]/D     DFF_X1    Rise  0.2600 -0.0010 0.0130    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[5]/CK          DFF_X1        Rise  0.2030 0.0080 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2030 0.2030 | 
| library hold check                        |  0.0220 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0350        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[1]/D 
  
 Path Start Point : inputB[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                       Rise  0.2000 0.0000 0.0000 1.17541  0.894119 2.06953           1       100      c             | 
|    regB/inp[1]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_3/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_3/ZN         AND2_X1   Rise  0.2260 0.0260 0.0070 0.210452 0.699202 0.909654          1       100                    | 
|    regB/CLOCK_slh__c54/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c54/Z CLKBUF_X1 Rise  0.2610 0.0350 0.0130 3.07082  1.06234  4.13317           1       100                    | 
|    regB/out_reg[1]/D     DFF_X1    Rise  0.2610 0.0000 0.0130          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[1]/CK          DFF_X1        Rise  0.2040 0.0090 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0220 0.2260 | 
| data required time                        |  0.2260        | 
|                                           |                | 
| data arrival time                         |  0.2610        | 
| data required time                        | -0.2260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0350        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[15]/D 
  
 Path Start Point : inputB[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[15]                      Rise  0.2000 0.0000 0.0000             17.8356  0.894119 18.7297           1       100      c             | 
|    regB/inp[15]                    Rise  0.2000 0.0000                                                                                       | 
|    regB/i_0_17/A2        AND2_X1   Rise  0.2030 0.0030 0.0000    -0.0010           0.97463                                                   | 
|    regB/i_0_17/ZN        AND2_X1   Rise  0.2280 0.0250 0.0070             0.1768   0.699202 0.876002          1       100                    | 
|    regB/CLOCK_slh__c62/A CLKBUF_X1 Rise  0.2280 0.0000 0.0070                      0.77983                                                   | 
|    regB/CLOCK_slh__c62/Z CLKBUF_X1 Rise  0.2550 0.0270 0.0080             0.440952 1.06234  1.50329           1       100                    | 
|    regB/out_reg[15]/D    DFF_X1    Rise  0.2550 0.0000 0.0080                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[15]/CK         DFF_X1        Rise  0.1990 0.0040 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[16]/D 
  
 Path Start Point : inputB[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[16]                      Rise  0.2000 0.0000 0.0000             17.4971    0.894119 18.3912           1       100      c             | 
|    regB/inp[16]                    Rise  0.2000 0.0000                                                                                         | 
|    regB/i_0_18/A2        AND2_X1   Rise  0.2020 0.0020 0.0000    -0.0020             0.97463                                                   | 
|    regB/i_0_18/ZN        AND2_X1   Rise  0.2270 0.0250 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    regB/CLOCK_slh__c58/A CLKBUF_X1 Rise  0.2270 0.0000 0.0060                        0.77983                                                   | 
|    regB/CLOCK_slh__c58/Z CLKBUF_X1 Rise  0.2580 0.0310 0.0100             1.8045     1.06234  2.86684           1       100                    | 
|    regB/out_reg[16]/D    DFF_X1    Rise  0.2580 0.0000 0.0100                        1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[16]/CK         DFF_X1        Rise  0.1990 0.0040 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0210 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.2580        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[18]/D 
  
 Path Start Point : inputB[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[18]                      Rise  0.2000 0.0000 0.0000             18.995   0.894119 19.8891           1       100      c             | 
|    regB/inp[18]                    Rise  0.2000 0.0000                                                                                       | 
|    regB/i_0_20/A2        AND2_X1   Rise  0.2030 0.0030 0.0000    -0.0010           0.97463                                                   | 
|    regB/i_0_20/ZN        AND2_X1   Rise  0.2290 0.0260 0.0070             0.189125 0.699202 0.888327          1       100                    | 
|    regB/CLOCK_slh__c60/A CLKBUF_X1 Rise  0.2290 0.0000 0.0070                      0.77983                                                   | 
|    regB/CLOCK_slh__c60/Z CLKBUF_X1 Rise  0.2610 0.0320 0.0110             2.02572  1.06234  3.08807           1       100                    | 
|    regB/out_reg[18]/D    DFF_X1    Rise  0.2610 0.0000 0.0110                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[18]/CK         DFF_X1        Rise  0.1990 0.0040 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0210 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.2610        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[24]/D 
  
 Path Start Point : inputA[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[24]                 Rise  0.2000 0.0000 0.0000 0.808506 0.894119 1.70263           1       100      c             | 
|    regA/inp[24]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_26/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_26/ZN     AND2_X1 Rise  0.2270 0.0270 0.0080 0.215704 1.06234  1.27805           1       100                    | 
|    regA/out_reg[24]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[24]/CK         DFF_X1        Rise  0.1610 0.0180 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0150 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0510        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[20]/D 
  
 Path Start Point : inputA[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[20]                 Rise  0.2000 0.0000 0.0000 0.308351 0.894119 1.20247           1       100      c             | 
|    regA/inp[20]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_22/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_22/ZN     AND2_X1 Rise  0.2280 0.0280 0.0090 0.722769 1.06234  1.78511           1       100                    | 
|    regA/out_reg[20]/D DFF_X1  Rise  0.2280 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[20]/CK         DFF_X1        Rise  0.1610 0.0180 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0150 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0520        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[22]/D 
  
 Path Start Point : inputA[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[22]                 Rise  0.2000 0.0000 0.0000 0.380398 0.894119 1.27452           1       100      c             | 
|    regA/inp[22]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_24/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_24/ZN     AND2_X1 Rise  0.2280 0.0280 0.0090 0.649673 1.06234  1.71202           1       100                    | 
|    regA/out_reg[22]/D DFF_X1  Rise  0.2280 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[22]/CK         DFF_X1        Rise  0.1610 0.0180 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0150 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0520        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[23]/D 
  
 Path Start Point : inputA[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[23]                 Rise  0.2000 0.0000 0.0000 0.285395 0.894119 1.17951           1       100      c             | 
|    regA/inp[23]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_25/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_25/ZN     AND2_X1 Rise  0.2280 0.0280 0.0080 0.483178 1.06234  1.54552           1       100                    | 
|    regA/out_reg[23]/D DFF_X1  Rise  0.2280 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[23]/CK         DFF_X1        Rise  0.1610 0.0180 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0150 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0520        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[28]/D 
  
 Path Start Point : inputA[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[28]                 Rise  0.2000 0.0000 0.0000 0.421559 0.894119 1.31568           1       100      c             | 
|    regA/inp[28]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_30/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_30/ZN     AND2_X1 Rise  0.2280 0.0280 0.0080 0.595026 1.06234  1.65737           1       100                    | 
|    regA/out_reg[28]/D DFF_X1  Rise  0.2280 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[28]/CK         DFF_X1        Rise  0.1610 0.0180 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0150 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0520        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[30]/D 
  
 Path Start Point : inputA[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[30]                 Rise  0.2000 0.0000 0.0000 0.477175 0.894119 1.37129           1       100      c             | 
|    regA/inp[30]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_32/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_32/ZN     AND2_X1 Rise  0.2280 0.0280 0.0080 0.469369 1.06234  1.53171           1       100                    | 
|    regA/out_reg[30]/D DFF_X1  Rise  0.2280 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[30]/CK         DFF_X1        Rise  0.1610 0.0180 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0150 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0520        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[0]/D 
  
 Path Start Point : inputA[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[0]                 Rise  0.2000 0.0000 0.0000 5.12575  0.894119 6.01987           1       100      c             | 
|    regA/inp[0]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_2/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_2/ZN     AND2_X1 Rise  0.2280 0.0280 0.0080 0.443413 1.06234  1.50576           1       100                    | 
|    regA/out_reg[0]/D DFF_X1  Rise  0.2280 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[0]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1600 0.1600 | 
| library hold check                        |  0.0150 0.1750 | 
| data required time                        |  0.1750        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.1750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[21]/D 
  
 Path Start Point : inputA[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[21]                 Rise  0.2000 0.0000 0.0000 0.285004 0.894119 1.17912           1       100      c             | 
|    regA/inp[21]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_23/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_23/ZN     AND2_X1 Rise  0.2290 0.0290 0.0090 0.830286 1.06234  1.89263           1       100                    | 
|    regA/out_reg[21]/D DFF_X1  Rise  0.2290 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[21]/CK         DFF_X1        Rise  0.1610 0.0180 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0150 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[27]/D 
  
 Path Start Point : inputA[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[27]                 Rise  0.2000 0.0000 0.0000 0.78172  0.894119 1.67584           1       100      c             | 
|    regA/inp[27]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_29/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_29/ZN     AND2_X1 Rise  0.2290 0.0290 0.0090 0.901977 1.06234  1.96432           1       100                    | 
|    regA/out_reg[27]/D DFF_X1  Rise  0.2290 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[27]/CK         DFF_X1        Rise  0.1610 0.0180 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0150 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[29]/D 
  
 Path Start Point : inputA[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[29]                 Rise  0.2000 0.0000 0.0000 0.540436 0.894119 1.43456           1       100      c             | 
|    regA/inp[29]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_31/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_31/ZN     AND2_X1 Rise  0.2290 0.0290 0.0090 0.853386 1.06234  1.91573           1       100                    | 
|    regA/out_reg[29]/D DFF_X1  Rise  0.2290 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[29]/CK         DFF_X1        Rise  0.1610 0.0180 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0150 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[10]/D 
  
 Path Start Point : inputA[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[10]                 Rise  0.2000 0.0000 0.0000 0.329971 0.894119 1.22409           1       100      c             | 
|    regA/inp[10]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_12/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_12/ZN     AND2_X1 Rise  0.2280 0.0280 0.0090 0.737727 1.06234  1.80007           1       100                    | 
|    regA/out_reg[10]/D DFF_X1  Rise  0.2280 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[10]/CK         DFF_X1        Rise  0.1590 0.0160 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1590 0.1590 | 
| library hold check                        |  0.0150 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[19]/D 
  
 Path Start Point : inputA[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[19]                 Rise  0.2000  0.0000 0.0000             0.878024 0.894119 1.77214           1       100      c             | 
|    regA/inp[19]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_21/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_21/ZN     AND2_X1 Rise  0.2310  0.0310 0.0100             1.58945  1.06234  2.65179           1       100                    | 
|    regA/out_reg[19]/D DFF_X1  Rise  0.2290 -0.0020 0.0100    -0.0020           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[19]/CK         DFF_X1        Rise  0.1600 0.0170 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1600 0.1600 | 
| library hold check                        |  0.0150 0.1750 | 
| data required time                        |  0.1750        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.1750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[25]/D 
  
 Path Start Point : inputA[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[25]                 Rise  0.2000 0.0000 0.0000 0.284204 0.894119 1.17832           1       100      c             | 
|    regA/inp[25]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_27/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_27/ZN     AND2_X1 Rise  0.2300 0.0300 0.0100 1.40573  1.06234  2.46807           1       100                    | 
|    regA/out_reg[25]/D DFF_X1  Rise  0.2300 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[25]/CK         DFF_X1        Rise  0.1610 0.0180 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0150 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[26]/D 
  
 Path Start Point : inputA[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[26]                 Rise  0.2000 0.0000 0.0000 0.444533 0.894119 1.33865           1       100      c             | 
|    regA/inp[26]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_28/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_28/ZN     AND2_X1 Rise  0.2300 0.0300 0.0100 1.27719  1.06234  2.33954           1       100                    | 
|    regA/out_reg[26]/D DFF_X1  Rise  0.2300 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[26]/CK         DFF_X1        Rise  0.1610 0.0180 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0150 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[31]/D 
  
 Path Start Point : inputA[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[31]                 Rise  0.2000 0.0000 0.0000 0.318849 0.894119 1.21297           1       100      c             | 
|    regA/inp[31]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_33/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_33/ZN     AND2_X1 Rise  0.2300 0.0300 0.0100 1.19111  1.06234  2.25345           1       100                    | 
|    regA/out_reg[31]/D DFF_X1  Rise  0.2300 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[31]/CK         DFF_X1        Rise  0.1610 0.0180 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0150 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[28]/D 
  
 Path Start Point : inputB[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[28]                      Rise  0.2000  0.0000 0.0000             0.642274   0.894119 1.53639           1       100      c             | 
|    regB/inp[28]                    Rise  0.2000  0.0000                                                                                         | 
|    regB/i_0_30/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                        0.97463                                                   | 
|    regB/i_0_30/ZN        AND2_X1   Rise  0.2250  0.0250 0.0070             0.141494   0.699202 0.840696          1       100                    | 
|    regB/CLOCK_slh__c18/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                        0.77983                                                   | 
|    regB/CLOCK_slh__c18/Z CLKBUF_X1 Rise  0.2500  0.0250 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    regB/CLOCK_slh__c19/A CLKBUF_X1 Rise  0.2500  0.0000 0.0060                        0.77983                                                   | 
|    regB/CLOCK_slh__c19/Z CLKBUF_X1 Rise  0.2800  0.0300 0.0100             1.51498    1.06234  2.57733           1       100                    | 
|    regB/out_reg[28]/D    DFF_X1    Rise  0.2790 -0.0010 0.0100    -0.0010             1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[28]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0210 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[9]/D 
  
 Path Start Point : inputA[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[9]                 Rise  0.2000 0.0000 0.0000 0.429899 0.894119 1.32402           1       100      c             | 
|    regA/inp[9]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_11/A2    AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_11/ZN    AND2_X1 Rise  0.2290 0.0290 0.0090 0.922467 1.06234  1.98481           1       100                    | 
|    regA/out_reg[9]/D DFF_X1  Rise  0.2290 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[9]/CK          DFF_X1        Rise  0.1590 0.0160 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1590 0.1590 | 
| library hold check                        |  0.0150 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[11]/D 
  
 Path Start Point : inputA[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[11]                 Rise  0.2000 0.0000 0.0000 0.314847 0.894119 1.20897           1       100      c             | 
|    regA/inp[11]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_13/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_13/ZN     AND2_X1 Rise  0.2290 0.0290 0.0090 0.955259 1.06234  2.0176            1       100                    | 
|    regA/out_reg[11]/D DFF_X1  Rise  0.2290 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[11]/CK         DFF_X1        Rise  0.1590 0.0160 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1590 0.1590 | 
| library hold check                        |  0.0150 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[3]/D 
  
 Path Start Point : inputA[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[3]                 Rise  0.2000 0.0000 0.0000 1.15369  0.894119 2.0478            1       100      c             | 
|    regA/inp[3]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_5/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_5/ZN     AND2_X1 Rise  0.2300 0.0300 0.0100 1.26803  1.06234  2.33037           1       100                    | 
|    regA/out_reg[3]/D DFF_X1  Rise  0.2300 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[3]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1600 0.1600 | 
| library hold check                        |  0.0150 0.1750 | 
| data required time                        |  0.1750        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[5]/D 
  
 Path Start Point : inputA[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[5]                 Rise  0.2000 0.0000 0.0000 1.45543  0.894119 2.34955           1       100      c             | 
|    regA/inp[5]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_7/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_7/ZN     AND2_X1 Rise  0.2300 0.0300 0.0100 1.17452  1.06234  2.23686           1       100                    | 
|    regA/out_reg[5]/D DFF_X1  Rise  0.2300 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[5]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1600 0.1600 | 
| library hold check                        |  0.0150 0.1750 | 
| data required time                        |  0.1750        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[8]/D 
  
 Path Start Point : inputA[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[8]                 Rise  0.2000 0.0000 0.0000 0.714015 0.894119 1.60813           1       100      c             | 
|    regA/inp[8]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_10/A2    AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_10/ZN    AND2_X1 Rise  0.2300 0.0300 0.0100 1.22946  1.06234  2.2918            1       100                    | 
|    regA/out_reg[8]/D DFF_X1  Rise  0.2300 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[8]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1600 0.1600 | 
| library hold check                        |  0.0150 0.1750 | 
| data required time                        |  0.1750        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[6]/D 
  
 Path Start Point : inputA[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[6]                 Rise  0.2000 0.0000 0.0000 0.491571 0.894119 1.38569           1       100      c             | 
|    regA/inp[6]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_8/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_8/ZN     AND2_X1 Rise  0.2310 0.0310 0.0110 1.71494  1.06234  2.77729           1       100                    | 
|    regA/out_reg[6]/D DFF_X1  Rise  0.2310 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[6]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1600 0.1600 | 
| library hold check                        |  0.0160 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2310        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[26]/D 
  
 Path Start Point : inputB[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[26]                      Rise  0.2000 0.0000 0.0000 0.406529 0.894119 1.30065           1       100      c             | 
|    regB/inp[26]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_28/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_28/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.276245 0.699202 0.975447          1       100                    | 
|    regB/CLOCK_slh__c10/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c10/Z CLKBUF_X1 Rise  0.2520 0.0260 0.0070 0.338889 0.699202 1.03809           1       100                    | 
|    regB/CLOCK_slh__c11/A CLKBUF_X1 Rise  0.2520 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c11/Z CLKBUF_X1 Rise  0.2790 0.0270 0.0070 0.327195 1.06234  1.38954           1       100                    | 
|    regB/out_reg[26]/D    DFF_X1    Rise  0.2790 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[26]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0200 0.2240 | 
| data required time                        |  0.2240        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.2240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[18]/D 
  
 Path Start Point : inputA[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[18]                 Rise  0.2000  0.0000 0.0000             0.847339 0.894119 1.74146           1       100      c             | 
|    regA/inp[18]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_20/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_20/ZN     AND2_X1 Rise  0.2310  0.0310 0.0110             1.79773  1.06234  2.86008           1       100                    | 
|    regA/out_reg[18]/D DFF_X1  Rise  0.2300 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[18]/CK         DFF_X1        Rise  0.1590 0.0160 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1590 0.1590 | 
| library hold check                        |  0.0150 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0560        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[4]/D 
  
 Path Start Point : inputA[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[4]                 Rise  0.2000 0.0000 0.0000 0.727752 0.894119 1.62187           1       100      c             | 
|    regA/inp[4]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_6/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_6/ZN     AND2_X1 Rise  0.2310 0.0310 0.0110 1.65598  1.06234  2.71833           1       100                    | 
|    regA/out_reg[4]/D DFF_X1  Rise  0.2310 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[4]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1600 0.1600 | 
| library hold check                        |  0.0150 0.1750 | 
| data required time                        |  0.1750        | 
|                                           |                | 
| data arrival time                         |  0.2310        | 
| data required time                        | -0.1750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0560        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[16]/D 
  
 Path Start Point : inputA[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[16]                 Rise  0.2000  0.0000 0.0000             0.652278 0.894119 1.5464            1       100      c             | 
|    regA/inp[16]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_18/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_18/ZN     AND2_X1 Rise  0.2330  0.0330 0.0120             2.37417  1.06234  3.43651           1       100                    | 
|    regA/out_reg[16]/D DFF_X1  Rise  0.2310 -0.0020 0.0120    -0.0020           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[16]/CK         DFF_X1        Rise  0.1590 0.0160 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1590 0.1590 | 
| library hold check                        |  0.0160 0.1750 | 
| data required time                        |  0.1750        | 
|                                           |                | 
| data arrival time                         |  0.2310        | 
| data required time                        | -0.1750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0560        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[17]/D 
  
 Path Start Point : inputA[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[17]                 Rise  0.2000  0.0000 0.0000             1.3159   0.894119 2.21002           1       100      c             | 
|    regA/inp[17]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_19/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_19/ZN     AND2_X1 Rise  0.2320  0.0320 0.0120             2.10446  1.06234  3.1668            1       100                    | 
|    regA/out_reg[17]/D DFF_X1  Rise  0.2310 -0.0010 0.0120    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[17]/CK         DFF_X1        Rise  0.1580 0.0150 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1580 0.1580 | 
| library hold check                        |  0.0160 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2310        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0570        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[2]/D 
  
 Path Start Point : inputA[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[2]                 Rise  0.2000 0.0000 0.0000 16.4025  0.894119 17.2966           1       100      c             | 
|    regA/inp[2]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_4/A2     AND2_X1 Rise  0.2040 0.0040 0.0000          0.97463                                                   | 
|    regA/i_0_4/ZN     AND2_X1 Rise  0.2320 0.0280 0.0080 0.492822 1.06234  1.55516           1       100                    | 
|    regA/out_reg[2]/D DFF_X1  Rise  0.2320 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[2]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1600 0.1600 | 
| library hold check                        |  0.0150 0.1750 | 
| data required time                        |  0.1750        | 
|                                           |                | 
| data arrival time                         |  0.2320        | 
| data required time                        | -0.1750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0570        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[15]/D 
  
 Path Start Point : inputA[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[15]                 Rise  0.2000  0.0000 0.0000             1.02768  0.894119 1.9218            1       100      c             | 
|    regA/inp[15]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_17/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_17/ZN     AND2_X1 Rise  0.2350  0.0350 0.0140             3.1545   1.06234  4.21684           1       100                    | 
|    regA/out_reg[15]/D DFF_X1  Rise  0.2330 -0.0020 0.0140    -0.0020           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[15]/CK         DFF_X1        Rise  0.1600 0.0170 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1600 0.1600 | 
| library hold check                        |  0.0160 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2330        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0570        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[29]/D 
  
 Path Start Point : inputB[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[29]                      Rise  0.2000 0.0000 0.0000 1.23045    0.894119 2.12457           1       100      c             | 
|    regB/inp[29]                    Rise  0.2000 0.0000                                                                             | 
|    regB/i_0_31/A2        AND2_X1   Rise  0.2000 0.0000 0.0000            0.97463                                                   | 
|    regB/i_0_31/ZN        AND2_X1   Rise  0.2250 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    regB/CLOCK_slh__c14/A CLKBUF_X1 Rise  0.2250 0.0000 0.0060            0.77983                                                   | 
|    regB/CLOCK_slh__c14/Z CLKBUF_X1 Rise  0.2510 0.0260 0.0070 0.544411   0.699202 1.24361           1       100                    | 
|    regB/CLOCK_slh__c15/A CLKBUF_X1 Rise  0.2510 0.0000 0.0070            0.77983                                                   | 
|    regB/CLOCK_slh__c15/Z CLKBUF_X1 Rise  0.2820 0.0310 0.0100 1.56299    1.06234  2.62534           1       100                    | 
|    regB/out_reg[29]/D    DFF_X1    Rise  0.2820 0.0000 0.0100            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[29]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0210 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2820        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0570        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[31]/D 
  
 Path Start Point : inputB[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[31]                      Rise  0.2000  0.0000 0.0000             0.907647 0.894119 1.80177           1       100      c             | 
|    regB/inp[31]                    Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_33/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_33/ZN        AND2_X1   Rise  0.2260  0.0260 0.0070             0.195565 0.699202 0.894767          1       100                    | 
|    regB/CLOCK_slh__c22/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    regB/CLOCK_slh__c22/Z CLKBUF_X1 Rise  0.2510  0.0250 0.0060             0.134804 0.699202 0.834006          1       100                    | 
|    regB/CLOCK_slh__c23/A CLKBUF_X1 Rise  0.2510  0.0000 0.0060                      0.77983                                                   | 
|    regB/CLOCK_slh__c23/Z CLKBUF_X1 Rise  0.2840  0.0330 0.0120             2.51006  1.06234  3.57241           1       100                    | 
|    regB/out_reg[31]/D    DFF_X1    Rise  0.2830 -0.0010 0.0120    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0220 0.2260 | 
| data required time                        |  0.2260        | 
|                                           |                | 
| data arrival time                         |  0.2830        | 
| data required time                        | -0.2260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0570        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[7]/D 
  
 Path Start Point : inputA[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[7]                 Rise  0.2000  0.0000 0.0000             1.5651   0.894119 2.45922           1       100      c             | 
|    regA/inp[7]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_9/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_9/ZN     AND2_X1 Rise  0.2430  0.0430 0.0200             6.26433  1.06234  7.32667           1       100                    | 
|    regA/out_reg[7]/D DFF_X1  Rise  0.2420 -0.0010 0.0200    -0.0020           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[7]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1600 0.1600 | 
| library hold check                        |  0.0180 0.1780 | 
| data required time                        |  0.1780        | 
|                                           |                | 
| data arrival time                         |  0.2420        | 
| data required time                        | -0.1780        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0640        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[13]/D 
  
 Path Start Point : inputA[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[13]                 Rise  0.2000 0.0000 0.0000             17.806   0.894119 18.7001           1       100      c             | 
|    regA/inp[13]               Rise  0.2000 0.0000                                                                                       | 
|    regA/i_0_15/A2     AND2_X1 Rise  0.2030 0.0030 0.0000    -0.0010           0.97463                                                   | 
|    regA/i_0_15/ZN     AND2_X1 Rise  0.2330 0.0300 0.0100             1.3201   1.06234  2.38244           1       100                    | 
|    regA/out_reg[13]/D DFF_X1  Rise  0.2330 0.0000 0.0100                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[13]/CK         DFF_X1        Rise  0.1450 0.0020 0.0240    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1450 0.1450 | 
| library hold check                        |  0.0140 0.1590 | 
| data required time                        |  0.1590        | 
|                                           |                | 
| data arrival time                         |  0.2330        | 
| data required time                        | -0.1590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[12]/D 
  
 Path Start Point : inputA[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[12]                 Rise  0.2000 0.0000 0.0000 16.5134  0.894119 17.4075           1       100      c             | 
|    regA/inp[12]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_14/A2     AND2_X1 Rise  0.2060 0.0060 0.0000          0.97463                                                   | 
|    regA/i_0_14/ZN     AND2_X1 Rise  0.2360 0.0300 0.0100 1.16781  1.06234  2.23015           1       100                    | 
|    regA/out_reg[12]/D DFF_X1  Rise  0.2360 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[12]/CK         DFF_X1        Rise  0.1450 0.0020 0.0240    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1450 0.1450 | 
| library hold check                        |  0.0130 0.1580 | 
| data required time                        |  0.1580        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.1580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[1]/D 
  
 Path Start Point : inputA[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[1]                 Rise  0.2000  0.0000 0.0000             0.805909 0.894119 1.70003           1       100      c             | 
|    regA/inp[1]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_3/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_3/ZN     AND2_X1 Rise  0.2660  0.0660 0.0450             16.3426  1.06234  17.405            1       100                    | 
|    regA/out_reg[1]/D DFF_X1  Rise  0.2520 -0.0140 0.0450    -0.0190           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[1]/CK          DFF_X1        Rise  0.1450 0.0020 0.0240    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1450 0.1450 | 
| library hold check                        |  0.0240 0.1690 | 
| data required time                        |  0.1690        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.1690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[14]/D 
  
 Path Start Point : inputA[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[14]                 Rise  0.2000  0.0000 0.0000             0.307218 0.894119 1.20134           1       100      c             | 
|    regA/inp[14]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_16/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_16/ZN     AND2_X1 Rise  0.2550  0.0550 0.0330             11.4403  1.06234  12.5026           1       100                    | 
|    regA/out_reg[14]/D DFF_X1  Rise  0.2520 -0.0030 0.0330    -0.0060           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
|    regA/out_reg[14]/CK         DFF_X1        Rise  0.1450 0.0020 0.0240    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1450 0.1450 | 
| library hold check                        |  0.0200 0.1650 | 
| data required time                        |  0.1650        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.1650        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[7]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_9/A1     AND2_X1 Fall  0.2710 0.0010 0.0570          0.874832                                                  | 
|    outA/i_0_9/ZN     AND2_X1 Fall  0.3190 0.0480 0.0060 0.580023 1.06234  1.64236           1       100                    | 
|    outA/out_reg[7]/D DFF_X1  Fall  0.3190 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[7]/CK          DFF_X1        Rise  0.1980 0.0080 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1980 0.1980 | 
| library hold check                        |  0.0110 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.3190        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1100        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[8]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_10/A1    AND2_X1 Fall  0.2710 0.0010 0.0570          0.874832                                                  | 
|    outA/i_0_10/ZN    AND2_X1 Fall  0.3190 0.0480 0.0060 0.545343 1.06234  1.60768           1       100                    | 
|    outA/out_reg[8]/D DFF_X1  Fall  0.3190 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[8]/CK          DFF_X1        Rise  0.1980 0.0080 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1980 0.1980 | 
| library hold check                        |  0.0110 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.3190        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1100        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[5]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_7/A1     AND2_X1 Fall  0.2730 0.0030 0.0570          0.874832                                                  | 
|    outA/i_0_7/ZN     AND2_X1 Fall  0.3200 0.0470 0.0060 0.211235 1.06234  1.27358           1       100                    | 
|    outA/out_reg[5]/D DFF_X1  Fall  0.3200 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[5]/CK          DFF_X1        Rise  0.1980 0.0080 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1980 0.1980 | 
| library hold check                        |  0.0110 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.3200        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1110        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[4]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_6/A1     AND2_X1 Fall  0.2740 0.0040 0.0570          0.874832                                                  | 
|    outA/i_0_6/ZN     AND2_X1 Fall  0.3210 0.0470 0.0060 0.251174 1.06234  1.31352           1       100                    | 
|    outA/out_reg[4]/D DFF_X1  Fall  0.3210 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[4]/CK          DFF_X1        Rise  0.1970 0.0070 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1970 0.1970 | 
| library hold check                        |  0.0110 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.3210        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1130        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[6]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_8/A1     AND2_X1 Fall  0.2740 0.0040 0.0570          0.874832                                                  | 
|    outA/i_0_8/ZN     AND2_X1 Fall  0.3210 0.0470 0.0060 0.237218 1.06234  1.29956           1       100                    | 
|    outA/out_reg[6]/D DFF_X1  Fall  0.3210 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[6]/CK          DFF_X1        Rise  0.1970 0.0070 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1970 0.1970 | 
| library hold check                        |  0.0110 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.3210        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1130        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[10]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_12/A1     AND2_X1 Fall  0.2750 0.0050 0.0570          0.874832                                                  | 
|    outA/i_0_12/ZN     AND2_X1 Fall  0.3230 0.0480 0.0060 0.627832 1.06234  1.69017           1       100                    | 
|    outA/out_reg[10]/D DFF_X1  Fall  0.3230 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[10]/CK         DFF_X1        Rise  0.1970 0.0070 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1970 0.1970 | 
| library hold check                        |  0.0110 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.3230        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[1]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_3/A1     AND2_X1 Fall  0.2760 0.0060 0.0570          0.874832                                                  | 
|    outA/i_0_3/ZN     AND2_X1 Fall  0.3240 0.0480 0.0060 0.428318 1.06234  1.49066           1       100                    | 
|    outA/out_reg[1]/D DFF_X1  Fall  0.3240 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[1]/CK          DFF_X1        Rise  0.1970 0.0070 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1970 0.1970 | 
| library hold check                        |  0.0110 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.3240        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[2]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_4/A1     AND2_X1 Fall  0.2760 0.0060 0.0570          0.874832                                                  | 
|    outA/i_0_4/ZN     AND2_X1 Fall  0.3240 0.0480 0.0060 0.653168 1.06234  1.71551           1       100                    | 
|    outA/out_reg[2]/D DFF_X1  Fall  0.3240 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[2]/CK          DFF_X1        Rise  0.1970 0.0070 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1970 0.1970 | 
| library hold check                        |  0.0110 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.3240        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[3]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_5/A1     AND2_X1 Fall  0.2760 0.0060 0.0570          0.874832                                                  | 
|    outA/i_0_5/ZN     AND2_X1 Fall  0.3240 0.0480 0.0060 0.556297 1.06234  1.61864           1       100                    | 
|    outA/out_reg[3]/D DFF_X1  Fall  0.3240 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[3]/CK          DFF_X1        Rise  0.1970 0.0070 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1970 0.1970 | 
| library hold check                        |  0.0110 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.3240        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[9]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_11/A1    AND2_X1 Fall  0.2760 0.0060 0.0570          0.874832                                                  | 
|    outA/i_0_11/ZN    AND2_X1 Fall  0.3240 0.0480 0.0060 0.383376 1.06234  1.44572           1       100                    | 
|    outA/out_reg[9]/D DFF_X1  Fall  0.3240 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[9]/CK          DFF_X1        Rise  0.1970 0.0070 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1970 0.1970 | 
| library hold check                        |  0.0110 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.3240        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[11]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_13/A1     AND2_X1 Fall  0.2760 0.0060 0.0570          0.874832                                                  | 
|    outA/i_0_13/ZN     AND2_X1 Fall  0.3240 0.0480 0.0060 0.569371 1.06234  1.63171           1       100                    | 
|    outA/out_reg[11]/D DFF_X1  Fall  0.3240 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[11]/CK         DFF_X1        Rise  0.1970 0.0070 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1970 0.1970 | 
| library hold check                        |  0.0110 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.3240        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[26]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000  0.0000 0.0000             9.10456  12.5671  21.6717           8       100      c             | 
|    outB/reset                 Rise  0.2000  0.0000                                                                                       | 
|    outB/i_0_1/A       INV_X2  Rise  0.2010  0.0010 0.0000                      3.25089                                                   | 
|    outB/i_0_1/ZN      INV_X2  Fall  0.2390  0.0380 0.0320             30.8891  27.9946  58.8837           32      100                    | 
|    outB/i_0_28/A1     AND2_X1 Fall  0.2400  0.0010 0.0320    -0.0010           0.874832                                                  | 
|    outB/i_0_28/ZN     AND2_X1 Fall  0.2800  0.0400 0.0060             0.687336 1.06234  1.74968           1       100                    | 
|    outB/out_reg[26]/D DFF_X1  Fall  0.2790 -0.0010 0.0060    -0.0010           1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
|    outB/out_reg[26]/CK         DFF_X1        Rise  0.1540 0.0110 0.0240                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1540 0.1540 | 
| library hold check                        |  0.0070 0.1610 | 
| data required time                        |  0.1610        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.1610        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[27]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000             9.10456  12.5671  21.6717           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                                       | 
|    outB/i_0_1/A       INV_X2  Rise  0.2010 0.0010 0.0000                      3.25089                                                   | 
|    outB/i_0_1/ZN      INV_X2  Fall  0.2390 0.0380 0.0320             30.8891  27.9946  58.8837           32      100                    | 
|    outB/i_0_29/A1     AND2_X1 Fall  0.2400 0.0010 0.0320    -0.0010           0.874832                                                  | 
|    outB/i_0_29/ZN     AND2_X1 Fall  0.2790 0.0390 0.0060             0.34831  1.06234  1.41065           1       100                    | 
|    outB/out_reg[27]/D DFF_X1  Fall  0.2790 0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
|    outB/out_reg[27]/CK         DFF_X1        Rise  0.1540 0.0110 0.0240                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1540 0.1540 | 
| library hold check                        |  0.0070 0.1610 | 
| data required time                        |  0.1610        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.1610        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[28]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000             9.10456  12.5671  21.6717           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                                       | 
|    outB/i_0_1/A       INV_X2  Rise  0.2010 0.0010 0.0000                      3.25089                                                   | 
|    outB/i_0_1/ZN      INV_X2  Fall  0.2390 0.0380 0.0320             30.8891  27.9946  58.8837           32      100                    | 
|    outB/i_0_30/A1     AND2_X1 Fall  0.2400 0.0010 0.0320    -0.0010           0.874832                                                  | 
|    outB/i_0_30/ZN     AND2_X1 Fall  0.2790 0.0390 0.0060             0.414065 1.06234  1.47641           1       100                    | 
|    outB/out_reg[28]/D DFF_X1  Fall  0.2790 0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
|    outB/out_reg[28]/CK         DFF_X1        Rise  0.1540 0.0110 0.0240                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1540 0.1540 | 
| library hold check                        |  0.0070 0.1610 | 
| data required time                        |  0.1610        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.1610        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[29]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000             9.10456  12.5671  21.6717           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                                       | 
|    outB/i_0_1/A       INV_X2  Rise  0.2010 0.0010 0.0000                      3.25089                                                   | 
|    outB/i_0_1/ZN      INV_X2  Fall  0.2390 0.0380 0.0320             30.8891  27.9946  58.8837           32      100                    | 
|    outB/i_0_31/A1     AND2_X1 Fall  0.2400 0.0010 0.0320    -0.0010           0.874832                                                  | 
|    outB/i_0_31/ZN     AND2_X1 Fall  0.2790 0.0390 0.0060             0.363935 1.06234  1.42628           1       100                    | 
|    outB/out_reg[29]/D DFF_X1  Fall  0.2790 0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
|    outB/out_reg[29]/CK         DFF_X1        Rise  0.1540 0.0110 0.0240                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1540 0.1540 | 
| library hold check                        |  0.0070 0.1610 | 
| data required time                        |  0.1610        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.1610        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[30]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000             9.10456  12.5671  21.6717           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                                       | 
|    outB/i_0_1/A       INV_X2  Rise  0.2010 0.0010 0.0000                      3.25089                                                   | 
|    outB/i_0_1/ZN      INV_X2  Fall  0.2390 0.0380 0.0320             30.8891  27.9946  58.8837           32      100                    | 
|    outB/i_0_32/A1     AND2_X1 Fall  0.2400 0.0010 0.0320    -0.0010           0.874832                                                  | 
|    outB/i_0_32/ZN     AND2_X1 Fall  0.2790 0.0390 0.0060             0.536104 1.06234  1.59845           1       100                    | 
|    outB/out_reg[30]/D DFF_X1  Fall  0.2790 0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
|    outB/out_reg[30]/CK         DFF_X1        Rise  0.1540 0.0110 0.0240                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1540 0.1540 | 
| library hold check                        |  0.0070 0.1610 | 
| data required time                        |  0.1610        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.1610        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[31]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000             9.10456  12.5671  21.6717           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                                       | 
|    outB/i_0_1/A       INV_X2  Rise  0.2010 0.0010 0.0000                      3.25089                                                   | 
|    outB/i_0_1/ZN      INV_X2  Fall  0.2390 0.0380 0.0320             30.8891  27.9946  58.8837           32      100                    | 
|    outB/i_0_33/A1     AND2_X1 Fall  0.2400 0.0010 0.0320    -0.0010           0.874832                                                  | 
|    outB/i_0_33/ZN     AND2_X1 Fall  0.2790 0.0390 0.0060             0.431473 1.06234  1.49381           1       100                    | 
|    outB/out_reg[31]/D DFF_X1  Fall  0.2790 0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
|    outB/out_reg[31]/CK         DFF_X1        Rise  0.1540 0.0110 0.0240                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1540 0.1540 | 
| library hold check                        |  0.0070 0.1610 | 
| data required time                        |  0.1610        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.1610        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[0]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_2/A1     AND2_X1 Fall  0.2770 0.0070 0.0570          0.874832                                                  | 
|    outA/i_0_2/ZN     AND2_X1 Fall  0.3250 0.0480 0.0060 0.385452 1.06234  1.44779           1       100                    | 
|    outA/out_reg[0]/D DFF_X1  Fall  0.3250 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[0]/CK          DFF_X1        Rise  0.1960 0.0060 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3250        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[12]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_14/A1     AND2_X1 Fall  0.2770 0.0070 0.0580          0.874832                                                  | 
|    outA/i_0_14/ZN     AND2_X1 Fall  0.3250 0.0480 0.0060 0.235185 1.06234  1.29753           1       100                    | 
|    outA/out_reg[12]/D DFF_X1  Fall  0.3250 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[12]/CK         DFF_X1        Rise  0.1960 0.0060 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3250        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[21]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000             9.10456  12.5671  21.6717           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                                       | 
|    outB/i_0_1/A       INV_X2  Rise  0.2010 0.0010 0.0000                      3.25089                                                   | 
|    outB/i_0_1/ZN      INV_X2  Fall  0.2390 0.0380 0.0320             30.8891  27.9946  58.8837           32      100                    | 
|    outB/i_0_23/A1     AND2_X1 Fall  0.2390 0.0000 0.0320    -0.0010           0.874832                                                  | 
|    outB/i_0_23/ZN     AND2_X1 Fall  0.2780 0.0390 0.0060             0.513625 1.06234  1.57597           1       100                    | 
|    outB/out_reg[21]/D DFF_X1  Fall  0.2780 0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
|    outB/out_reg[21]/CK         DFF_X1        Rise  0.1520 0.0090 0.0240                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0070 0.1590 | 
| data required time                        |  0.1590        | 
|                                           |                | 
| data arrival time                         |  0.2780        | 
| data required time                        | -0.1590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1190        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[24]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000             9.10456  12.5671  21.6717           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                                       | 
|    outB/i_0_1/A       INV_X2  Rise  0.2010 0.0010 0.0000                      3.25089                                                   | 
|    outB/i_0_1/ZN      INV_X2  Fall  0.2390 0.0380 0.0320             30.8891  27.9946  58.8837           32      100                    | 
|    outB/i_0_26/A1     AND2_X1 Fall  0.2390 0.0000 0.0320    -0.0010           0.874832                                                  | 
|    outB/i_0_26/ZN     AND2_X1 Fall  0.2780 0.0390 0.0060             0.286235 1.06234  1.34858           1       100                    | 
|    outB/out_reg[24]/D DFF_X1  Fall  0.2780 0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
|    outB/out_reg[24]/CK         DFF_X1        Rise  0.1520 0.0090 0.0240                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0070 0.1590 | 
| data required time                        |  0.1590        | 
|                                           |                | 
| data arrival time                         |  0.2780        | 
| data required time                        | -0.1590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1190        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[25]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000             9.10456  12.5671  21.6717           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                                       | 
|    outB/i_0_1/A       INV_X2  Rise  0.2010 0.0010 0.0000                      3.25089                                                   | 
|    outB/i_0_1/ZN      INV_X2  Fall  0.2390 0.0380 0.0320             30.8891  27.9946  58.8837           32      100                    | 
|    outB/i_0_27/A1     AND2_X1 Fall  0.2400 0.0010 0.0320    -0.0010           0.874832                                                  | 
|    outB/i_0_27/ZN     AND2_X1 Fall  0.2790 0.0390 0.0060             0.327496 1.06234  1.38984           1       100                    | 
|    outB/out_reg[25]/D DFF_X1  Fall  0.2790 0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
|    outB/out_reg[25]/CK         DFF_X1        Rise  0.1530 0.0100 0.0240                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1530 0.1530 | 
| library hold check                        |  0.0070 0.1600 | 
| data required time                        |  0.1600        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.1600        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1190        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[13]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_15/A1     AND2_X1 Fall  0.2780 0.0080 0.0580          0.874832                                                  | 
|    outA/i_0_15/ZN     AND2_X1 Fall  0.3260 0.0480 0.0060 0.270008 1.06234  1.33235           1       100                    | 
|    outA/out_reg[13]/D DFF_X1  Fall  0.3260 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[13]/CK         DFF_X1        Rise  0.1960 0.0060 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1190        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[20]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000  0.0000 0.0000             9.10456  12.5671  21.6717           8       100      c             | 
|    outB/reset                 Rise  0.2000  0.0000                                                                                       | 
|    outB/i_0_1/A       INV_X2  Rise  0.2010  0.0010 0.0000                      3.25089                                                   | 
|    outB/i_0_1/ZN      INV_X2  Fall  0.2390  0.0380 0.0320             30.8891  27.9946  58.8837           32      100                    | 
|    outB/i_0_22/A1     AND2_X1 Fall  0.2380 -0.0010 0.0320    -0.0010           0.874832                                                  | 
|    outB/i_0_22/ZN     AND2_X1 Fall  0.2780  0.0400 0.0060             0.674684 1.06234  1.73703           1       100                    | 
|    outB/out_reg[20]/D DFF_X1  Fall  0.2780  0.0000 0.0060                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
|    outB/out_reg[20]/CK         DFF_X1        Rise  0.1510 0.0080 0.0240                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0070 0.1580 | 
| data required time                        |  0.1580        | 
|                                           |                | 
| data arrival time                         |  0.2780        | 
| data required time                        | -0.1580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[22]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000             9.10456  12.5671  21.6717           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                                       | 
|    outB/i_0_1/A       INV_X2  Rise  0.2010 0.0010 0.0000                      3.25089                                                   | 
|    outB/i_0_1/ZN      INV_X2  Fall  0.2390 0.0380 0.0320             30.8891  27.9946  58.8837           32      100                    | 
|    outB/i_0_24/A1     AND2_X1 Fall  0.2390 0.0000 0.0320    -0.0010           0.874832                                                  | 
|    outB/i_0_24/ZN     AND2_X1 Fall  0.2790 0.0400 0.0070             1.02859  1.06234  2.09093           1       100                    | 
|    outB/out_reg[22]/D DFF_X1  Fall  0.2790 0.0000 0.0070                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
|    outB/out_reg[22]/CK         DFF_X1        Rise  0.1520 0.0090 0.0240                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0070 0.1590 | 
| data required time                        |  0.1590        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.1590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[23]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000             9.10456  12.5671  21.6717           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                                       | 
|    outB/i_0_1/A       INV_X2  Rise  0.2010 0.0010 0.0000                      3.25089                                                   | 
|    outB/i_0_1/ZN      INV_X2  Fall  0.2390 0.0380 0.0320             30.8891  27.9946  58.8837           32      100                    | 
|    outB/i_0_25/A1     AND2_X1 Fall  0.2390 0.0000 0.0320    -0.0010           0.874832                                                  | 
|    outB/i_0_25/ZN     AND2_X1 Fall  0.2790 0.0400 0.0060             0.668678 1.06234  1.73102           1       100                    | 
|    outB/out_reg[23]/D DFF_X1  Fall  0.2790 0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
|    outB/out_reg[23]/CK         DFF_X1        Rise  0.1520 0.0090 0.0240                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0070 0.1590 | 
| data required time                        |  0.1590        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.1590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[14]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_16/A1     AND2_X1 Fall  0.2790 0.0090 0.0580          0.874832                                                  | 
|    outA/i_0_16/ZN     AND2_X1 Fall  0.3270 0.0480 0.0060 0.227999 1.06234  1.29034           1       100                    | 
|    outA/out_reg[14]/D DFF_X1  Fall  0.3270 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[14]/CK         DFF_X1        Rise  0.1960 0.0060 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3270        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[15]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_17/A1     AND2_X1 Fall  0.2790 0.0090 0.0580          0.874832                                                  | 
|    outA/i_0_17/ZN     AND2_X1 Fall  0.3270 0.0480 0.0060 0.303136 1.06234  1.36548           1       100                    | 
|    outA/out_reg[15]/D DFF_X1  Fall  0.3270 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[15]/CK         DFF_X1        Rise  0.1960 0.0060 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3270        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[22]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_24/A1     AND2_X1 Fall  0.2810 0.0110 0.0580          0.874832                                                  | 
|    outA/i_0_24/ZN     AND2_X1 Fall  0.3290 0.0480 0.0060 0.387662 1.06234  1.45              1       100                    | 
|    outA/out_reg[22]/D DFF_X1  Fall  0.3290 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[22]/CK         DFF_X1        Rise  0.1970 0.0070 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1970 0.1970 | 
| library hold check                        |  0.0110 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.3290        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1210        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[16]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_18/A1     AND2_X1 Fall  0.2790 0.0090 0.0580          0.874832                                                  | 
|    outA/i_0_18/ZN     AND2_X1 Fall  0.3280 0.0490 0.0060 0.566133 1.06234  1.62848           1       100                    | 
|    outA/out_reg[16]/D DFF_X1  Fall  0.3280 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[16]/CK         DFF_X1        Rise  0.1950 0.0050 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0110 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3280        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[17]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_19/A1     AND2_X1 Fall  0.2800 0.0100 0.0580          0.874832                                                  | 
|    outA/i_0_19/ZN     AND2_X1 Fall  0.3280 0.0480 0.0060 0.252005 1.06234  1.31435           1       100                    | 
|    outA/out_reg[17]/D DFF_X1  Fall  0.3280 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[17]/CK         DFF_X1        Rise  0.1950 0.0050 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0110 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3280        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[19]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_21/A1     AND2_X1 Fall  0.2810 0.0110 0.0580          0.874832                                                  | 
|    outA/i_0_21/ZN     AND2_X1 Fall  0.3290 0.0480 0.0060 0.235394 1.06234  1.29774           1       100                    | 
|    outA/out_reg[19]/D DFF_X1  Fall  0.3290 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[19]/CK         DFF_X1        Rise  0.1960 0.0060 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3290        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[20]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_22/A1     AND2_X1 Fall  0.2810 0.0110 0.0580          0.874832                                                  | 
|    outA/i_0_22/ZN     AND2_X1 Fall  0.3290 0.0480 0.0060 0.40361  1.06234  1.46595           1       100                    | 
|    outA/out_reg[20]/D DFF_X1  Fall  0.3290 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[20]/CK         DFF_X1        Rise  0.1960 0.0060 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3290        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[21]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_23/A1     AND2_X1 Fall  0.2810 0.0110 0.0580          0.874832                                                  | 
|    outA/i_0_23/ZN     AND2_X1 Fall  0.3290 0.0480 0.0060 0.244591 1.06234  1.30693           1       100                    | 
|    outA/out_reg[21]/D DFF_X1  Fall  0.3290 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[21]/CK         DFF_X1        Rise  0.1960 0.0060 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3290        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[23]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 9.10456  12.5671  21.6717           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2030 0.0030 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2700 0.0670 0.0570 24.9325  27.9946  52.9271           32      100                    | 
|    outA/i_0_25/A1     AND2_X1 Fall  0.2820 0.0120 0.0580          0.874832                                                  | 
|    outA/i_0_25/ZN     AND2_X1 Fall  0.3300 0.0480 0.0060 0.256706 1.06234  1.31905           1       100                    | 
|    outA/out_reg[23]/D DFF_X1  Fall  0.3300 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150             17.7574  30.3889  48.1463           32      100      FA   K        | 
|    outA/out_reg[23]/CK         DFF_X1        Rise  0.1970 0.0070 0.1150    0.0040            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1970 0.1970 | 
| library hold check                        |  0.0110 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.3300        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[18]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000             9.10456  12.5671  21.6717           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                                       | 
|    outB/i_0_1/A       INV_X2  Rise  0.2010 0.0010 0.0000                      3.25089                                                   | 
|    outB/i_0_1/ZN      INV_X2  Fall  0.2390 0.0380 0.0320             30.8891  27.9946  58.8837           32      100                    | 
|    outB/i_0_20/A1     AND2_X1 Fall  0.2400 0.0010 0.0320    -0.0010           0.874832                                                  | 
|    outB/i_0_20/ZN     AND2_X1 Fall  0.2800 0.0400 0.0060             0.82927  1.06234  1.89161           1       100                    | 
|    outB/out_reg[18]/D DFF_X1  Fall  0.2800 0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
|    outB/out_reg[18]/CK         DFF_X1        Rise  0.1500 0.0070 0.0240                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0070 0.1570 | 
| data required time                        |  0.1570        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.1570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1230        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 1843M, PVMEM - 2637M)
