#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000207d12ced20 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000207d13a7220_0 .net "PC", 31 0, v00000207d130b250_0;  1 drivers
v00000207d13a8440_0 .var "clk", 0 0;
v00000207d13a7360_0 .net "clkout", 0 0, L_00000207d13a8de0;  1 drivers
v00000207d13a88a0_0 .net "cycles_consumed", 31 0, v00000207d13a7b80_0;  1 drivers
v00000207d13a86c0_0 .var "rst", 0 0;
S_00000207d1275c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000207d12ced20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000207d12e5010 .param/l "RType" 0 4 2, C4<000000>;
P_00000207d12e5048 .param/l "add" 0 4 5, C4<100000>;
P_00000207d12e5080 .param/l "addi" 0 4 8, C4<001000>;
P_00000207d12e50b8 .param/l "addu" 0 4 5, C4<100001>;
P_00000207d12e50f0 .param/l "and_" 0 4 5, C4<100100>;
P_00000207d12e5128 .param/l "andi" 0 4 8, C4<001100>;
P_00000207d12e5160 .param/l "beq" 0 4 10, C4<000100>;
P_00000207d12e5198 .param/l "bne" 0 4 10, C4<000101>;
P_00000207d12e51d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000207d12e5208 .param/l "j" 0 4 12, C4<000010>;
P_00000207d12e5240 .param/l "jal" 0 4 12, C4<000011>;
P_00000207d12e5278 .param/l "jr" 0 4 6, C4<001000>;
P_00000207d12e52b0 .param/l "lw" 0 4 8, C4<100011>;
P_00000207d12e52e8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000207d12e5320 .param/l "or_" 0 4 5, C4<100101>;
P_00000207d12e5358 .param/l "ori" 0 4 8, C4<001101>;
P_00000207d12e5390 .param/l "sgt" 0 4 6, C4<101011>;
P_00000207d12e53c8 .param/l "sll" 0 4 6, C4<000000>;
P_00000207d12e5400 .param/l "slt" 0 4 5, C4<101010>;
P_00000207d12e5438 .param/l "slti" 0 4 8, C4<101010>;
P_00000207d12e5470 .param/l "srl" 0 4 6, C4<000010>;
P_00000207d12e54a8 .param/l "sub" 0 4 5, C4<100010>;
P_00000207d12e54e0 .param/l "subu" 0 4 5, C4<100011>;
P_00000207d12e5518 .param/l "sw" 0 4 8, C4<101011>;
P_00000207d12e5550 .param/l "xor_" 0 4 5, C4<100110>;
P_00000207d12e5588 .param/l "xori" 0 4 8, C4<001110>;
L_00000207d13a95c0 .functor NOT 1, v00000207d13a86c0_0, C4<0>, C4<0>, C4<0>;
L_00000207d13a9080 .functor NOT 1, v00000207d13a86c0_0, C4<0>, C4<0>, C4<0>;
L_00000207d13a8ec0 .functor NOT 1, v00000207d13a86c0_0, C4<0>, C4<0>, C4<0>;
L_00000207d13a9390 .functor NOT 1, v00000207d13a86c0_0, C4<0>, C4<0>, C4<0>;
L_00000207d13a92b0 .functor NOT 1, v00000207d13a86c0_0, C4<0>, C4<0>, C4<0>;
L_00000207d13a8e50 .functor NOT 1, v00000207d13a86c0_0, C4<0>, C4<0>, C4<0>;
L_00000207d13a9320 .functor NOT 1, v00000207d13a86c0_0, C4<0>, C4<0>, C4<0>;
L_00000207d13a9470 .functor NOT 1, v00000207d13a86c0_0, C4<0>, C4<0>, C4<0>;
L_00000207d13a8de0 .functor OR 1, v00000207d13a8440_0, v00000207d12d6170_0, C4<0>, C4<0>;
L_00000207d13a8d00 .functor OR 1, L_00000207d13f2a70, L_00000207d13f2610, C4<0>, C4<0>;
L_00000207d13a9550 .functor AND 1, L_00000207d13f2ed0, L_00000207d13f1d50, C4<1>, C4<1>;
L_00000207d13a8d70 .functor NOT 1, v00000207d13a86c0_0, C4<0>, C4<0>, C4<0>;
L_00000207d13a8fa0 .functor OR 1, L_00000207d13f1df0, L_00000207d13f3790, C4<0>, C4<0>;
L_00000207d13a96a0 .functor OR 1, L_00000207d13a8fa0, L_00000207d13f3330, C4<0>, C4<0>;
L_00000207d13a9400 .functor OR 1, L_00000207d13f33d0, L_00000207d14057b0, C4<0>, C4<0>;
L_00000207d13a9860 .functor AND 1, L_00000207d13f2e30, L_00000207d13a9400, C4<1>, C4<1>;
L_00000207d13a9940 .functor OR 1, L_00000207d1404a90, L_00000207d14046d0, C4<0>, C4<0>;
L_00000207d13a94e0 .functor AND 1, L_00000207d1405b70, L_00000207d13a9940, C4<1>, C4<1>;
L_00000207d13a9010 .functor NOT 1, L_00000207d13a8de0, C4<0>, C4<0>, C4<0>;
v00000207d130b750_0 .net "ALUOp", 3 0, v00000207d12d6ad0_0;  1 drivers
v00000207d130b890_0 .net "ALUResult", 31 0, v00000207d130a850_0;  1 drivers
v00000207d130b9d0_0 .net "ALUSrc", 0 0, v00000207d12d60d0_0;  1 drivers
v00000207d13a5fd0_0 .net "ALUin2", 31 0, L_00000207d14044f0;  1 drivers
v00000207d13a6b10_0 .net "MemReadEn", 0 0, v00000207d12d6c10_0;  1 drivers
v00000207d13a4d10_0 .net "MemWriteEn", 0 0, v00000207d12d6fd0_0;  1 drivers
v00000207d13a5b70_0 .net "MemtoReg", 0 0, v00000207d12d77f0_0;  1 drivers
v00000207d13a4ef0_0 .net "PC", 31 0, v00000207d130b250_0;  alias, 1 drivers
v00000207d13a6070_0 .net "PCPlus1", 31 0, L_00000207d13f31f0;  1 drivers
v00000207d13a4db0_0 .net "PCsrc", 0 0, v00000207d130c150_0;  1 drivers
v00000207d13a6610_0 .net "RegDst", 0 0, v00000207d12d6cb0_0;  1 drivers
v00000207d13a6890_0 .net "RegWriteEn", 0 0, v00000207d12d6df0_0;  1 drivers
v00000207d13a5170_0 .net "WriteRegister", 4 0, L_00000207d13f35b0;  1 drivers
v00000207d13a5c10_0 .net *"_ivl_0", 0 0, L_00000207d13a95c0;  1 drivers
L_00000207d13a9ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000207d13a50d0_0 .net/2u *"_ivl_10", 4 0, L_00000207d13a9ca0;  1 drivers
L_00000207d13aa090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d13a5850_0 .net *"_ivl_101", 15 0, L_00000207d13aa090;  1 drivers
v00000207d13a5490_0 .net *"_ivl_102", 31 0, L_00000207d13f26b0;  1 drivers
L_00000207d13aa0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d13a5d50_0 .net *"_ivl_105", 25 0, L_00000207d13aa0d8;  1 drivers
L_00000207d13aa120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d13a5df0_0 .net/2u *"_ivl_106", 31 0, L_00000207d13aa120;  1 drivers
v00000207d13a6930_0 .net *"_ivl_108", 0 0, L_00000207d13f2ed0;  1 drivers
L_00000207d13aa168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000207d13a4e50_0 .net/2u *"_ivl_110", 5 0, L_00000207d13aa168;  1 drivers
v00000207d13a6110_0 .net *"_ivl_112", 0 0, L_00000207d13f1d50;  1 drivers
v00000207d13a64d0_0 .net *"_ivl_115", 0 0, L_00000207d13a9550;  1 drivers
v00000207d13a61b0_0 .net *"_ivl_116", 47 0, L_00000207d13f3150;  1 drivers
L_00000207d13aa1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d13a69d0_0 .net *"_ivl_119", 15 0, L_00000207d13aa1b0;  1 drivers
L_00000207d13a9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000207d13a6430_0 .net/2u *"_ivl_12", 5 0, L_00000207d13a9ce8;  1 drivers
v00000207d13a6570_0 .net *"_ivl_120", 47 0, L_00000207d13f2750;  1 drivers
L_00000207d13aa1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d13a5210_0 .net *"_ivl_123", 15 0, L_00000207d13aa1f8;  1 drivers
v00000207d13a66b0_0 .net *"_ivl_125", 0 0, L_00000207d13f22f0;  1 drivers
v00000207d13a6750_0 .net *"_ivl_126", 31 0, L_00000207d13f2d90;  1 drivers
v00000207d13a5530_0 .net *"_ivl_128", 47 0, L_00000207d13f2b10;  1 drivers
v00000207d13a52b0_0 .net *"_ivl_130", 47 0, L_00000207d13f2390;  1 drivers
v00000207d13a4f90_0 .net *"_ivl_132", 47 0, L_00000207d13f30b0;  1 drivers
v00000207d13a6a70_0 .net *"_ivl_134", 47 0, L_00000207d13f1e90;  1 drivers
v00000207d13a67f0_0 .net *"_ivl_14", 0 0, L_00000207d13a7720;  1 drivers
v00000207d13a55d0_0 .net *"_ivl_140", 0 0, L_00000207d13a8d70;  1 drivers
L_00000207d13aa288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d13a5a30_0 .net/2u *"_ivl_142", 31 0, L_00000207d13aa288;  1 drivers
L_00000207d13aa360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000207d13a5030_0 .net/2u *"_ivl_146", 5 0, L_00000207d13aa360;  1 drivers
v00000207d13a5710_0 .net *"_ivl_148", 0 0, L_00000207d13f1df0;  1 drivers
L_00000207d13aa3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000207d13a6390_0 .net/2u *"_ivl_150", 5 0, L_00000207d13aa3a8;  1 drivers
v00000207d13a5670_0 .net *"_ivl_152", 0 0, L_00000207d13f3790;  1 drivers
v00000207d13a4c70_0 .net *"_ivl_155", 0 0, L_00000207d13a8fa0;  1 drivers
L_00000207d13aa3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000207d13a5cb0_0 .net/2u *"_ivl_156", 5 0, L_00000207d13aa3f0;  1 drivers
v00000207d13a5350_0 .net *"_ivl_158", 0 0, L_00000207d13f3330;  1 drivers
L_00000207d13a9d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000207d13a5ad0_0 .net/2u *"_ivl_16", 4 0, L_00000207d13a9d30;  1 drivers
v00000207d13a53f0_0 .net *"_ivl_161", 0 0, L_00000207d13a96a0;  1 drivers
L_00000207d13aa438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d13a57b0_0 .net/2u *"_ivl_162", 15 0, L_00000207d13aa438;  1 drivers
v00000207d13a58f0_0 .net *"_ivl_164", 31 0, L_00000207d13f1f30;  1 drivers
v00000207d13a5990_0 .net *"_ivl_167", 0 0, L_00000207d13f2250;  1 drivers
v00000207d13a5e90_0 .net *"_ivl_168", 15 0, L_00000207d13f38d0;  1 drivers
v00000207d13a5f30_0 .net *"_ivl_170", 31 0, L_00000207d13f2cf0;  1 drivers
v00000207d13a6250_0 .net *"_ivl_174", 31 0, L_00000207d13f2070;  1 drivers
L_00000207d13aa480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d13a62f0_0 .net *"_ivl_177", 25 0, L_00000207d13aa480;  1 drivers
L_00000207d13aa4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d130d080_0 .net/2u *"_ivl_178", 31 0, L_00000207d13aa4c8;  1 drivers
v00000207d130cae0_0 .net *"_ivl_180", 0 0, L_00000207d13f2e30;  1 drivers
L_00000207d13aa510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000207d130c720_0 .net/2u *"_ivl_182", 5 0, L_00000207d13aa510;  1 drivers
v00000207d130e160_0 .net *"_ivl_184", 0 0, L_00000207d13f33d0;  1 drivers
L_00000207d13aa558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000207d130d8a0_0 .net/2u *"_ivl_186", 5 0, L_00000207d13aa558;  1 drivers
v00000207d130c7c0_0 .net *"_ivl_188", 0 0, L_00000207d14057b0;  1 drivers
v00000207d130dbc0_0 .net *"_ivl_19", 4 0, L_00000207d13a7860;  1 drivers
v00000207d130c860_0 .net *"_ivl_191", 0 0, L_00000207d13a9400;  1 drivers
v00000207d130dd00_0 .net *"_ivl_193", 0 0, L_00000207d13a9860;  1 drivers
L_00000207d13aa5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000207d130d3a0_0 .net/2u *"_ivl_194", 5 0, L_00000207d13aa5a0;  1 drivers
v00000207d130d940_0 .net *"_ivl_196", 0 0, L_00000207d1403eb0;  1 drivers
L_00000207d13aa5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000207d130d800_0 .net/2u *"_ivl_198", 31 0, L_00000207d13aa5e8;  1 drivers
L_00000207d13a9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000207d130e200_0 .net/2u *"_ivl_2", 5 0, L_00000207d13a9c58;  1 drivers
v00000207d130c900_0 .net *"_ivl_20", 4 0, L_00000207d13a79a0;  1 drivers
v00000207d130d4e0_0 .net *"_ivl_200", 31 0, L_00000207d1404450;  1 drivers
v00000207d130cd60_0 .net *"_ivl_204", 31 0, L_00000207d1405710;  1 drivers
L_00000207d13aa630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d130db20_0 .net *"_ivl_207", 25 0, L_00000207d13aa630;  1 drivers
L_00000207d13aa678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d130c5e0_0 .net/2u *"_ivl_208", 31 0, L_00000207d13aa678;  1 drivers
v00000207d130c9a0_0 .net *"_ivl_210", 0 0, L_00000207d1405b70;  1 drivers
L_00000207d13aa6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000207d130cfe0_0 .net/2u *"_ivl_212", 5 0, L_00000207d13aa6c0;  1 drivers
v00000207d130df80_0 .net *"_ivl_214", 0 0, L_00000207d1404a90;  1 drivers
L_00000207d13aa708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000207d130cc20_0 .net/2u *"_ivl_216", 5 0, L_00000207d13aa708;  1 drivers
v00000207d130cb80_0 .net *"_ivl_218", 0 0, L_00000207d14046d0;  1 drivers
v00000207d130e020_0 .net *"_ivl_221", 0 0, L_00000207d13a9940;  1 drivers
v00000207d130ce00_0 .net *"_ivl_223", 0 0, L_00000207d13a94e0;  1 drivers
L_00000207d13aa750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000207d130dc60_0 .net/2u *"_ivl_224", 5 0, L_00000207d13aa750;  1 drivers
v00000207d130d6c0_0 .net *"_ivl_226", 0 0, L_00000207d14048b0;  1 drivers
v00000207d130e0c0_0 .net *"_ivl_228", 31 0, L_00000207d1405210;  1 drivers
v00000207d130d120_0 .net *"_ivl_24", 0 0, L_00000207d13a8ec0;  1 drivers
L_00000207d13a9d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000207d130d440_0 .net/2u *"_ivl_26", 4 0, L_00000207d13a9d78;  1 drivers
v00000207d130d9e0_0 .net *"_ivl_29", 4 0, L_00000207d13a8800;  1 drivers
v00000207d130d1c0_0 .net *"_ivl_32", 0 0, L_00000207d13a9390;  1 drivers
L_00000207d13a9dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000207d130c540_0 .net/2u *"_ivl_34", 4 0, L_00000207d13a9dc0;  1 drivers
v00000207d130ccc0_0 .net *"_ivl_37", 4 0, L_00000207d13a6c80;  1 drivers
v00000207d130d260_0 .net *"_ivl_40", 0 0, L_00000207d13a92b0;  1 drivers
L_00000207d13a9e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d130cea0_0 .net/2u *"_ivl_42", 15 0, L_00000207d13a9e08;  1 drivers
v00000207d130c360_0 .net *"_ivl_45", 15 0, L_00000207d13f24d0;  1 drivers
v00000207d130d580_0 .net *"_ivl_48", 0 0, L_00000207d13a8e50;  1 drivers
v00000207d130da80_0 .net *"_ivl_5", 5 0, L_00000207d13a8940;  1 drivers
L_00000207d13a9e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d130dda0_0 .net/2u *"_ivl_50", 36 0, L_00000207d13a9e50;  1 drivers
L_00000207d13a9e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d130ca40_0 .net/2u *"_ivl_52", 31 0, L_00000207d13a9e98;  1 drivers
v00000207d130c400_0 .net *"_ivl_55", 4 0, L_00000207d13f3510;  1 drivers
v00000207d130dee0_0 .net *"_ivl_56", 36 0, L_00000207d13f2110;  1 drivers
v00000207d130de40_0 .net *"_ivl_58", 36 0, L_00000207d13f36f0;  1 drivers
v00000207d130c4a0_0 .net *"_ivl_62", 0 0, L_00000207d13a9320;  1 drivers
L_00000207d13a9ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000207d130cf40_0 .net/2u *"_ivl_64", 5 0, L_00000207d13a9ee0;  1 drivers
v00000207d130c680_0 .net *"_ivl_67", 5 0, L_00000207d13f3970;  1 drivers
v00000207d130d300_0 .net *"_ivl_70", 0 0, L_00000207d13a9470;  1 drivers
L_00000207d13a9f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d130d620_0 .net/2u *"_ivl_72", 57 0, L_00000207d13a9f28;  1 drivers
L_00000207d13a9f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d130d760_0 .net/2u *"_ivl_74", 31 0, L_00000207d13a9f70;  1 drivers
v00000207d13a7cc0_0 .net *"_ivl_77", 25 0, L_00000207d13f27f0;  1 drivers
v00000207d13a7900_0 .net *"_ivl_78", 57 0, L_00000207d13f2f70;  1 drivers
v00000207d13a7d60_0 .net *"_ivl_8", 0 0, L_00000207d13a9080;  1 drivers
v00000207d13a7c20_0 .net *"_ivl_80", 57 0, L_00000207d13f3b50;  1 drivers
L_00000207d13a9fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000207d13a8580_0 .net/2u *"_ivl_84", 31 0, L_00000207d13a9fb8;  1 drivers
L_00000207d13aa000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000207d13a8260_0 .net/2u *"_ivl_88", 5 0, L_00000207d13aa000;  1 drivers
v00000207d13a7400_0 .net *"_ivl_90", 0 0, L_00000207d13f2a70;  1 drivers
L_00000207d13aa048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000207d13a8300_0 .net/2u *"_ivl_92", 5 0, L_00000207d13aa048;  1 drivers
v00000207d13a7ae0_0 .net *"_ivl_94", 0 0, L_00000207d13f2610;  1 drivers
v00000207d13a72c0_0 .net *"_ivl_97", 0 0, L_00000207d13a8d00;  1 drivers
v00000207d13a6f00_0 .net *"_ivl_98", 47 0, L_00000207d13f1cb0;  1 drivers
v00000207d13a6d20_0 .net "adderResult", 31 0, L_00000207d13f2bb0;  1 drivers
v00000207d13a8120_0 .net "address", 31 0, L_00000207d13f2570;  1 drivers
v00000207d13a8620_0 .net "clk", 0 0, L_00000207d13a8de0;  alias, 1 drivers
v00000207d13a7b80_0 .var "cycles_consumed", 31 0;
v00000207d13a84e0_0 .net "extImm", 31 0, L_00000207d13f1fd0;  1 drivers
v00000207d13a7540_0 .net "funct", 5 0, L_00000207d13f3470;  1 drivers
v00000207d13a6dc0_0 .net "hlt", 0 0, v00000207d12d6170_0;  1 drivers
v00000207d13a89e0_0 .net "imm", 15 0, L_00000207d13f29d0;  1 drivers
v00000207d13a7680_0 .net "immediate", 31 0, L_00000207d1404db0;  1 drivers
v00000207d13a74a0_0 .net "input_clk", 0 0, v00000207d13a8440_0;  1 drivers
v00000207d13a77c0_0 .net "instruction", 31 0, L_00000207d13f2c50;  1 drivers
v00000207d13a8b20_0 .net "memoryReadData", 31 0, v00000207d130af30_0;  1 drivers
v00000207d13a7040_0 .net "nextPC", 31 0, L_00000207d13f3a10;  1 drivers
v00000207d13a7e00_0 .net "opcode", 5 0, L_00000207d13a7a40;  1 drivers
v00000207d13a7fe0_0 .net "rd", 4 0, L_00000207d13a8760;  1 drivers
v00000207d13a7ea0_0 .net "readData1", 31 0, L_00000207d13a8f30;  1 drivers
v00000207d13a7f40_0 .net "readData1_w", 31 0, L_00000207d1404590;  1 drivers
v00000207d13a6fa0_0 .net "readData2", 31 0, L_00000207d13a97f0;  1 drivers
v00000207d13a8080_0 .net "rs", 4 0, L_00000207d13a8a80;  1 drivers
v00000207d13a81c0_0 .net "rst", 0 0, v00000207d13a86c0_0;  1 drivers
v00000207d13a6e60_0 .net "rt", 4 0, L_00000207d13f2890;  1 drivers
v00000207d13a75e0_0 .net "shamt", 31 0, L_00000207d13f3290;  1 drivers
v00000207d13a7180_0 .net "wire_instruction", 31 0, L_00000207d13a9630;  1 drivers
v00000207d13a83a0_0 .net "writeData", 31 0, L_00000207d1405170;  1 drivers
v00000207d13a70e0_0 .net "zero", 0 0, L_00000207d1405350;  1 drivers
L_00000207d13a8940 .part L_00000207d13f2c50, 26, 6;
L_00000207d13a7a40 .functor MUXZ 6, L_00000207d13a8940, L_00000207d13a9c58, L_00000207d13a95c0, C4<>;
L_00000207d13a7720 .cmp/eq 6, L_00000207d13a7a40, L_00000207d13a9ce8;
L_00000207d13a7860 .part L_00000207d13f2c50, 11, 5;
L_00000207d13a79a0 .functor MUXZ 5, L_00000207d13a7860, L_00000207d13a9d30, L_00000207d13a7720, C4<>;
L_00000207d13a8760 .functor MUXZ 5, L_00000207d13a79a0, L_00000207d13a9ca0, L_00000207d13a9080, C4<>;
L_00000207d13a8800 .part L_00000207d13f2c50, 21, 5;
L_00000207d13a8a80 .functor MUXZ 5, L_00000207d13a8800, L_00000207d13a9d78, L_00000207d13a8ec0, C4<>;
L_00000207d13a6c80 .part L_00000207d13f2c50, 16, 5;
L_00000207d13f2890 .functor MUXZ 5, L_00000207d13a6c80, L_00000207d13a9dc0, L_00000207d13a9390, C4<>;
L_00000207d13f24d0 .part L_00000207d13f2c50, 0, 16;
L_00000207d13f29d0 .functor MUXZ 16, L_00000207d13f24d0, L_00000207d13a9e08, L_00000207d13a92b0, C4<>;
L_00000207d13f3510 .part L_00000207d13f2c50, 6, 5;
L_00000207d13f2110 .concat [ 5 32 0 0], L_00000207d13f3510, L_00000207d13a9e98;
L_00000207d13f36f0 .functor MUXZ 37, L_00000207d13f2110, L_00000207d13a9e50, L_00000207d13a8e50, C4<>;
L_00000207d13f3290 .part L_00000207d13f36f0, 0, 32;
L_00000207d13f3970 .part L_00000207d13f2c50, 0, 6;
L_00000207d13f3470 .functor MUXZ 6, L_00000207d13f3970, L_00000207d13a9ee0, L_00000207d13a9320, C4<>;
L_00000207d13f27f0 .part L_00000207d13f2c50, 0, 26;
L_00000207d13f2f70 .concat [ 26 32 0 0], L_00000207d13f27f0, L_00000207d13a9f70;
L_00000207d13f3b50 .functor MUXZ 58, L_00000207d13f2f70, L_00000207d13a9f28, L_00000207d13a9470, C4<>;
L_00000207d13f2570 .part L_00000207d13f3b50, 0, 32;
L_00000207d13f31f0 .arith/sum 32, v00000207d130b250_0, L_00000207d13a9fb8;
L_00000207d13f2a70 .cmp/eq 6, L_00000207d13a7a40, L_00000207d13aa000;
L_00000207d13f2610 .cmp/eq 6, L_00000207d13a7a40, L_00000207d13aa048;
L_00000207d13f1cb0 .concat [ 32 16 0 0], L_00000207d13f2570, L_00000207d13aa090;
L_00000207d13f26b0 .concat [ 6 26 0 0], L_00000207d13a7a40, L_00000207d13aa0d8;
L_00000207d13f2ed0 .cmp/eq 32, L_00000207d13f26b0, L_00000207d13aa120;
L_00000207d13f1d50 .cmp/eq 6, L_00000207d13f3470, L_00000207d13aa168;
L_00000207d13f3150 .concat [ 32 16 0 0], L_00000207d13a8f30, L_00000207d13aa1b0;
L_00000207d13f2750 .concat [ 32 16 0 0], v00000207d130b250_0, L_00000207d13aa1f8;
L_00000207d13f22f0 .part L_00000207d13f29d0, 15, 1;
LS_00000207d13f2d90_0_0 .concat [ 1 1 1 1], L_00000207d13f22f0, L_00000207d13f22f0, L_00000207d13f22f0, L_00000207d13f22f0;
LS_00000207d13f2d90_0_4 .concat [ 1 1 1 1], L_00000207d13f22f0, L_00000207d13f22f0, L_00000207d13f22f0, L_00000207d13f22f0;
LS_00000207d13f2d90_0_8 .concat [ 1 1 1 1], L_00000207d13f22f0, L_00000207d13f22f0, L_00000207d13f22f0, L_00000207d13f22f0;
LS_00000207d13f2d90_0_12 .concat [ 1 1 1 1], L_00000207d13f22f0, L_00000207d13f22f0, L_00000207d13f22f0, L_00000207d13f22f0;
LS_00000207d13f2d90_0_16 .concat [ 1 1 1 1], L_00000207d13f22f0, L_00000207d13f22f0, L_00000207d13f22f0, L_00000207d13f22f0;
LS_00000207d13f2d90_0_20 .concat [ 1 1 1 1], L_00000207d13f22f0, L_00000207d13f22f0, L_00000207d13f22f0, L_00000207d13f22f0;
LS_00000207d13f2d90_0_24 .concat [ 1 1 1 1], L_00000207d13f22f0, L_00000207d13f22f0, L_00000207d13f22f0, L_00000207d13f22f0;
LS_00000207d13f2d90_0_28 .concat [ 1 1 1 1], L_00000207d13f22f0, L_00000207d13f22f0, L_00000207d13f22f0, L_00000207d13f22f0;
LS_00000207d13f2d90_1_0 .concat [ 4 4 4 4], LS_00000207d13f2d90_0_0, LS_00000207d13f2d90_0_4, LS_00000207d13f2d90_0_8, LS_00000207d13f2d90_0_12;
LS_00000207d13f2d90_1_4 .concat [ 4 4 4 4], LS_00000207d13f2d90_0_16, LS_00000207d13f2d90_0_20, LS_00000207d13f2d90_0_24, LS_00000207d13f2d90_0_28;
L_00000207d13f2d90 .concat [ 16 16 0 0], LS_00000207d13f2d90_1_0, LS_00000207d13f2d90_1_4;
L_00000207d13f2b10 .concat [ 16 32 0 0], L_00000207d13f29d0, L_00000207d13f2d90;
L_00000207d13f2390 .arith/sum 48, L_00000207d13f2750, L_00000207d13f2b10;
L_00000207d13f30b0 .functor MUXZ 48, L_00000207d13f2390, L_00000207d13f3150, L_00000207d13a9550, C4<>;
L_00000207d13f1e90 .functor MUXZ 48, L_00000207d13f30b0, L_00000207d13f1cb0, L_00000207d13a8d00, C4<>;
L_00000207d13f2bb0 .part L_00000207d13f1e90, 0, 32;
L_00000207d13f3a10 .functor MUXZ 32, L_00000207d13f31f0, L_00000207d13f2bb0, v00000207d130c150_0, C4<>;
L_00000207d13f2c50 .functor MUXZ 32, L_00000207d13a9630, L_00000207d13aa288, L_00000207d13a8d70, C4<>;
L_00000207d13f1df0 .cmp/eq 6, L_00000207d13a7a40, L_00000207d13aa360;
L_00000207d13f3790 .cmp/eq 6, L_00000207d13a7a40, L_00000207d13aa3a8;
L_00000207d13f3330 .cmp/eq 6, L_00000207d13a7a40, L_00000207d13aa3f0;
L_00000207d13f1f30 .concat [ 16 16 0 0], L_00000207d13f29d0, L_00000207d13aa438;
L_00000207d13f2250 .part L_00000207d13f29d0, 15, 1;
LS_00000207d13f38d0_0_0 .concat [ 1 1 1 1], L_00000207d13f2250, L_00000207d13f2250, L_00000207d13f2250, L_00000207d13f2250;
LS_00000207d13f38d0_0_4 .concat [ 1 1 1 1], L_00000207d13f2250, L_00000207d13f2250, L_00000207d13f2250, L_00000207d13f2250;
LS_00000207d13f38d0_0_8 .concat [ 1 1 1 1], L_00000207d13f2250, L_00000207d13f2250, L_00000207d13f2250, L_00000207d13f2250;
LS_00000207d13f38d0_0_12 .concat [ 1 1 1 1], L_00000207d13f2250, L_00000207d13f2250, L_00000207d13f2250, L_00000207d13f2250;
L_00000207d13f38d0 .concat [ 4 4 4 4], LS_00000207d13f38d0_0_0, LS_00000207d13f38d0_0_4, LS_00000207d13f38d0_0_8, LS_00000207d13f38d0_0_12;
L_00000207d13f2cf0 .concat [ 16 16 0 0], L_00000207d13f29d0, L_00000207d13f38d0;
L_00000207d13f1fd0 .functor MUXZ 32, L_00000207d13f2cf0, L_00000207d13f1f30, L_00000207d13a96a0, C4<>;
L_00000207d13f2070 .concat [ 6 26 0 0], L_00000207d13a7a40, L_00000207d13aa480;
L_00000207d13f2e30 .cmp/eq 32, L_00000207d13f2070, L_00000207d13aa4c8;
L_00000207d13f33d0 .cmp/eq 6, L_00000207d13f3470, L_00000207d13aa510;
L_00000207d14057b0 .cmp/eq 6, L_00000207d13f3470, L_00000207d13aa558;
L_00000207d1403eb0 .cmp/eq 6, L_00000207d13a7a40, L_00000207d13aa5a0;
L_00000207d1404450 .functor MUXZ 32, L_00000207d13f1fd0, L_00000207d13aa5e8, L_00000207d1403eb0, C4<>;
L_00000207d1404db0 .functor MUXZ 32, L_00000207d1404450, L_00000207d13f3290, L_00000207d13a9860, C4<>;
L_00000207d1405710 .concat [ 6 26 0 0], L_00000207d13a7a40, L_00000207d13aa630;
L_00000207d1405b70 .cmp/eq 32, L_00000207d1405710, L_00000207d13aa678;
L_00000207d1404a90 .cmp/eq 6, L_00000207d13f3470, L_00000207d13aa6c0;
L_00000207d14046d0 .cmp/eq 6, L_00000207d13f3470, L_00000207d13aa708;
L_00000207d14048b0 .cmp/eq 6, L_00000207d13a7a40, L_00000207d13aa750;
L_00000207d1405210 .functor MUXZ 32, L_00000207d13a8f30, v00000207d130b250_0, L_00000207d14048b0, C4<>;
L_00000207d1404590 .functor MUXZ 32, L_00000207d1405210, L_00000207d13a97f0, L_00000207d13a94e0, C4<>;
S_00000207d12e55d0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000207d1275c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000207d12c83e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000207d13a98d0 .functor NOT 1, v00000207d12d60d0_0, C4<0>, C4<0>, C4<0>;
v00000207d12d7390_0 .net *"_ivl_0", 0 0, L_00000207d13a98d0;  1 drivers
v00000207d12d6030_0 .net "in1", 31 0, L_00000207d13a97f0;  alias, 1 drivers
v00000207d12d6f30_0 .net "in2", 31 0, L_00000207d1404db0;  alias, 1 drivers
v00000207d12d76b0_0 .net "out", 31 0, L_00000207d14044f0;  alias, 1 drivers
v00000207d12d7750_0 .net "s", 0 0, v00000207d12d60d0_0;  alias, 1 drivers
L_00000207d14044f0 .functor MUXZ 32, L_00000207d1404db0, L_00000207d13a97f0, L_00000207d13a98d0, C4<>;
S_00000207d1275db0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000207d1275c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000207d13a0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000207d13a00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000207d13a0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000207d13a0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000207d13a0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000207d13a01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000207d13a01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000207d13a0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000207d13a0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000207d13a0288 .param/l "j" 0 4 12, C4<000010>;
P_00000207d13a02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000207d13a02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000207d13a0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000207d13a0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000207d13a03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000207d13a03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000207d13a0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000207d13a0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000207d13a0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000207d13a04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000207d13a04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000207d13a0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000207d13a0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000207d13a0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000207d13a05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000207d13a0608 .param/l "xori" 0 4 8, C4<001110>;
v00000207d12d6ad0_0 .var "ALUOp", 3 0;
v00000207d12d60d0_0 .var "ALUSrc", 0 0;
v00000207d12d6c10_0 .var "MemReadEn", 0 0;
v00000207d12d6fd0_0 .var "MemWriteEn", 0 0;
v00000207d12d77f0_0 .var "MemtoReg", 0 0;
v00000207d12d6cb0_0 .var "RegDst", 0 0;
v00000207d12d6df0_0 .var "RegWriteEn", 0 0;
v00000207d12d6d50_0 .net "funct", 5 0, L_00000207d13f3470;  alias, 1 drivers
v00000207d12d6170_0 .var "hlt", 0 0;
v00000207d12d6210_0 .net "opcode", 5 0, L_00000207d13a7a40;  alias, 1 drivers
v00000207d12d6350_0 .net "rst", 0 0, v00000207d13a86c0_0;  alias, 1 drivers
E_00000207d12c8560 .event anyedge, v00000207d12d6350_0, v00000207d12d6210_0, v00000207d12d6d50_0;
S_00000207d13669c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000207d1275c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000207d12c89a0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000207d13a9630 .functor BUFZ 32, L_00000207d13f2430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000207d12d63f0_0 .net "Data_Out", 31 0, L_00000207d13a9630;  alias, 1 drivers
v00000207d12d6e90 .array "InstMem", 0 1023, 31 0;
v00000207d12d6490_0 .net *"_ivl_0", 31 0, L_00000207d13f2430;  1 drivers
v00000207d12d7070_0 .net *"_ivl_3", 9 0, L_00000207d13f2930;  1 drivers
v00000207d12d7250_0 .net *"_ivl_4", 11 0, L_00000207d13f3830;  1 drivers
L_00000207d13aa240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000207d12d7110_0 .net *"_ivl_7", 1 0, L_00000207d13aa240;  1 drivers
v00000207d12d6530_0 .net "addr", 31 0, v00000207d130b250_0;  alias, 1 drivers
v00000207d12d72f0_0 .var/i "i", 31 0;
L_00000207d13f2430 .array/port v00000207d12d6e90, L_00000207d13f3830;
L_00000207d13f2930 .part v00000207d130b250_0, 0, 10;
L_00000207d13f3830 .concat [ 10 2 0 0], L_00000207d13f2930, L_00000207d13aa240;
S_00000207d1366b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000207d1275c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000207d13a8f30 .functor BUFZ 32, L_00000207d13f21b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000207d13a97f0 .functor BUFZ 32, L_00000207d13f3010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000207d12d67b0_0 .net *"_ivl_0", 31 0, L_00000207d13f21b0;  1 drivers
v00000207d12d6850_0 .net *"_ivl_10", 6 0, L_00000207d13f3ab0;  1 drivers
L_00000207d13aa318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000207d12b5670_0 .net *"_ivl_13", 1 0, L_00000207d13aa318;  1 drivers
v00000207d12b48b0_0 .net *"_ivl_2", 6 0, L_00000207d13f3650;  1 drivers
L_00000207d13aa2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000207d130ac10_0 .net *"_ivl_5", 1 0, L_00000207d13aa2d0;  1 drivers
v00000207d130a490_0 .net *"_ivl_8", 31 0, L_00000207d13f3010;  1 drivers
v00000207d130bc50_0 .net "clk", 0 0, L_00000207d13a8de0;  alias, 1 drivers
v00000207d130b7f0_0 .var/i "i", 31 0;
v00000207d130bcf0_0 .net "readData1", 31 0, L_00000207d13a8f30;  alias, 1 drivers
v00000207d130b110_0 .net "readData2", 31 0, L_00000207d13a97f0;  alias, 1 drivers
v00000207d130bed0_0 .net "readRegister1", 4 0, L_00000207d13a8a80;  alias, 1 drivers
v00000207d130a710_0 .net "readRegister2", 4 0, L_00000207d13f2890;  alias, 1 drivers
v00000207d130c0b0 .array "registers", 31 0, 31 0;
v00000207d130b930_0 .net "rst", 0 0, v00000207d13a86c0_0;  alias, 1 drivers
v00000207d130c1f0_0 .net "we", 0 0, v00000207d12d6df0_0;  alias, 1 drivers
v00000207d130ab70_0 .net "writeData", 31 0, L_00000207d1405170;  alias, 1 drivers
v00000207d130c010_0 .net "writeRegister", 4 0, L_00000207d13f35b0;  alias, 1 drivers
E_00000207d12c8820/0 .event negedge, v00000207d12d6350_0;
E_00000207d12c8820/1 .event posedge, v00000207d130bc50_0;
E_00000207d12c8820 .event/or E_00000207d12c8820/0, E_00000207d12c8820/1;
L_00000207d13f21b0 .array/port v00000207d130c0b0, L_00000207d13f3650;
L_00000207d13f3650 .concat [ 5 2 0 0], L_00000207d13a8a80, L_00000207d13aa2d0;
L_00000207d13f3010 .array/port v00000207d130c0b0, L_00000207d13f3ab0;
L_00000207d13f3ab0 .concat [ 5 2 0 0], L_00000207d13f2890, L_00000207d13aa318;
S_00000207d12752e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000207d1366b50;
 .timescale 0 0;
v00000207d12d6670_0 .var/i "i", 31 0;
S_00000207d1275470 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000207d1275c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000207d12c8860 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000207d13a9780 .functor NOT 1, v00000207d12d6cb0_0, C4<0>, C4<0>, C4<0>;
v00000207d130bb10_0 .net *"_ivl_0", 0 0, L_00000207d13a9780;  1 drivers
v00000207d130aa30_0 .net "in1", 4 0, L_00000207d13f2890;  alias, 1 drivers
v00000207d130acb0_0 .net "in2", 4 0, L_00000207d13a8760;  alias, 1 drivers
v00000207d130b430_0 .net "out", 4 0, L_00000207d13f35b0;  alias, 1 drivers
v00000207d130b2f0_0 .net "s", 0 0, v00000207d12d6cb0_0;  alias, 1 drivers
L_00000207d13f35b0 .functor MUXZ 5, L_00000207d13a8760, L_00000207d13f2890, L_00000207d13a9780, C4<>;
S_00000207d125d530 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000207d1275c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000207d12c89e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000207d13a9710 .functor NOT 1, v00000207d12d77f0_0, C4<0>, C4<0>, C4<0>;
v00000207d130ad50_0 .net *"_ivl_0", 0 0, L_00000207d13a9710;  1 drivers
v00000207d130a530_0 .net "in1", 31 0, v00000207d130a850_0;  alias, 1 drivers
v00000207d130bbb0_0 .net "in2", 31 0, v00000207d130af30_0;  alias, 1 drivers
v00000207d130bd90_0 .net "out", 31 0, L_00000207d1405170;  alias, 1 drivers
v00000207d130b570_0 .net "s", 0 0, v00000207d12d77f0_0;  alias, 1 drivers
L_00000207d1405170 .functor MUXZ 32, v00000207d130af30_0, v00000207d130a850_0, L_00000207d13a9710, C4<>;
S_00000207d125d6c0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000207d1275c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000207d12a5120 .param/l "ADD" 0 9 12, C4<0000>;
P_00000207d12a5158 .param/l "AND" 0 9 12, C4<0010>;
P_00000207d12a5190 .param/l "NOR" 0 9 12, C4<0101>;
P_00000207d12a51c8 .param/l "OR" 0 9 12, C4<0011>;
P_00000207d12a5200 .param/l "SGT" 0 9 12, C4<0111>;
P_00000207d12a5238 .param/l "SLL" 0 9 12, C4<1000>;
P_00000207d12a5270 .param/l "SLT" 0 9 12, C4<0110>;
P_00000207d12a52a8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000207d12a52e0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000207d12a5318 .param/l "XOR" 0 9 12, C4<0100>;
P_00000207d12a5350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000207d12a5388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000207d13aa798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d130bf70_0 .net/2u *"_ivl_0", 31 0, L_00000207d13aa798;  1 drivers
v00000207d130b070_0 .net "opSel", 3 0, v00000207d12d6ad0_0;  alias, 1 drivers
v00000207d130a7b0_0 .net "operand1", 31 0, L_00000207d1404590;  alias, 1 drivers
v00000207d130be30_0 .net "operand2", 31 0, L_00000207d14044f0;  alias, 1 drivers
v00000207d130a850_0 .var "result", 31 0;
v00000207d130b610_0 .net "zero", 0 0, L_00000207d1405350;  alias, 1 drivers
E_00000207d12c8a60 .event anyedge, v00000207d12d6ad0_0, v00000207d130a7b0_0, v00000207d12d76b0_0;
L_00000207d1405350 .cmp/eq 32, v00000207d130a850_0, L_00000207d13aa798;
S_00000207d12a53d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000207d1275c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000207d13a0650 .param/l "RType" 0 4 2, C4<000000>;
P_00000207d13a0688 .param/l "add" 0 4 5, C4<100000>;
P_00000207d13a06c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000207d13a06f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000207d13a0730 .param/l "and_" 0 4 5, C4<100100>;
P_00000207d13a0768 .param/l "andi" 0 4 8, C4<001100>;
P_00000207d13a07a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000207d13a07d8 .param/l "bne" 0 4 10, C4<000101>;
P_00000207d13a0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000207d13a0848 .param/l "j" 0 4 12, C4<000010>;
P_00000207d13a0880 .param/l "jal" 0 4 12, C4<000011>;
P_00000207d13a08b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000207d13a08f0 .param/l "lw" 0 4 8, C4<100011>;
P_00000207d13a0928 .param/l "nor_" 0 4 5, C4<100111>;
P_00000207d13a0960 .param/l "or_" 0 4 5, C4<100101>;
P_00000207d13a0998 .param/l "ori" 0 4 8, C4<001101>;
P_00000207d13a09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000207d13a0a08 .param/l "sll" 0 4 6, C4<000000>;
P_00000207d13a0a40 .param/l "slt" 0 4 5, C4<101010>;
P_00000207d13a0a78 .param/l "slti" 0 4 8, C4<101010>;
P_00000207d13a0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_00000207d13a0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_00000207d13a0b20 .param/l "subu" 0 4 5, C4<100011>;
P_00000207d13a0b58 .param/l "sw" 0 4 8, C4<101011>;
P_00000207d13a0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_00000207d13a0bc8 .param/l "xori" 0 4 8, C4<001110>;
v00000207d130c150_0 .var "PCsrc", 0 0;
v00000207d130a8f0_0 .net "funct", 5 0, L_00000207d13f3470;  alias, 1 drivers
v00000207d130a5d0_0 .net "opcode", 5 0, L_00000207d13a7a40;  alias, 1 drivers
v00000207d130a990_0 .net "operand1", 31 0, L_00000207d13a8f30;  alias, 1 drivers
v00000207d130aad0_0 .net "operand2", 31 0, L_00000207d14044f0;  alias, 1 drivers
v00000207d130a350_0 .net "rst", 0 0, v00000207d13a86c0_0;  alias, 1 drivers
E_00000207d12c9860/0 .event anyedge, v00000207d12d6350_0, v00000207d12d6210_0, v00000207d130bcf0_0, v00000207d12d76b0_0;
E_00000207d12c9860/1 .event anyedge, v00000207d12d6d50_0;
E_00000207d12c9860 .event/or E_00000207d12c9860/0, E_00000207d12c9860/1;
S_00000207d128d7b0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000207d1275c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000207d130adf0 .array "DataMem", 0 1023, 31 0;
v00000207d130a3f0_0 .net "address", 31 0, v00000207d130a850_0;  alias, 1 drivers
v00000207d130b6b0_0 .net "clock", 0 0, L_00000207d13a9010;  1 drivers
v00000207d130a670_0 .net "data", 31 0, L_00000207d13a97f0;  alias, 1 drivers
v00000207d130ae90_0 .var/i "i", 31 0;
v00000207d130af30_0 .var "q", 31 0;
v00000207d130afd0_0 .net "rden", 0 0, v00000207d12d6c10_0;  alias, 1 drivers
v00000207d130ba70_0 .net "wren", 0 0, v00000207d12d6fd0_0;  alias, 1 drivers
E_00000207d12ca4e0 .event posedge, v00000207d130b6b0_0;
S_00000207d128d940 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000207d1275c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000207d12c8c20 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000207d130b1b0_0 .net "PCin", 31 0, L_00000207d13f3a10;  alias, 1 drivers
v00000207d130b250_0 .var "PCout", 31 0;
v00000207d130b390_0 .net "clk", 0 0, L_00000207d13a8de0;  alias, 1 drivers
v00000207d130b4d0_0 .net "rst", 0 0, v00000207d13a86c0_0;  alias, 1 drivers
    .scope S_00000207d12a53d0;
T_0 ;
    %wait E_00000207d12c9860;
    %load/vec4 v00000207d130a350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000207d130c150_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000207d130a5d0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000207d130a990_0;
    %load/vec4 v00000207d130aad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000207d130a5d0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000207d130a990_0;
    %load/vec4 v00000207d130aad0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000207d130a5d0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000207d130a5d0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000207d130a5d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000207d130a8f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000207d130c150_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000207d128d940;
T_1 ;
    %wait E_00000207d12c8820;
    %load/vec4 v00000207d130b4d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000207d130b250_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000207d130b1b0_0;
    %assign/vec4 v00000207d130b250_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000207d13669c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d12d72f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000207d12d72f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000207d12d72f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %load/vec4 v00000207d12d72f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d12d72f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d12d6e90, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000207d1275db0;
T_3 ;
    %wait E_00000207d12c8560;
    %load/vec4 v00000207d12d6350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000207d12d6170_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000207d12d60d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000207d12d6df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000207d12d6fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000207d12d77f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000207d12d6c10_0, 0;
    %assign/vec4 v00000207d12d6cb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000207d12d6170_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000207d12d6ad0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000207d12d60d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000207d12d6df0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000207d12d6fd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000207d12d77f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000207d12d6c10_0, 0, 1;
    %store/vec4 v00000207d12d6cb0_0, 0, 1;
    %load/vec4 v00000207d12d6210_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d6170_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d6cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d6df0_0, 0;
    %load/vec4 v00000207d12d6d50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d60d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d60d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d6df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d6cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d60d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d6df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000207d12d6cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d60d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d6df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d60d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d6df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d60d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d6df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d60d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d6df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d60d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d6c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d6df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d60d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d77f0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d6fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207d12d60d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000207d12d6ad0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000207d1366b50;
T_4 ;
    %wait E_00000207d12c8820;
    %fork t_1, S_00000207d12752e0;
    %jmp t_0;
    .scope S_00000207d12752e0;
t_1 ;
    %load/vec4 v00000207d130b930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d12d6670_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000207d12d6670_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000207d12d6670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d130c0b0, 0, 4;
    %load/vec4 v00000207d12d6670_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d12d6670_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000207d130c1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000207d130ab70_0;
    %load/vec4 v00000207d130c010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d130c0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d130c0b0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000207d1366b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000207d1366b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d130b7f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000207d130b7f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000207d130b7f0_0;
    %ix/getv/s 4, v00000207d130b7f0_0;
    %load/vec4a v00000207d130c0b0, 4;
    %ix/getv/s 4, v00000207d130b7f0_0;
    %load/vec4a v00000207d130c0b0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000207d130b7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d130b7f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000207d125d6c0;
T_6 ;
    %wait E_00000207d12c8a60;
    %load/vec4 v00000207d130b070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000207d130a850_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000207d130a7b0_0;
    %load/vec4 v00000207d130be30_0;
    %add;
    %assign/vec4 v00000207d130a850_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000207d130a7b0_0;
    %load/vec4 v00000207d130be30_0;
    %sub;
    %assign/vec4 v00000207d130a850_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000207d130a7b0_0;
    %load/vec4 v00000207d130be30_0;
    %and;
    %assign/vec4 v00000207d130a850_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000207d130a7b0_0;
    %load/vec4 v00000207d130be30_0;
    %or;
    %assign/vec4 v00000207d130a850_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000207d130a7b0_0;
    %load/vec4 v00000207d130be30_0;
    %xor;
    %assign/vec4 v00000207d130a850_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000207d130a7b0_0;
    %load/vec4 v00000207d130be30_0;
    %or;
    %inv;
    %assign/vec4 v00000207d130a850_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000207d130a7b0_0;
    %load/vec4 v00000207d130be30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000207d130a850_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000207d130be30_0;
    %load/vec4 v00000207d130a7b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000207d130a850_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000207d130a7b0_0;
    %ix/getv 4, v00000207d130be30_0;
    %shiftl 4;
    %assign/vec4 v00000207d130a850_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000207d130a7b0_0;
    %ix/getv 4, v00000207d130be30_0;
    %shiftr 4;
    %assign/vec4 v00000207d130a850_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000207d128d7b0;
T_7 ;
    %wait E_00000207d12ca4e0;
    %load/vec4 v00000207d130afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000207d130a3f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000207d130adf0, 4;
    %assign/vec4 v00000207d130af30_0, 0;
T_7.0 ;
    %load/vec4 v00000207d130ba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000207d130a670_0;
    %ix/getv 3, v00000207d130a3f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d130adf0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000207d128d7b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d130ae90_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000207d130ae90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000207d130ae90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d130adf0, 0, 4;
    %load/vec4 v00000207d130ae90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d130ae90_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d130adf0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d130adf0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d130adf0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d130adf0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d130adf0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d130adf0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d130adf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d130adf0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d130adf0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d130adf0, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000207d128d7b0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d130ae90_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000207d130ae90_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000207d130ae90_0;
    %load/vec4a v00000207d130adf0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000207d130ae90_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000207d130ae90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d130ae90_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000207d1275c20;
T_10 ;
    %wait E_00000207d12c8820;
    %load/vec4 v00000207d13a81c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000207d13a7b80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000207d13a7b80_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000207d13a7b80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000207d12ced20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207d13a8440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207d13a86c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000207d12ced20;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000207d13a8440_0;
    %inv;
    %assign/vec4 v00000207d13a8440_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000207d12ced20;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d13a86c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207d13a86c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000207d13a88a0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
