Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 09:42:01 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
SYNTH-10   Warning   Wide multiplier                             3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.729        0.000                      0                 1563        0.024        0.000                      0                 1563       54.305        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.729        0.000                      0                 1559        0.024        0.000                      0                 1559       54.305        0.000                       0                   579  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.563        0.000                      0                    4        0.713        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.072ns  (logic 59.745ns (57.964%)  route 43.327ns (42.036%))
  Logic Levels:           314  (CARRY4=282 LUT2=1 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=90, routed)          1.802     7.462    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.146     7.608 r  sm/temp_out0__0_i_60/O
                         net (fo=1, routed)           0.824     8.432    sm/temp_out0__0_i_60_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.328     8.760 r  sm/temp_out0__0_i_56/O
                         net (fo=2, routed)           0.183     8.942    sm/temp_out0__0_i_56_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.066 r  sm/temp_out0__0_i_53/O
                         net (fo=63, routed)          1.115    10.181    L_reg/M_sm_ra1[1]
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.305 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           1.119    11.424    L_reg/temp_out0_i_33_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.154    11.578 r  L_reg/temp_out0_i_1/O
                         net (fo=6, routed)           0.598    12.176    sm/M_alum_a[31]
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.327    12.503 r  sm/D_registers_q[7][31]_i_144/O
                         net (fo=1, routed)           0.000    12.503    alum/S[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.035 r  alum/D_registers_q_reg[7][31]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_135_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_125_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.377    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  alum/D_registers_q_reg[7][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    13.491    alum/D_registers_q_reg[7][31]_i_115_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  alum/D_registers_q_reg[7][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.605    alum/D_registers_q_reg[7][31]_i_109_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  alum/D_registers_q_reg[7][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_93_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.104 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          1.109    15.213    alum/data2[31]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.057 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.057    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.174 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.174    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.291    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.408    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.525    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.642 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.033 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.882    17.916    alum/data2[30]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.248 r  alum/D_registers_q[7][29]_i_45/O
                         net (fo=1, routed)           0.000    18.248    alum/D_registers_q[7][29]_i_45_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.798    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.254    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.368    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.482    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.913    20.666    alum/data2[29]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    20.995 r  alum/D_registers_q[7][28]_i_46/O
                         net (fo=1, routed)           0.000    20.995    alum/D_registers_q[7][28]_i_46_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.545 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.545    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.659    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.773    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.887 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.887    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.001 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.001    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.115 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.115    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.229 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.229    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.343 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.343    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.500 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.962    23.462    alum/data2[28]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.247 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.247    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.361 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.361    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.475 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.475    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.589 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.589    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.703 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.703    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.817 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.817    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.931 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.931    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.045    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.202 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          1.005    26.207    alum/data2[27]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.992 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.992    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.106    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.220    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.334    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.448    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.562 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.676 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.676    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.790 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.790    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.947 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.174    29.121    alum/data2[26]
    SLICE_X34Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    29.921 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.921    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.038 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.038    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.155    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.272    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.389 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.389    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.623 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.623    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.740 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.740    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.897 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.043    31.940    alum/data2[25]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    32.272 r  alum/D_registers_q[7][24]_i_44/O
                         net (fo=1, routed)           0.000    32.272    alum/D_registers_q[7][24]_i_44_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.673 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.673    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.787 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.787    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.901 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.901    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.015 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.015    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.129 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.129    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.243 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.243    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.357 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.357    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.471    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.628 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.912    34.541    alum/data2[24]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    34.870 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    34.870    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.420 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.420    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.534 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.534    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.648 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.648    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.762 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.876 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.876    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.990 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.990    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.104 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.104    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.218 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.218    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.375 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.059    37.433    alum/data2[23]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.233 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.233    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.350 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.350    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.467 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.467    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.584 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.701 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.701    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.818 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.818    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.935 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.935    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.052 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.052    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.209 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.937    40.146    alum/data2[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    40.478 r  alum/D_registers_q[7][21]_i_45/O
                         net (fo=1, routed)           0.000    40.478    alum/D_registers_q[7][21]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.028 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.028    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.142 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.142    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.256 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.256    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.370 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.370    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.484 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.598 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.598    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.712 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.712    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.826 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.826    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.983 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.218    43.201    alum/data2[21]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    43.530 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.530    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.878 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.878    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.035 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.984    46.019    alum/data2[20]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    46.348    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.012    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.126    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.240    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.354    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.468    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.582 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.582    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.695 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.853 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.962    48.814    alum/data2[19]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.599 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.599    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.713 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    49.713    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.827 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.827    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.941 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.941    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.055 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.055    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.169 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.169    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.283 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.283    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.397 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.397    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.554 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.930    51.484    alum/data2[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.813 r  alum/D_registers_q[7][17]_i_41/O
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q[7][17]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.346 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.346    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.580    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.697    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.814    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.931    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.048 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.048    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.205 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.100    54.306    alum/data2[17]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    54.638 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    54.638    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.188 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.188    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.302 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.644    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.757 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.757    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.871 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.871    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.985 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.985    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.142 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.110    57.253    alum/data2[16]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.038 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.038    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.152 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.152    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.266 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.266    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.380 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.380    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.494 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.494    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.608 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    58.608    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.722 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.722    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.836 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.836    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.993 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.302    60.295    alum/data2[15]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.080 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.194 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.194    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.308 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.308    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.422    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.536    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.650    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.764    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.878    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.035 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.308    63.343    alum/data2[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.672 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    63.672    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.222 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.222    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.336 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.336    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.450 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    64.450    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.564    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.792    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.906 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.906    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.020 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.020    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.177 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.329    66.505    alum/data2[13]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.834 r  alum/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.000    66.834    alum/D_registers_q[7][12]_i_43_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    67.347 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.347    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.464 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.464    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.581 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.581    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.698 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.698    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.815 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.815    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.932 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.932    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.049 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.206 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          1.112    69.318    alum/data2[12]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    69.650 r  alum/D_registers_q[7][11]_i_42/O
                         net (fo=1, routed)           0.000    69.650    alum/D_registers_q[7][11]_i_42_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.182 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.182    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.296 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.296    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.410 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.410    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.524 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.524    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.638 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.638    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.752 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.752    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.866 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.866    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.023 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.290    72.314    alum/data2[11]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.329    72.643 r  alum/D_registers_q[7][10]_i_43/O
                         net (fo=1, routed)           0.000    72.643    alum/D_registers_q[7][10]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.175 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.175    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.289 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.289    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.403 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.403    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.517 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.631 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.631    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.745 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.745    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.859 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.016 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.938    74.953    alum/data2[10]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.282 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    75.282    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.832 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.174 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.174    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.288 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.288    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.402 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.402    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.516 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.630 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.630    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.787 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.311    78.098    alum/data2[9]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.427 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    78.427    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.977 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.977    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.091 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.091    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.205 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.205    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.319 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.319    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.433 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.433    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.547 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.547    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.661 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.661    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.775 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.775    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.932 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.051    80.983    alum/data2[8]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.312 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000    81.312    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.862 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    81.862    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.976 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.976    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.090 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.090    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.204 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.204    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.318 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    82.318    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.432 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    82.432    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.546 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.546    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.660 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    82.660    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.817 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          0.826    83.643    alum/data2[7]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.972 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.972    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.505 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.505    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.622 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.622    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.739 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.739    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.856 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.856    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.973 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.973    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.090 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.090    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.207 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.207    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.324 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    85.324    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.481 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.234    86.715    alum/data2[6]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.518 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.635 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.635    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.752 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.752    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.869 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.869    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.986 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.986    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.103 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.220 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.220    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.337 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    88.337    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.494 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.983    89.477    alum/data2[5]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.265 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.379    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.493    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.607 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.607    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.721 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.721    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.835 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.835    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.949 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    90.949    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.063 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.063    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.220 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.059    92.279    alum/data2[4]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    92.608 r  alum/D_registers_q[7][3]_i_37/O
                         net (fo=1, routed)           0.000    92.608    alum/D_registers_q[7][3]_i_37_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.158 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.158    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.272 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.885 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.225    95.110    alum/data2[3]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    95.910 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.910    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.027 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.027    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.144 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.144    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.261 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.261    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.378 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.378    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.495 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    96.495    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.612 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.729 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.729    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.886 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.035    97.921    alum/data2[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.253 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.803 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.259 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.259    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.373 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.373    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.487 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.487    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.601 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.758 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.091   100.849    alum/data2[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.178 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   101.178    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.728 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.728    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.842 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.956 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.956    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.070 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.070    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.184 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.184    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.298 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.298    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.412 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.412    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.526 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   102.526    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.683 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.570   103.253    sm/data2[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.329   103.582 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.151   103.733    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124   103.857 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          2.006   105.863    sm/M_alum_out[0]
    SLICE_X55Y30         LUT3 (Prop_lut3_I1_O)        0.118   105.981 r  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.434   106.415    sm/D_states_q[4]_i_12_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.326   106.741 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.547   107.288    sm/D_states_q[4]_i_6_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.124   107.412 r  sm/D_states_q[4]_i_3/O
                         net (fo=1, routed)           0.000   107.412    sm/D_states_q[4]_i_3_n_0
    SLICE_X53Y28         MUXF7 (Prop_muxf7_I1_O)      0.217   107.629 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=3, routed)           0.586   108.215    sm/D_states_d__0[4]
    SLICE_X53Y28         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.440   115.956    sm/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)       -0.236   115.944    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        115.944    
                         arrival time                        -108.215    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.732ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.072ns  (logic 59.745ns (57.964%)  route 43.327ns (42.036%))
  Logic Levels:           314  (CARRY4=282 LUT2=1 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=90, routed)          1.802     7.462    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.146     7.608 r  sm/temp_out0__0_i_60/O
                         net (fo=1, routed)           0.824     8.432    sm/temp_out0__0_i_60_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.328     8.760 r  sm/temp_out0__0_i_56/O
                         net (fo=2, routed)           0.183     8.942    sm/temp_out0__0_i_56_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.066 r  sm/temp_out0__0_i_53/O
                         net (fo=63, routed)          1.115    10.181    L_reg/M_sm_ra1[1]
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.305 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           1.119    11.424    L_reg/temp_out0_i_33_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.154    11.578 r  L_reg/temp_out0_i_1/O
                         net (fo=6, routed)           0.598    12.176    sm/M_alum_a[31]
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.327    12.503 r  sm/D_registers_q[7][31]_i_144/O
                         net (fo=1, routed)           0.000    12.503    alum/S[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.035 r  alum/D_registers_q_reg[7][31]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_135_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_125_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.377    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  alum/D_registers_q_reg[7][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    13.491    alum/D_registers_q_reg[7][31]_i_115_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  alum/D_registers_q_reg[7][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.605    alum/D_registers_q_reg[7][31]_i_109_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  alum/D_registers_q_reg[7][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_93_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.104 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          1.109    15.213    alum/data2[31]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.057 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.057    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.174 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.174    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.291    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.408    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.525    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.642 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.033 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.882    17.916    alum/data2[30]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.248 r  alum/D_registers_q[7][29]_i_45/O
                         net (fo=1, routed)           0.000    18.248    alum/D_registers_q[7][29]_i_45_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.798    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.254    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.368    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.482    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.913    20.666    alum/data2[29]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    20.995 r  alum/D_registers_q[7][28]_i_46/O
                         net (fo=1, routed)           0.000    20.995    alum/D_registers_q[7][28]_i_46_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.545 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.545    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.659    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.773    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.887 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.887    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.001 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.001    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.115 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.115    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.229 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.229    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.343 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.343    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.500 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.962    23.462    alum/data2[28]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.247 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.247    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.361 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.361    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.475 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.475    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.589 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.589    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.703 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.703    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.817 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.817    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.931 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.931    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.045    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.202 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          1.005    26.207    alum/data2[27]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.992 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.992    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.106    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.220    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.334    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.448    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.562 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.676 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.676    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.790 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.790    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.947 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.174    29.121    alum/data2[26]
    SLICE_X34Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    29.921 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.921    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.038 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.038    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.155    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.272    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.389 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.389    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.623 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.623    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.740 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.740    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.897 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.043    31.940    alum/data2[25]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    32.272 r  alum/D_registers_q[7][24]_i_44/O
                         net (fo=1, routed)           0.000    32.272    alum/D_registers_q[7][24]_i_44_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.673 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.673    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.787 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.787    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.901 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.901    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.015 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.015    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.129 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.129    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.243 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.243    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.357 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.357    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.471    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.628 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.912    34.541    alum/data2[24]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    34.870 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    34.870    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.420 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.420    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.534 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.534    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.648 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.648    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.762 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.876 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.876    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.990 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.990    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.104 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.104    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.218 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.218    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.375 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.059    37.433    alum/data2[23]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.233 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.233    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.350 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.350    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.467 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.467    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.584 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.701 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.701    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.818 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.818    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.935 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.935    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.052 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.052    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.209 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.937    40.146    alum/data2[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    40.478 r  alum/D_registers_q[7][21]_i_45/O
                         net (fo=1, routed)           0.000    40.478    alum/D_registers_q[7][21]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.028 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.028    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.142 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.142    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.256 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.256    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.370 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.370    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.484 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.598 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.598    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.712 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.712    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.826 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.826    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.983 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.218    43.201    alum/data2[21]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    43.530 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.530    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.878 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.878    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.035 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.984    46.019    alum/data2[20]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    46.348    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.012    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.126    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.240    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.354    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.468    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.582 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.582    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.695 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.853 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.962    48.814    alum/data2[19]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.599 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.599    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.713 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    49.713    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.827 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.827    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.941 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.941    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.055 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.055    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.169 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.169    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.283 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.283    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.397 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.397    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.554 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.930    51.484    alum/data2[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.813 r  alum/D_registers_q[7][17]_i_41/O
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q[7][17]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.346 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.346    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.580    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.697    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.814    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.931    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.048 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.048    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.205 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.100    54.306    alum/data2[17]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    54.638 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    54.638    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.188 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.188    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.302 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.644    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.757 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.757    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.871 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.871    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.985 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.985    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.142 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.110    57.253    alum/data2[16]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.038 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.038    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.152 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.152    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.266 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.266    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.380 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.380    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.494 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.494    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.608 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    58.608    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.722 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.722    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.836 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.836    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.993 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.302    60.295    alum/data2[15]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.080 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.194 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.194    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.308 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.308    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.422    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.536    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.650    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.764    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.878    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.035 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.308    63.343    alum/data2[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.672 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    63.672    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.222 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.222    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.336 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.336    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.450 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    64.450    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.564    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.792    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.906 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.906    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.020 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.020    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.177 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.329    66.505    alum/data2[13]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.834 r  alum/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.000    66.834    alum/D_registers_q[7][12]_i_43_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    67.347 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.347    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.464 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.464    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.581 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.581    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.698 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.698    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.815 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.815    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.932 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.932    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.049 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.206 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          1.112    69.318    alum/data2[12]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    69.650 r  alum/D_registers_q[7][11]_i_42/O
                         net (fo=1, routed)           0.000    69.650    alum/D_registers_q[7][11]_i_42_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.182 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.182    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.296 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.296    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.410 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.410    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.524 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.524    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.638 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.638    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.752 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.752    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.866 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.866    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.023 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.290    72.314    alum/data2[11]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.329    72.643 r  alum/D_registers_q[7][10]_i_43/O
                         net (fo=1, routed)           0.000    72.643    alum/D_registers_q[7][10]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.175 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.175    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.289 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.289    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.403 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.403    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.517 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.631 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.631    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.745 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.745    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.859 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.016 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.938    74.953    alum/data2[10]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.282 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    75.282    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.832 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.174 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.174    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.288 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.288    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.402 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.402    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.516 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.630 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.630    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.787 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.311    78.098    alum/data2[9]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.427 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    78.427    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.977 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.977    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.091 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.091    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.205 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.205    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.319 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.319    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.433 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.433    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.547 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.547    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.661 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.661    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.775 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.775    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.932 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.051    80.983    alum/data2[8]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.312 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000    81.312    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.862 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    81.862    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.976 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.976    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.090 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.090    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.204 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.204    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.318 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    82.318    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.432 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    82.432    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.546 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.546    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.660 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    82.660    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.817 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          0.826    83.643    alum/data2[7]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.972 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.972    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.505 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.505    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.622 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.622    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.739 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.739    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.856 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.856    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.973 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.973    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.090 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.090    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.207 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.207    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.324 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    85.324    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.481 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.234    86.715    alum/data2[6]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.518 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.635 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.635    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.752 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.752    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.869 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.869    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.986 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.986    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.103 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.220 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.220    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.337 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    88.337    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.494 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.983    89.477    alum/data2[5]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.265 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.379    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.493    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.607 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.607    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.721 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.721    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.835 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.835    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.949 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    90.949    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.063 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.063    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.220 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.059    92.279    alum/data2[4]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    92.608 r  alum/D_registers_q[7][3]_i_37/O
                         net (fo=1, routed)           0.000    92.608    alum/D_registers_q[7][3]_i_37_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.158 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.158    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.272 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.885 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.225    95.110    alum/data2[3]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    95.910 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.910    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.027 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.027    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.144 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.144    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.261 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.261    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.378 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.378    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.495 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    96.495    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.612 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.729 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.729    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.886 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.035    97.921    alum/data2[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.253 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.803 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.259 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.259    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.373 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.373    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.487 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.487    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.601 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.758 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.091   100.849    alum/data2[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.178 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   101.178    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.728 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.728    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.842 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.956 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.956    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.070 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.070    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.184 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.184    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.298 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.298    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.412 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.412    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.526 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   102.526    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.683 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.570   103.253    sm/data2[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.329   103.582 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.151   103.733    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124   103.857 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          2.006   105.863    sm/M_alum_out[0]
    SLICE_X55Y30         LUT3 (Prop_lut3_I1_O)        0.118   105.981 r  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.434   106.415    sm/D_states_q[4]_i_12_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.326   106.741 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.547   107.288    sm/D_states_q[4]_i_6_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.124   107.412 r  sm/D_states_q[4]_i_3/O
                         net (fo=1, routed)           0.000   107.412    sm/D_states_q[4]_i_3_n_0
    SLICE_X53Y28         MUXF7 (Prop_muxf7_I1_O)      0.217   107.629 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=3, routed)           0.586   108.215    sm/D_states_d__0[4]
    SLICE_X53Y28         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.440   115.956    sm/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)       -0.233   115.947    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        115.947    
                         arrival time                        -108.215    
  -------------------------------------------------------------------
                         slack                                  7.732    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.883ns  (logic 59.745ns (58.071%)  route 43.138ns (41.929%))
  Logic Levels:           314  (CARRY4=282 LUT2=1 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=90, routed)          1.802     7.462    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.146     7.608 r  sm/temp_out0__0_i_60/O
                         net (fo=1, routed)           0.824     8.432    sm/temp_out0__0_i_60_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.328     8.760 r  sm/temp_out0__0_i_56/O
                         net (fo=2, routed)           0.183     8.942    sm/temp_out0__0_i_56_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.066 r  sm/temp_out0__0_i_53/O
                         net (fo=63, routed)          1.115    10.181    L_reg/M_sm_ra1[1]
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.305 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           1.119    11.424    L_reg/temp_out0_i_33_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.154    11.578 r  L_reg/temp_out0_i_1/O
                         net (fo=6, routed)           0.598    12.176    sm/M_alum_a[31]
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.327    12.503 r  sm/D_registers_q[7][31]_i_144/O
                         net (fo=1, routed)           0.000    12.503    alum/S[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.035 r  alum/D_registers_q_reg[7][31]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_135_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_125_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.377    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  alum/D_registers_q_reg[7][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    13.491    alum/D_registers_q_reg[7][31]_i_115_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  alum/D_registers_q_reg[7][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.605    alum/D_registers_q_reg[7][31]_i_109_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  alum/D_registers_q_reg[7][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_93_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.104 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          1.109    15.213    alum/data2[31]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.057 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.057    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.174 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.174    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.291    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.408    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.525    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.642 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.033 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.882    17.916    alum/data2[30]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.248 r  alum/D_registers_q[7][29]_i_45/O
                         net (fo=1, routed)           0.000    18.248    alum/D_registers_q[7][29]_i_45_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.798    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.254    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.368    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.482    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.913    20.666    alum/data2[29]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    20.995 r  alum/D_registers_q[7][28]_i_46/O
                         net (fo=1, routed)           0.000    20.995    alum/D_registers_q[7][28]_i_46_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.545 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.545    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.659    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.773    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.887 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.887    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.001 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.001    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.115 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.115    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.229 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.229    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.343 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.343    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.500 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.962    23.462    alum/data2[28]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.247 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.247    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.361 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.361    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.475 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.475    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.589 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.589    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.703 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.703    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.817 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.817    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.931 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.931    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.045    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.202 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          1.005    26.207    alum/data2[27]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.992 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.992    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.106    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.220    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.334    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.448    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.562 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.676 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.676    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.790 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.790    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.947 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.174    29.121    alum/data2[26]
    SLICE_X34Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    29.921 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.921    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.038 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.038    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.155    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.272    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.389 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.389    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.623 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.623    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.740 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.740    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.897 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.043    31.940    alum/data2[25]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    32.272 r  alum/D_registers_q[7][24]_i_44/O
                         net (fo=1, routed)           0.000    32.272    alum/D_registers_q[7][24]_i_44_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.673 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.673    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.787 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.787    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.901 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.901    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.015 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.015    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.129 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.129    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.243 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.243    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.357 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.357    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.471    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.628 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.912    34.541    alum/data2[24]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    34.870 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    34.870    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.420 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.420    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.534 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.534    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.648 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.648    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.762 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.876 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.876    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.990 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.990    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.104 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.104    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.218 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.218    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.375 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.059    37.433    alum/data2[23]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.233 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.233    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.350 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.350    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.467 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.467    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.584 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.701 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.701    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.818 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.818    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.935 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.935    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.052 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.052    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.209 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.937    40.146    alum/data2[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    40.478 r  alum/D_registers_q[7][21]_i_45/O
                         net (fo=1, routed)           0.000    40.478    alum/D_registers_q[7][21]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.028 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.028    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.142 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.142    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.256 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.256    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.370 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.370    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.484 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.598 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.598    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.712 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.712    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.826 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.826    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.983 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.218    43.201    alum/data2[21]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    43.530 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.530    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.878 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.878    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.035 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.984    46.019    alum/data2[20]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    46.348    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.012    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.126    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.240    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.354    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.468    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.582 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.582    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.695 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.853 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.962    48.814    alum/data2[19]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.599 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.599    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.713 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    49.713    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.827 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.827    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.941 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.941    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.055 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.055    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.169 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.169    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.283 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.283    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.397 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.397    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.554 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.930    51.484    alum/data2[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.813 r  alum/D_registers_q[7][17]_i_41/O
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q[7][17]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.346 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.346    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.580    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.697    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.814    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.931    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.048 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.048    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.205 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.100    54.306    alum/data2[17]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    54.638 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    54.638    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.188 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.188    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.302 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.644    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.757 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.757    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.871 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.871    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.985 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.985    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.142 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.110    57.253    alum/data2[16]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.038 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.038    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.152 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.152    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.266 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.266    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.380 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.380    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.494 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.494    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.608 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    58.608    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.722 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.722    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.836 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.836    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.993 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.302    60.295    alum/data2[15]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.080 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.194 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.194    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.308 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.308    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.422    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.536    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.650    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.764    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.878    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.035 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.308    63.343    alum/data2[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.672 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    63.672    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.222 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.222    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.336 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.336    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.450 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    64.450    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.564    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.792    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.906 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.906    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.020 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.020    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.177 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.329    66.505    alum/data2[13]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.834 r  alum/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.000    66.834    alum/D_registers_q[7][12]_i_43_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    67.347 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.347    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.464 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.464    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.581 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.581    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.698 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.698    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.815 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.815    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.932 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.932    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.049 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.206 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          1.112    69.318    alum/data2[12]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    69.650 r  alum/D_registers_q[7][11]_i_42/O
                         net (fo=1, routed)           0.000    69.650    alum/D_registers_q[7][11]_i_42_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.182 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.182    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.296 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.296    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.410 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.410    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.524 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.524    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.638 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.638    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.752 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.752    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.866 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.866    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.023 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.290    72.314    alum/data2[11]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.329    72.643 r  alum/D_registers_q[7][10]_i_43/O
                         net (fo=1, routed)           0.000    72.643    alum/D_registers_q[7][10]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.175 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.175    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.289 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.289    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.403 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.403    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.517 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.631 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.631    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.745 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.745    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.859 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.016 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.938    74.953    alum/data2[10]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.282 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    75.282    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.832 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.174 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.174    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.288 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.288    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.402 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.402    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.516 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.630 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.630    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.787 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.311    78.098    alum/data2[9]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.427 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    78.427    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.977 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.977    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.091 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.091    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.205 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.205    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.319 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.319    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.433 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.433    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.547 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.547    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.661 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.661    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.775 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.775    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.932 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.051    80.983    alum/data2[8]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.312 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000    81.312    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.862 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    81.862    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.976 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.976    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.090 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.090    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.204 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.204    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.318 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    82.318    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.432 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    82.432    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.546 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.546    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.660 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    82.660    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.817 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          0.826    83.643    alum/data2[7]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.972 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.972    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.505 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.505    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.622 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.622    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.739 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.739    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.856 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.856    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.973 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.973    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.090 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.090    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.207 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.207    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.324 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    85.324    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.481 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.234    86.715    alum/data2[6]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.518 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.635 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.635    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.752 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.752    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.869 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.869    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.986 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.986    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.103 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.220 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.220    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.337 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    88.337    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.494 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.983    89.477    alum/data2[5]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.265 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.379    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.493    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.607 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.607    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.721 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.721    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.835 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.835    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.949 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    90.949    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.063 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.063    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.220 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.059    92.279    alum/data2[4]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    92.608 r  alum/D_registers_q[7][3]_i_37/O
                         net (fo=1, routed)           0.000    92.608    alum/D_registers_q[7][3]_i_37_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.158 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.158    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.272 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.885 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.225    95.110    alum/data2[3]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    95.910 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.910    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.027 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.027    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.144 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.144    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.261 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.261    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.378 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.378    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.495 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    96.495    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.612 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.729 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.729    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.886 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.035    97.921    alum/data2[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.253 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.803 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.259 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.259    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.373 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.373    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.487 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.487    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.601 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.758 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.091   100.849    alum/data2[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.178 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   101.178    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.728 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.728    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.842 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.956 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.956    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.070 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.070    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.184 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.184    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.298 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.298    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.412 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.412    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.526 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   102.526    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.683 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.570   103.253    sm/data2[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.329   103.582 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.151   103.733    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124   103.857 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          2.006   105.863    sm/M_alum_out[0]
    SLICE_X55Y30         LUT3 (Prop_lut3_I1_O)        0.118   105.981 r  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.434   106.415    sm/D_states_q[4]_i_12_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.326   106.741 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.547   107.288    sm/D_states_q[4]_i_6_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.124   107.412 r  sm/D_states_q[4]_i_3/O
                         net (fo=1, routed)           0.000   107.412    sm/D_states_q[4]_i_3_n_0
    SLICE_X53Y28         MUXF7 (Prop_muxf7_I1_O)      0.217   107.629 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=3, routed)           0.397   108.025    sm/D_states_d__0[4]
    SLICE_X53Y28         FDRE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.440   115.956    sm/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)       -0.256   115.924    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        115.924    
                         arrival time                        -108.026    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.857ns  (logic 59.549ns (57.895%)  route 43.309ns (42.105%))
  Logic Levels:           314  (CARRY4=282 LUT2=1 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=90, routed)          1.802     7.462    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.146     7.608 r  sm/temp_out0__0_i_60/O
                         net (fo=1, routed)           0.824     8.432    sm/temp_out0__0_i_60_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.328     8.760 r  sm/temp_out0__0_i_56/O
                         net (fo=2, routed)           0.183     8.942    sm/temp_out0__0_i_56_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.066 r  sm/temp_out0__0_i_53/O
                         net (fo=63, routed)          1.115    10.181    L_reg/M_sm_ra1[1]
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.305 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           1.119    11.424    L_reg/temp_out0_i_33_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.154    11.578 r  L_reg/temp_out0_i_1/O
                         net (fo=6, routed)           0.598    12.176    sm/M_alum_a[31]
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.327    12.503 r  sm/D_registers_q[7][31]_i_144/O
                         net (fo=1, routed)           0.000    12.503    alum/S[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.035 r  alum/D_registers_q_reg[7][31]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_135_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_125_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.377    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  alum/D_registers_q_reg[7][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    13.491    alum/D_registers_q_reg[7][31]_i_115_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  alum/D_registers_q_reg[7][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.605    alum/D_registers_q_reg[7][31]_i_109_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  alum/D_registers_q_reg[7][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_93_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.104 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          1.109    15.213    alum/data2[31]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.057 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.057    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.174 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.174    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.291    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.408    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.525    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.642 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.033 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.882    17.916    alum/data2[30]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.248 r  alum/D_registers_q[7][29]_i_45/O
                         net (fo=1, routed)           0.000    18.248    alum/D_registers_q[7][29]_i_45_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.798    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.254    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.368    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.482    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.913    20.666    alum/data2[29]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    20.995 r  alum/D_registers_q[7][28]_i_46/O
                         net (fo=1, routed)           0.000    20.995    alum/D_registers_q[7][28]_i_46_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.545 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.545    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.659    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.773    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.887 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.887    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.001 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.001    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.115 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.115    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.229 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.229    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.343 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.343    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.500 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.962    23.462    alum/data2[28]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.247 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.247    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.361 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.361    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.475 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.475    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.589 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.589    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.703 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.703    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.817 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.817    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.931 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.931    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.045    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.202 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          1.005    26.207    alum/data2[27]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.992 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.992    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.106    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.220    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.334    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.448    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.562 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.676 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.676    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.790 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.790    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.947 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.174    29.121    alum/data2[26]
    SLICE_X34Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    29.921 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.921    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.038 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.038    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.155    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.272    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.389 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.389    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.623 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.623    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.740 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.740    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.897 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.043    31.940    alum/data2[25]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    32.272 r  alum/D_registers_q[7][24]_i_44/O
                         net (fo=1, routed)           0.000    32.272    alum/D_registers_q[7][24]_i_44_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.673 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.673    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.787 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.787    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.901 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.901    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.015 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.015    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.129 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.129    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.243 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.243    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.357 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.357    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.471    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.628 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.912    34.541    alum/data2[24]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    34.870 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    34.870    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.420 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.420    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.534 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.534    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.648 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.648    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.762 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.876 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.876    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.990 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.990    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.104 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.104    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.218 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.218    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.375 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.059    37.433    alum/data2[23]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.233 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.233    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.350 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.350    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.467 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.467    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.584 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.701 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.701    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.818 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.818    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.935 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.935    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.052 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.052    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.209 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.937    40.146    alum/data2[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    40.478 r  alum/D_registers_q[7][21]_i_45/O
                         net (fo=1, routed)           0.000    40.478    alum/D_registers_q[7][21]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.028 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.028    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.142 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.142    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.256 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.256    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.370 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.370    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.484 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.598 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.598    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.712 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.712    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.826 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.826    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.983 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.218    43.201    alum/data2[21]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    43.530 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.530    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.878 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.878    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.035 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.984    46.019    alum/data2[20]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    46.348    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.012    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.126    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.240    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.354    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.468    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.582 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.582    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.695 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.853 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.962    48.814    alum/data2[19]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.599 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.599    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.713 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    49.713    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.827 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.827    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.941 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.941    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.055 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.055    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.169 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.169    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.283 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.283    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.397 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.397    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.554 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.930    51.484    alum/data2[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.813 r  alum/D_registers_q[7][17]_i_41/O
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q[7][17]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.346 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.346    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.580    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.697    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.814    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.931    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.048 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.048    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.205 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.100    54.306    alum/data2[17]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    54.638 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    54.638    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.188 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.188    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.302 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.644    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.757 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.757    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.871 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.871    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.985 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.985    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.142 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.110    57.253    alum/data2[16]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.038 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.038    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.152 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.152    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.266 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.266    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.380 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.380    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.494 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.494    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.608 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    58.608    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.722 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.722    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.836 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.836    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.993 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.302    60.295    alum/data2[15]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.080 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.194 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.194    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.308 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.308    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.422    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.536    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.650    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.764    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.878    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.035 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.308    63.343    alum/data2[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.672 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    63.672    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.222 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.222    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.336 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.336    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.450 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    64.450    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.564    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.792    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.906 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.906    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.020 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.020    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.177 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.329    66.505    alum/data2[13]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.834 r  alum/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.000    66.834    alum/D_registers_q[7][12]_i_43_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    67.347 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.347    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.464 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.464    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.581 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.581    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.698 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.698    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.815 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.815    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.932 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.932    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.049 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.206 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          1.112    69.318    alum/data2[12]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    69.650 r  alum/D_registers_q[7][11]_i_42/O
                         net (fo=1, routed)           0.000    69.650    alum/D_registers_q[7][11]_i_42_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.182 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.182    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.296 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.296    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.410 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.410    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.524 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.524    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.638 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.638    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.752 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.752    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.866 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.866    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.023 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.290    72.314    alum/data2[11]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.329    72.643 r  alum/D_registers_q[7][10]_i_43/O
                         net (fo=1, routed)           0.000    72.643    alum/D_registers_q[7][10]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.175 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.175    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.289 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.289    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.403 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.403    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.517 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.631 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.631    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.745 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.745    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.859 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.016 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.938    74.953    alum/data2[10]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.282 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    75.282    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.832 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.174 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.174    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.288 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.288    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.402 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.402    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.516 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.630 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.630    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.787 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.311    78.098    alum/data2[9]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.427 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    78.427    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.977 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.977    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.091 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.091    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.205 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.205    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.319 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.319    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.433 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.433    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.547 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.547    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.661 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.661    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.775 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.775    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.932 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.051    80.983    alum/data2[8]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.312 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000    81.312    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.862 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    81.862    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.976 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.976    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.090 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.090    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.204 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.204    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.318 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    82.318    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.432 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    82.432    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.546 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.546    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.660 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    82.660    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.817 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          0.826    83.643    alum/data2[7]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.972 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.972    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.505 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.505    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.622 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.622    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.739 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.739    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.856 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.856    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.973 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.973    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.090 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.090    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.207 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.207    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.324 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    85.324    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.481 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.234    86.715    alum/data2[6]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.518 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.635 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.635    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.752 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.752    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.869 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.869    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.986 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.986    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.103 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.220 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.220    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.337 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    88.337    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.494 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.983    89.477    alum/data2[5]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.265 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.379    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.493    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.607 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.607    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.721 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.721    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.835 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.835    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.949 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    90.949    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.063 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.063    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.220 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.059    92.279    alum/data2[4]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    92.608 r  alum/D_registers_q[7][3]_i_37/O
                         net (fo=1, routed)           0.000    92.608    alum/D_registers_q[7][3]_i_37_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.158 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.158    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.272 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.885 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.225    95.110    alum/data2[3]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    95.910 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.910    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.027 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.027    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.144 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.144    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.261 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.261    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.378 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.378    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.495 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    96.495    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.612 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.729 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.729    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.886 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.035    97.921    alum/data2[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.253 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.803 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.259 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.259    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.373 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.373    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.487 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.487    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.601 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.758 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.091   100.849    alum/data2[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.178 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   101.178    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.728 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.728    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.842 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.956 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.956    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.070 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.070    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.184 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.184    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.298 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.298    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.412 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.412    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.526 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   102.526    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.683 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.570   103.253    sm/data2[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.329   103.582 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.151   103.733    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124   103.857 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.504   105.361    sm/M_alum_out[0]
    SLICE_X48Y29         LUT3 (Prop_lut3_I2_O)        0.124   105.485 f  sm/D_states_q[0]_i_24/O
                         net (fo=1, routed)           0.812   106.297    sm/D_states_q[0]_i_24_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.124   106.421 r  sm/D_states_q[0]_i_8/O
                         net (fo=1, routed)           0.634   107.056    sm/D_states_q[0]_i_8_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124   107.180 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000   107.180    sm/D_states_q[0]_i_3_n_0
    SLICE_X49Y29         MUXF7 (Prop_muxf7_I1_O)      0.217   107.397 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.603   108.000    sm/D_states_d__0[0]
    SLICE_X49Y29         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.440   115.956    sm/clk_IBUF_BUFG
    SLICE_X49Y29         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X49Y29         FDSE (Setup_fdse_C_D)       -0.236   115.944    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        115.944    
                         arrival time                        -108.000    
  -------------------------------------------------------------------
                         slack                                  7.944    

Slack (MET) :             8.019ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.776ns  (logic 59.549ns (57.941%)  route 43.227ns (42.059%))
  Logic Levels:           314  (CARRY4=282 LUT2=1 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=90, routed)          1.802     7.462    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.146     7.608 r  sm/temp_out0__0_i_60/O
                         net (fo=1, routed)           0.824     8.432    sm/temp_out0__0_i_60_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.328     8.760 r  sm/temp_out0__0_i_56/O
                         net (fo=2, routed)           0.183     8.942    sm/temp_out0__0_i_56_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.066 r  sm/temp_out0__0_i_53/O
                         net (fo=63, routed)          1.115    10.181    L_reg/M_sm_ra1[1]
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.305 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           1.119    11.424    L_reg/temp_out0_i_33_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.154    11.578 r  L_reg/temp_out0_i_1/O
                         net (fo=6, routed)           0.598    12.176    sm/M_alum_a[31]
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.327    12.503 r  sm/D_registers_q[7][31]_i_144/O
                         net (fo=1, routed)           0.000    12.503    alum/S[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.035 r  alum/D_registers_q_reg[7][31]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_135_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_125_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.377    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  alum/D_registers_q_reg[7][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    13.491    alum/D_registers_q_reg[7][31]_i_115_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  alum/D_registers_q_reg[7][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.605    alum/D_registers_q_reg[7][31]_i_109_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  alum/D_registers_q_reg[7][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_93_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.104 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          1.109    15.213    alum/data2[31]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.057 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.057    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.174 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.174    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.291    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.408    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.525    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.642 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.033 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.882    17.916    alum/data2[30]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.248 r  alum/D_registers_q[7][29]_i_45/O
                         net (fo=1, routed)           0.000    18.248    alum/D_registers_q[7][29]_i_45_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.798    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.254    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.368    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.482    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.913    20.666    alum/data2[29]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    20.995 r  alum/D_registers_q[7][28]_i_46/O
                         net (fo=1, routed)           0.000    20.995    alum/D_registers_q[7][28]_i_46_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.545 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.545    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.659    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.773    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.887 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.887    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.001 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.001    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.115 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.115    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.229 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.229    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.343 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.343    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.500 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.962    23.462    alum/data2[28]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.247 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.247    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.361 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.361    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.475 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.475    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.589 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.589    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.703 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.703    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.817 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.817    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.931 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.931    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.045    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.202 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          1.005    26.207    alum/data2[27]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.992 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.992    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.106    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.220    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.334    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.448    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.562 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.676 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.676    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.790 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.790    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.947 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.174    29.121    alum/data2[26]
    SLICE_X34Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    29.921 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.921    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.038 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.038    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.155    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.272    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.389 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.389    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.623 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.623    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.740 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.740    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.897 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.043    31.940    alum/data2[25]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    32.272 r  alum/D_registers_q[7][24]_i_44/O
                         net (fo=1, routed)           0.000    32.272    alum/D_registers_q[7][24]_i_44_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.673 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.673    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.787 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.787    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.901 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.901    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.015 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.015    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.129 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.129    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.243 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.243    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.357 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.357    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.471    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.628 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.912    34.541    alum/data2[24]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    34.870 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    34.870    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.420 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.420    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.534 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.534    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.648 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.648    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.762 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.876 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.876    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.990 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.990    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.104 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.104    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.218 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.218    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.375 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.059    37.433    alum/data2[23]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.233 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.233    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.350 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.350    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.467 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.467    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.584 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.701 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.701    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.818 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.818    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.935 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.935    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.052 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.052    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.209 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.937    40.146    alum/data2[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    40.478 r  alum/D_registers_q[7][21]_i_45/O
                         net (fo=1, routed)           0.000    40.478    alum/D_registers_q[7][21]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.028 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.028    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.142 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.142    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.256 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.256    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.370 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.370    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.484 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.598 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.598    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.712 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.712    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.826 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.826    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.983 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.218    43.201    alum/data2[21]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    43.530 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.530    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.878 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.878    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.035 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.984    46.019    alum/data2[20]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    46.348    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.012    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.126    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.240    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.354    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.468    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.582 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.582    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.695 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.853 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.962    48.814    alum/data2[19]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.599 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.599    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.713 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    49.713    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.827 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.827    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.941 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.941    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.055 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.055    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.169 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.169    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.283 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.283    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.397 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.397    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.554 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.930    51.484    alum/data2[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.813 r  alum/D_registers_q[7][17]_i_41/O
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q[7][17]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.346 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.346    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.580    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.697    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.814    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.931    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.048 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.048    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.205 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.100    54.306    alum/data2[17]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    54.638 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    54.638    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.188 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.188    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.302 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.644    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.757 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.757    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.871 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.871    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.985 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.985    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.142 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.110    57.253    alum/data2[16]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.038 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.038    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.152 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.152    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.266 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.266    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.380 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.380    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.494 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.494    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.608 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    58.608    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.722 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.722    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.836 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.836    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.993 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.302    60.295    alum/data2[15]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.080 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.194 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.194    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.308 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.308    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.422    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.536    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.650    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.764    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.878    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.035 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.308    63.343    alum/data2[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.672 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    63.672    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.222 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.222    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.336 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.336    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.450 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    64.450    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.564    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.792    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.906 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.906    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.020 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.020    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.177 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.329    66.505    alum/data2[13]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.834 r  alum/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.000    66.834    alum/D_registers_q[7][12]_i_43_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    67.347 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.347    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.464 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.464    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.581 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.581    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.698 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.698    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.815 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.815    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.932 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.932    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.049 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.206 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          1.112    69.318    alum/data2[12]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    69.650 r  alum/D_registers_q[7][11]_i_42/O
                         net (fo=1, routed)           0.000    69.650    alum/D_registers_q[7][11]_i_42_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.182 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.182    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.296 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.296    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.410 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.410    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.524 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.524    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.638 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.638    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.752 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.752    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.866 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.866    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.023 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.290    72.314    alum/data2[11]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.329    72.643 r  alum/D_registers_q[7][10]_i_43/O
                         net (fo=1, routed)           0.000    72.643    alum/D_registers_q[7][10]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.175 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.175    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.289 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.289    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.403 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.403    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.517 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.631 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.631    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.745 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.745    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.859 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.016 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.938    74.953    alum/data2[10]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.282 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    75.282    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.832 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.174 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.174    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.288 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.288    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.402 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.402    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.516 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.630 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.630    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.787 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.311    78.098    alum/data2[9]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.427 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    78.427    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.977 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.977    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.091 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.091    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.205 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.205    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.319 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.319    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.433 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.433    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.547 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.547    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.661 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.661    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.775 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.775    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.932 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.051    80.983    alum/data2[8]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.312 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000    81.312    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.862 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    81.862    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.976 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.976    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.090 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.090    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.204 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.204    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.318 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    82.318    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.432 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    82.432    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.546 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.546    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.660 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    82.660    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.817 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          0.826    83.643    alum/data2[7]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.972 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.972    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.505 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.505    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.622 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.622    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.739 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.739    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.856 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.856    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.973 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.973    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.090 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.090    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.207 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.207    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.324 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    85.324    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.481 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.234    86.715    alum/data2[6]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.518 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.635 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.635    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.752 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.752    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.869 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.869    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.986 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.986    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.103 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.220 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.220    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.337 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    88.337    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.494 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.983    89.477    alum/data2[5]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.265 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.379    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.493    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.607 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.607    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.721 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.721    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.835 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.835    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.949 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    90.949    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.063 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.063    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.220 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.059    92.279    alum/data2[4]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    92.608 r  alum/D_registers_q[7][3]_i_37/O
                         net (fo=1, routed)           0.000    92.608    alum/D_registers_q[7][3]_i_37_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.158 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.158    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.272 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.885 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.225    95.110    alum/data2[3]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    95.910 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.910    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.027 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.027    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.144 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.144    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.261 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.261    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.378 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.378    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.495 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    96.495    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.612 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.729 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.729    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.886 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.035    97.921    alum/data2[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.253 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.803 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.259 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.259    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.373 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.373    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.487 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.487    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.601 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.758 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.091   100.849    alum/data2[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.178 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   101.178    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.728 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.728    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.842 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.956 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.956    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.070 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.070    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.184 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.184    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.298 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.298    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.412 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.412    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.526 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   102.526    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.683 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.570   103.253    sm/data2[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.329   103.582 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.151   103.733    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124   103.857 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.504   105.361    sm/M_alum_out[0]
    SLICE_X48Y29         LUT3 (Prop_lut3_I2_O)        0.124   105.485 f  sm/D_states_q[0]_i_24/O
                         net (fo=1, routed)           0.812   106.297    sm/D_states_q[0]_i_24_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.124   106.421 r  sm/D_states_q[0]_i_8/O
                         net (fo=1, routed)           0.634   107.056    sm/D_states_q[0]_i_8_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124   107.180 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000   107.180    sm/D_states_q[0]_i_3_n_0
    SLICE_X49Y29         MUXF7 (Prop_muxf7_I1_O)      0.217   107.397 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.521   107.918    sm/D_states_d__0[0]
    SLICE_X48Y28         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.439   115.955    sm/clk_IBUF_BUFG
    SLICE_X48Y28         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.259   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X48Y28         FDSE (Setup_fdse_C_D)       -0.242   115.937    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        115.937    
                         arrival time                        -107.918    
  -------------------------------------------------------------------
                         slack                                  8.019    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.769ns  (logic 59.549ns (57.945%)  route 43.220ns (42.055%))
  Logic Levels:           314  (CARRY4=282 LUT2=1 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=90, routed)          1.802     7.462    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.146     7.608 r  sm/temp_out0__0_i_60/O
                         net (fo=1, routed)           0.824     8.432    sm/temp_out0__0_i_60_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.328     8.760 r  sm/temp_out0__0_i_56/O
                         net (fo=2, routed)           0.183     8.942    sm/temp_out0__0_i_56_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.066 r  sm/temp_out0__0_i_53/O
                         net (fo=63, routed)          1.115    10.181    L_reg/M_sm_ra1[1]
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.305 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           1.119    11.424    L_reg/temp_out0_i_33_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.154    11.578 r  L_reg/temp_out0_i_1/O
                         net (fo=6, routed)           0.598    12.176    sm/M_alum_a[31]
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.327    12.503 r  sm/D_registers_q[7][31]_i_144/O
                         net (fo=1, routed)           0.000    12.503    alum/S[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.035 r  alum/D_registers_q_reg[7][31]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_135_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_125_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.377    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  alum/D_registers_q_reg[7][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    13.491    alum/D_registers_q_reg[7][31]_i_115_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  alum/D_registers_q_reg[7][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.605    alum/D_registers_q_reg[7][31]_i_109_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  alum/D_registers_q_reg[7][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_93_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.104 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          1.109    15.213    alum/data2[31]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.057 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.057    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.174 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.174    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.291    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.408    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.525    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.642 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.033 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.882    17.916    alum/data2[30]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.248 r  alum/D_registers_q[7][29]_i_45/O
                         net (fo=1, routed)           0.000    18.248    alum/D_registers_q[7][29]_i_45_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.798    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.254    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.368    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.482    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.913    20.666    alum/data2[29]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    20.995 r  alum/D_registers_q[7][28]_i_46/O
                         net (fo=1, routed)           0.000    20.995    alum/D_registers_q[7][28]_i_46_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.545 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.545    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.659    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.773    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.887 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.887    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.001 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.001    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.115 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.115    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.229 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.229    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.343 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.343    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.500 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.962    23.462    alum/data2[28]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.247 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.247    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.361 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.361    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.475 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.475    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.589 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.589    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.703 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.703    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.817 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.817    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.931 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.931    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.045    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.202 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          1.005    26.207    alum/data2[27]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.992 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.992    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.106    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.220    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.334    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.448    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.562 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.676 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.676    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.790 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.790    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.947 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.174    29.121    alum/data2[26]
    SLICE_X34Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    29.921 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.921    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.038 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.038    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.155    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.272    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.389 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.389    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.623 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.623    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.740 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.740    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.897 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.043    31.940    alum/data2[25]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    32.272 r  alum/D_registers_q[7][24]_i_44/O
                         net (fo=1, routed)           0.000    32.272    alum/D_registers_q[7][24]_i_44_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.673 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.673    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.787 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.787    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.901 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.901    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.015 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.015    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.129 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.129    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.243 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.243    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.357 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.357    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.471    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.628 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.912    34.541    alum/data2[24]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    34.870 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    34.870    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.420 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.420    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.534 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.534    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.648 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.648    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.762 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.876 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.876    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.990 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.990    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.104 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.104    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.218 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.218    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.375 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.059    37.433    alum/data2[23]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.233 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.233    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.350 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.350    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.467 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.467    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.584 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.701 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.701    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.818 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.818    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.935 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.935    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.052 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.052    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.209 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.937    40.146    alum/data2[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    40.478 r  alum/D_registers_q[7][21]_i_45/O
                         net (fo=1, routed)           0.000    40.478    alum/D_registers_q[7][21]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.028 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.028    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.142 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.142    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.256 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.256    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.370 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.370    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.484 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.598 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.598    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.712 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.712    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.826 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.826    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.983 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.218    43.201    alum/data2[21]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    43.530 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.530    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.878 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.878    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.035 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.984    46.019    alum/data2[20]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    46.348    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.012    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.126    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.240    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.354    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.468    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.582 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.582    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.695 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.853 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.962    48.814    alum/data2[19]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.599 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.599    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.713 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    49.713    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.827 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.827    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.941 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.941    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.055 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.055    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.169 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.169    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.283 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.283    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.397 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.397    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.554 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.930    51.484    alum/data2[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.813 r  alum/D_registers_q[7][17]_i_41/O
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q[7][17]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.346 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.346    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.580    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.697    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.814    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.931    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.048 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.048    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.205 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.100    54.306    alum/data2[17]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    54.638 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    54.638    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.188 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.188    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.302 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.644    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.757 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.757    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.871 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.871    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.985 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.985    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.142 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.110    57.253    alum/data2[16]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.038 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.038    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.152 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.152    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.266 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.266    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.380 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.380    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.494 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.494    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.608 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    58.608    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.722 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.722    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.836 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.836    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.993 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.302    60.295    alum/data2[15]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.080 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.194 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.194    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.308 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.308    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.422    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.536    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.650    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.764    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.878    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.035 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.308    63.343    alum/data2[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.672 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    63.672    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.222 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.222    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.336 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.336    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.450 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    64.450    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.564    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.792    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.906 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.906    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.020 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.020    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.177 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.329    66.505    alum/data2[13]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.834 r  alum/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.000    66.834    alum/D_registers_q[7][12]_i_43_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    67.347 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.347    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.464 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.464    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.581 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.581    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.698 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.698    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.815 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.815    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.932 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.932    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.049 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.206 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          1.112    69.318    alum/data2[12]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    69.650 r  alum/D_registers_q[7][11]_i_42/O
                         net (fo=1, routed)           0.000    69.650    alum/D_registers_q[7][11]_i_42_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.182 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.182    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.296 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.296    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.410 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.410    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.524 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.524    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.638 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.638    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.752 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.752    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.866 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.866    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.023 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.290    72.314    alum/data2[11]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.329    72.643 r  alum/D_registers_q[7][10]_i_43/O
                         net (fo=1, routed)           0.000    72.643    alum/D_registers_q[7][10]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.175 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.175    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.289 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.289    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.403 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.403    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.517 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.631 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.631    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.745 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.745    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.859 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.016 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.938    74.953    alum/data2[10]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.282 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    75.282    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.832 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.174 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.174    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.288 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.288    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.402 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.402    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.516 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.630 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.630    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.787 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.311    78.098    alum/data2[9]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.427 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    78.427    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.977 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.977    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.091 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.091    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.205 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.205    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.319 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.319    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.433 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.433    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.547 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.547    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.661 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.661    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.775 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.775    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.932 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.051    80.983    alum/data2[8]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.312 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000    81.312    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.862 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    81.862    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.976 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.976    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.090 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.090    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.204 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.204    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.318 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    82.318    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.432 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    82.432    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.546 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.546    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.660 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    82.660    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.817 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          0.826    83.643    alum/data2[7]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.972 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.972    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.505 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.505    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.622 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.622    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.739 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.739    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.856 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.856    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.973 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.973    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.090 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.090    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.207 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.207    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.324 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    85.324    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.481 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.234    86.715    alum/data2[6]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.518 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.635 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.635    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.752 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.752    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.869 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.869    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.986 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.986    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.103 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.220 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.220    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.337 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    88.337    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.494 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.983    89.477    alum/data2[5]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.265 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.379    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.493    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.607 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.607    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.721 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.721    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.835 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.835    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.949 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    90.949    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.063 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.063    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.220 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.059    92.279    alum/data2[4]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    92.608 r  alum/D_registers_q[7][3]_i_37/O
                         net (fo=1, routed)           0.000    92.608    alum/D_registers_q[7][3]_i_37_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.158 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.158    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.272 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.885 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.225    95.110    alum/data2[3]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    95.910 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.910    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.027 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.027    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.144 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.144    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.261 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.261    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.378 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.378    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.495 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    96.495    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.612 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.729 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.729    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.886 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.035    97.921    alum/data2[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.253 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.803 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.259 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.259    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.373 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.373    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.487 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.487    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.601 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.758 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.091   100.849    alum/data2[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.178 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   101.178    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.728 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.728    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.842 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.956 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.956    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.070 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.070    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.184 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.184    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.298 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.298    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.412 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.412    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.526 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   102.526    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.683 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.570   103.253    sm/data2[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.329   103.582 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.151   103.733    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124   103.857 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.504   105.361    sm/M_alum_out[0]
    SLICE_X48Y29         LUT3 (Prop_lut3_I2_O)        0.124   105.485 f  sm/D_states_q[0]_i_24/O
                         net (fo=1, routed)           0.812   106.297    sm/D_states_q[0]_i_24_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.124   106.421 r  sm/D_states_q[0]_i_8/O
                         net (fo=1, routed)           0.634   107.056    sm/D_states_q[0]_i_8_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124   107.180 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000   107.180    sm/D_states_q[0]_i_3_n_0
    SLICE_X49Y29         MUXF7 (Prop_muxf7_I1_O)      0.217   107.397 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.514   107.911    sm/D_states_d__0[0]
    SLICE_X49Y28         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.439   115.955    sm/clk_IBUF_BUFG
    SLICE_X49Y28         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.259   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X49Y28         FDSE (Setup_fdse_C_D)       -0.222   115.957    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        115.957    
                         arrival time                        -107.911    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.113ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.668ns  (logic 59.549ns (58.001%)  route 43.119ns (41.999%))
  Logic Levels:           314  (CARRY4=282 LUT2=1 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=90, routed)          1.802     7.462    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.146     7.608 r  sm/temp_out0__0_i_60/O
                         net (fo=1, routed)           0.824     8.432    sm/temp_out0__0_i_60_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.328     8.760 r  sm/temp_out0__0_i_56/O
                         net (fo=2, routed)           0.183     8.942    sm/temp_out0__0_i_56_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.066 r  sm/temp_out0__0_i_53/O
                         net (fo=63, routed)          1.115    10.181    L_reg/M_sm_ra1[1]
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.305 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           1.119    11.424    L_reg/temp_out0_i_33_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.154    11.578 r  L_reg/temp_out0_i_1/O
                         net (fo=6, routed)           0.598    12.176    sm/M_alum_a[31]
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.327    12.503 r  sm/D_registers_q[7][31]_i_144/O
                         net (fo=1, routed)           0.000    12.503    alum/S[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.035 r  alum/D_registers_q_reg[7][31]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_135_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_125_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.377    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  alum/D_registers_q_reg[7][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    13.491    alum/D_registers_q_reg[7][31]_i_115_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  alum/D_registers_q_reg[7][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.605    alum/D_registers_q_reg[7][31]_i_109_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  alum/D_registers_q_reg[7][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_93_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.104 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          1.109    15.213    alum/data2[31]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.057 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.057    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.174 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.174    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.291    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.408    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.525    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.642 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.033 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.882    17.916    alum/data2[30]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.248 r  alum/D_registers_q[7][29]_i_45/O
                         net (fo=1, routed)           0.000    18.248    alum/D_registers_q[7][29]_i_45_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.798    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.254    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.368    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.482    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.913    20.666    alum/data2[29]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    20.995 r  alum/D_registers_q[7][28]_i_46/O
                         net (fo=1, routed)           0.000    20.995    alum/D_registers_q[7][28]_i_46_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.545 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.545    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.659    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.773    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.887 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.887    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.001 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.001    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.115 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.115    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.229 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.229    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.343 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.343    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.500 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.962    23.462    alum/data2[28]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.247 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.247    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.361 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.361    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.475 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.475    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.589 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.589    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.703 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.703    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.817 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.817    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.931 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.931    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.045    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.202 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          1.005    26.207    alum/data2[27]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.992 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.992    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.106    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.220    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.334    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.448    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.562 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.676 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.676    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.790 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.790    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.947 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.174    29.121    alum/data2[26]
    SLICE_X34Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    29.921 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.921    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.038 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.038    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.155    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.272    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.389 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.389    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.623 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.623    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.740 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.740    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.897 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.043    31.940    alum/data2[25]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    32.272 r  alum/D_registers_q[7][24]_i_44/O
                         net (fo=1, routed)           0.000    32.272    alum/D_registers_q[7][24]_i_44_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.673 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.673    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.787 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.787    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.901 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.901    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.015 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.015    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.129 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.129    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.243 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.243    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.357 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.357    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.471    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.628 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.912    34.541    alum/data2[24]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    34.870 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    34.870    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.420 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.420    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.534 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.534    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.648 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.648    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.762 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.876 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.876    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.990 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.990    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.104 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.104    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.218 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.218    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.375 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.059    37.433    alum/data2[23]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.233 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.233    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.350 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.350    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.467 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.467    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.584 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.701 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.701    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.818 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.818    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.935 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.935    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.052 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.052    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.209 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.937    40.146    alum/data2[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    40.478 r  alum/D_registers_q[7][21]_i_45/O
                         net (fo=1, routed)           0.000    40.478    alum/D_registers_q[7][21]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.028 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.028    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.142 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.142    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.256 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.256    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.370 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.370    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.484 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.598 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.598    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.712 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.712    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.826 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.826    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.983 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.218    43.201    alum/data2[21]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    43.530 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.530    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.878 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.878    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.035 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.984    46.019    alum/data2[20]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    46.348    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.012    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.126    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.240    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.354    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.468    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.582 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.582    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.695 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.853 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.962    48.814    alum/data2[19]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.599 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.599    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.713 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    49.713    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.827 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.827    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.941 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.941    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.055 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.055    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.169 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.169    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.283 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.283    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.397 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.397    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.554 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.930    51.484    alum/data2[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.813 r  alum/D_registers_q[7][17]_i_41/O
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q[7][17]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.346 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.346    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.580    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.697    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.814    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.931    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.048 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.048    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.205 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.100    54.306    alum/data2[17]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    54.638 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    54.638    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.188 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.188    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.302 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.644    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.757 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.757    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.871 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.871    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.985 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.985    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.142 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.110    57.253    alum/data2[16]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.038 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.038    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.152 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.152    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.266 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.266    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.380 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.380    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.494 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.494    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.608 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    58.608    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.722 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.722    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.836 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.836    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.993 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.302    60.295    alum/data2[15]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.080 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.194 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.194    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.308 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.308    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.422    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.536    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.650    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.764    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.878    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.035 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.308    63.343    alum/data2[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.672 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    63.672    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.222 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.222    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.336 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.336    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.450 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    64.450    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.564    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.792    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.906 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.906    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.020 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.020    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.177 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.329    66.505    alum/data2[13]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.834 r  alum/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.000    66.834    alum/D_registers_q[7][12]_i_43_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    67.347 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.347    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.464 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.464    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.581 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.581    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.698 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.698    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.815 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.815    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.932 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.932    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.049 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.206 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          1.112    69.318    alum/data2[12]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    69.650 r  alum/D_registers_q[7][11]_i_42/O
                         net (fo=1, routed)           0.000    69.650    alum/D_registers_q[7][11]_i_42_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.182 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.182    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.296 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.296    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.410 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.410    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.524 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.524    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.638 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.638    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.752 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.752    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.866 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.866    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.023 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.290    72.314    alum/data2[11]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.329    72.643 r  alum/D_registers_q[7][10]_i_43/O
                         net (fo=1, routed)           0.000    72.643    alum/D_registers_q[7][10]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.175 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.175    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.289 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.289    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.403 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.403    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.517 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.631 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.631    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.745 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.745    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.859 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.016 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.938    74.953    alum/data2[10]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.282 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    75.282    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.832 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.174 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.174    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.288 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.288    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.402 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.402    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.516 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.630 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.630    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.787 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.311    78.098    alum/data2[9]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.427 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    78.427    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.977 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.977    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.091 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.091    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.205 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.205    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.319 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.319    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.433 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.433    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.547 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.547    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.661 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.661    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.775 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.775    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.932 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.051    80.983    alum/data2[8]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.312 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000    81.312    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.862 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    81.862    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.976 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.976    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.090 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.090    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.204 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.204    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.318 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    82.318    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.432 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    82.432    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.546 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.546    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.660 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    82.660    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.817 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          0.826    83.643    alum/data2[7]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.972 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.972    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.505 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.505    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.622 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.622    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.739 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.739    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.856 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.856    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.973 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.973    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.090 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.090    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.207 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.207    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.324 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    85.324    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.481 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.234    86.715    alum/data2[6]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.518 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.635 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.635    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.752 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.752    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.869 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.869    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.986 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.986    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.103 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.220 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.220    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.337 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    88.337    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.494 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.983    89.477    alum/data2[5]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.265 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.379    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.493    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.607 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.607    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.721 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.721    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.835 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.835    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.949 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    90.949    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.063 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.063    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.220 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.059    92.279    alum/data2[4]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    92.608 r  alum/D_registers_q[7][3]_i_37/O
                         net (fo=1, routed)           0.000    92.608    alum/D_registers_q[7][3]_i_37_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.158 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.158    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.272 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.885 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.225    95.110    alum/data2[3]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    95.910 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.910    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.027 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.027    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.144 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.144    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.261 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.261    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.378 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.378    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.495 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    96.495    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.612 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.729 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.729    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.886 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.035    97.921    alum/data2[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.253 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.803 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.259 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.259    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.373 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.373    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.487 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.487    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.601 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.758 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.091   100.849    alum/data2[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.178 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   101.178    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.728 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.728    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.842 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.956 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.956    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.070 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.070    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.184 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.184    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.298 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.298    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.412 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.412    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.526 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   102.526    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.683 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.570   103.253    sm/data2[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.329   103.582 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.151   103.733    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124   103.857 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.504   105.361    sm/M_alum_out[0]
    SLICE_X48Y29         LUT3 (Prop_lut3_I2_O)        0.124   105.485 f  sm/D_states_q[0]_i_24/O
                         net (fo=1, routed)           0.812   106.297    sm/D_states_q[0]_i_24_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.124   106.421 r  sm/D_states_q[0]_i_8/O
                         net (fo=1, routed)           0.634   107.056    sm/D_states_q[0]_i_8_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.124   107.180 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000   107.180    sm/D_states_q[0]_i_3_n_0
    SLICE_X49Y29         MUXF7 (Prop_muxf7_I1_O)      0.217   107.397 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.414   107.810    sm/D_states_d__0[0]
    SLICE_X49Y29         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.440   115.956    sm/clk_IBUF_BUFG
    SLICE_X49Y29         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X49Y29         FDSE (Setup_fdse_C_D)       -0.256   115.924    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.924    
                         arrival time                        -107.811    
  -------------------------------------------------------------------
                         slack                                  8.113    

Slack (MET) :             8.199ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.757ns  (logic 59.558ns (57.960%)  route 43.199ns (42.040%))
  Logic Levels:           313  (CARRY4=282 LUT2=1 LUT3=21 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=90, routed)          1.802     7.462    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.146     7.608 r  sm/temp_out0__0_i_60/O
                         net (fo=1, routed)           0.824     8.432    sm/temp_out0__0_i_60_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.328     8.760 r  sm/temp_out0__0_i_56/O
                         net (fo=2, routed)           0.183     8.942    sm/temp_out0__0_i_56_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.066 r  sm/temp_out0__0_i_53/O
                         net (fo=63, routed)          1.115    10.181    L_reg/M_sm_ra1[1]
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.305 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           1.119    11.424    L_reg/temp_out0_i_33_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.154    11.578 r  L_reg/temp_out0_i_1/O
                         net (fo=6, routed)           0.598    12.176    sm/M_alum_a[31]
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.327    12.503 r  sm/D_registers_q[7][31]_i_144/O
                         net (fo=1, routed)           0.000    12.503    alum/S[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.035 r  alum/D_registers_q_reg[7][31]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_135_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_125_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.377    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  alum/D_registers_q_reg[7][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    13.491    alum/D_registers_q_reg[7][31]_i_115_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  alum/D_registers_q_reg[7][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.605    alum/D_registers_q_reg[7][31]_i_109_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  alum/D_registers_q_reg[7][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_93_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.104 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          1.109    15.213    alum/data2[31]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.057 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.057    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.174 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.174    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.291    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.408    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.525    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.642 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.033 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.882    17.916    alum/data2[30]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.248 r  alum/D_registers_q[7][29]_i_45/O
                         net (fo=1, routed)           0.000    18.248    alum/D_registers_q[7][29]_i_45_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.798    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.254    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.368    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.482    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.913    20.666    alum/data2[29]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    20.995 r  alum/D_registers_q[7][28]_i_46/O
                         net (fo=1, routed)           0.000    20.995    alum/D_registers_q[7][28]_i_46_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.545 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.545    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.659    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.773    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.887 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.887    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.001 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.001    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.115 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.115    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.229 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.229    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.343 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.343    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.500 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.962    23.462    alum/data2[28]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.247 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.247    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.361 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.361    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.475 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.475    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.589 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.589    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.703 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.703    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.817 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.817    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.931 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.931    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.045    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.202 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          1.005    26.207    alum/data2[27]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.992 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.992    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.106    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.220    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.334    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.448    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.562 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.676 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.676    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.790 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.790    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.947 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.174    29.121    alum/data2[26]
    SLICE_X34Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    29.921 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.921    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.038 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.038    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.155    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.272    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.389 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.389    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.623 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.623    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.740 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.740    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.897 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.043    31.940    alum/data2[25]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    32.272 r  alum/D_registers_q[7][24]_i_44/O
                         net (fo=1, routed)           0.000    32.272    alum/D_registers_q[7][24]_i_44_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.673 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.673    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.787 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.787    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.901 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.901    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.015 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.015    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.129 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.129    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.243 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.243    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.357 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.357    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.471    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.628 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.912    34.541    alum/data2[24]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    34.870 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    34.870    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.420 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.420    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.534 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.534    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.648 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.648    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.762 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.876 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.876    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.990 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.990    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.104 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.104    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.218 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.218    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.375 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.059    37.433    alum/data2[23]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.233 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.233    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.350 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.350    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.467 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.467    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.584 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.701 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.701    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.818 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.818    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.935 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.935    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.052 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.052    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.209 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.937    40.146    alum/data2[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    40.478 r  alum/D_registers_q[7][21]_i_45/O
                         net (fo=1, routed)           0.000    40.478    alum/D_registers_q[7][21]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.028 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.028    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.142 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.142    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.256 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.256    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.370 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.370    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.484 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.598 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.598    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.712 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.712    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.826 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.826    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.983 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.218    43.201    alum/data2[21]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    43.530 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.530    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.878 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.878    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.035 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.984    46.019    alum/data2[20]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    46.348    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.012    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.126    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.240    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.354    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.468    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.582 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.582    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.695 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.853 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.962    48.814    alum/data2[19]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.599 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.599    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.713 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    49.713    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.827 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.827    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.941 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.941    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.055 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.055    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.169 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.169    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.283 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.283    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.397 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.397    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.554 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.930    51.484    alum/data2[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.813 r  alum/D_registers_q[7][17]_i_41/O
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q[7][17]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.346 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.346    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.580    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.697    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.814    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.931    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.048 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.048    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.205 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.100    54.306    alum/data2[17]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    54.638 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    54.638    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.188 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.188    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.302 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.644    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.757 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.757    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.871 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.871    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.985 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.985    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.142 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.110    57.253    alum/data2[16]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.038 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.038    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.152 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.152    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.266 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.266    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.380 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.380    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.494 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.494    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.608 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    58.608    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.722 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.722    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.836 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.836    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.993 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.302    60.295    alum/data2[15]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.080 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.194 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.194    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.308 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.308    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.422    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.536    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.650    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.764    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.878    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.035 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.308    63.343    alum/data2[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.672 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    63.672    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.222 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.222    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.336 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.336    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.450 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    64.450    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.564    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.792    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.906 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.906    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.020 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.020    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.177 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.329    66.505    alum/data2[13]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.834 r  alum/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.000    66.834    alum/D_registers_q[7][12]_i_43_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    67.347 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.347    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.464 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.464    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.581 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.581    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.698 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.698    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.815 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.815    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.932 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.932    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.049 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.206 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          1.112    69.318    alum/data2[12]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    69.650 r  alum/D_registers_q[7][11]_i_42/O
                         net (fo=1, routed)           0.000    69.650    alum/D_registers_q[7][11]_i_42_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.182 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.182    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.296 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.296    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.410 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.410    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.524 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.524    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.638 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.638    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.752 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.752    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.866 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.866    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.023 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.290    72.314    alum/data2[11]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.329    72.643 r  alum/D_registers_q[7][10]_i_43/O
                         net (fo=1, routed)           0.000    72.643    alum/D_registers_q[7][10]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.175 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.175    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.289 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.289    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.403 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.403    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.517 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.631 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.631    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.745 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.745    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.859 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.016 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.938    74.953    alum/data2[10]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.282 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    75.282    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.832 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.174 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.174    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.288 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.288    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.402 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.402    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.516 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.630 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.630    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.787 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.311    78.098    alum/data2[9]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.427 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    78.427    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.977 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.977    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.091 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.091    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.205 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.205    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.319 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.319    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.433 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.433    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.547 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.547    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.661 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.661    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.775 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.775    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.932 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.051    80.983    alum/data2[8]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.312 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000    81.312    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.862 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    81.862    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.976 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.976    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.090 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.090    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.204 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.204    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.318 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    82.318    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.432 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    82.432    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.546 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.546    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.660 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    82.660    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.817 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          0.826    83.643    alum/data2[7]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.972 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.972    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.505 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.505    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.622 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.622    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.739 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.739    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.856 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.856    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.973 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.973    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.090 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.090    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.207 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.207    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.324 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    85.324    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.481 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.234    86.715    alum/data2[6]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.518 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.635 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.635    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.752 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.752    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.869 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.869    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.986 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.986    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.103 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.220 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.220    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.337 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    88.337    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.494 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.983    89.477    alum/data2[5]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.265 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.379    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.493    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.607 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.607    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.721 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.721    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.835 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.835    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.949 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    90.949    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.063 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.063    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.220 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.059    92.279    alum/data2[4]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    92.608 r  alum/D_registers_q[7][3]_i_37/O
                         net (fo=1, routed)           0.000    92.608    alum/D_registers_q[7][3]_i_37_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.158 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.158    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.272 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.885 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.225    95.110    alum/data2[3]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    95.910 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.910    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.027 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.027    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.144 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.144    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.261 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.261    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.378 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.378    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.495 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    96.495    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.612 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.729 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.729    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.886 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.035    97.921    alum/data2[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.253 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.803 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.259 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.259    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.373 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.373    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.487 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.487    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.601 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.758 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.091   100.849    alum/data2[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.178 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   101.178    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.728 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.728    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.842 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.956 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.956    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.070 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.070    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.184 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.184    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.298 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.298    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.412 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.412    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.526 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   102.526    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.683 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.570   103.253    sm/data2[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.329   103.582 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.151   103.733    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124   103.857 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.539   105.396    sm/M_alum_out[0]
    SLICE_X50Y30         LUT6 (Prop_lut6_I1_O)        0.124   105.520 r  sm/D_states_q[5]_i_9/O
                         net (fo=3, routed)           0.862   106.382    sm/D_states_q[5]_i_9_n_0
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.146   106.528 r  sm/D_states_q[5]_i_3/O
                         net (fo=4, routed)           0.475   107.003    sm/D_states_q[5]_i_3_n_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I1_O)        0.328   107.331 r  sm/D_states_q[5]_rep_i_1/O
                         net (fo=1, routed)           0.568   107.899    sm/D_states_q[5]_rep_i_1_n_0
    SLICE_X49Y28         FDSE                                         r  sm/D_states_q_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.439   115.955    sm/clk_IBUF_BUFG
    SLICE_X49Y28         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.259   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X49Y28         FDSE (Setup_fdse_C_D)       -0.081   116.098    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                        116.098    
                         arrival time                        -107.899    
  -------------------------------------------------------------------
                         slack                                  8.199    

Slack (MET) :             8.218ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.099ns  (logic 59.466ns (58.244%)  route 42.633ns (41.757%))
  Logic Levels:           312  (CARRY4=282 LUT2=1 LUT3=21 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=90, routed)          1.802     7.462    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.146     7.608 r  sm/temp_out0__0_i_60/O
                         net (fo=1, routed)           0.824     8.432    sm/temp_out0__0_i_60_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.328     8.760 r  sm/temp_out0__0_i_56/O
                         net (fo=2, routed)           0.183     8.942    sm/temp_out0__0_i_56_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.066 r  sm/temp_out0__0_i_53/O
                         net (fo=63, routed)          1.115    10.181    L_reg/M_sm_ra1[1]
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.305 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           1.119    11.424    L_reg/temp_out0_i_33_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.154    11.578 r  L_reg/temp_out0_i_1/O
                         net (fo=6, routed)           0.598    12.176    sm/M_alum_a[31]
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.327    12.503 r  sm/D_registers_q[7][31]_i_144/O
                         net (fo=1, routed)           0.000    12.503    alum/S[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.035 r  alum/D_registers_q_reg[7][31]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_135_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_125_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.377    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  alum/D_registers_q_reg[7][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    13.491    alum/D_registers_q_reg[7][31]_i_115_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  alum/D_registers_q_reg[7][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.605    alum/D_registers_q_reg[7][31]_i_109_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  alum/D_registers_q_reg[7][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_93_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.104 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          1.109    15.213    alum/data2[31]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.057 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.057    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.174 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.174    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.291    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.408    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.525    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.642 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.033 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.882    17.916    alum/data2[30]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.248 r  alum/D_registers_q[7][29]_i_45/O
                         net (fo=1, routed)           0.000    18.248    alum/D_registers_q[7][29]_i_45_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.798    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.254    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.368    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.482    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.913    20.666    alum/data2[29]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    20.995 r  alum/D_registers_q[7][28]_i_46/O
                         net (fo=1, routed)           0.000    20.995    alum/D_registers_q[7][28]_i_46_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.545 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.545    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.659    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.773    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.887 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.887    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.001 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.001    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.115 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.115    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.229 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.229    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.343 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.343    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.500 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.962    23.462    alum/data2[28]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.247 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.247    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.361 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.361    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.475 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.475    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.589 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.589    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.703 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.703    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.817 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.817    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.931 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.931    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.045    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.202 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          1.005    26.207    alum/data2[27]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.992 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.992    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.106    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.220    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.334    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.448    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.562 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.676 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.676    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.790 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.790    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.947 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.174    29.121    alum/data2[26]
    SLICE_X34Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    29.921 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.921    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.038 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.038    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.155    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.272    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.389 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.389    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.623 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.623    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.740 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.740    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.897 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.043    31.940    alum/data2[25]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    32.272 r  alum/D_registers_q[7][24]_i_44/O
                         net (fo=1, routed)           0.000    32.272    alum/D_registers_q[7][24]_i_44_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.673 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.673    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.787 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.787    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.901 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.901    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.015 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.015    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.129 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.129    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.243 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.243    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.357 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.357    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.471    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.628 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.912    34.541    alum/data2[24]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    34.870 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    34.870    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.420 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.420    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.534 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.534    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.648 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.648    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.762 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.876 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.876    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.990 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.990    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.104 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.104    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.218 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.218    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.375 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.059    37.433    alum/data2[23]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.233 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.233    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.350 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.350    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.467 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.467    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.584 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.701 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.701    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.818 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.818    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.935 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.935    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.052 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.052    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.209 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.937    40.146    alum/data2[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    40.478 r  alum/D_registers_q[7][21]_i_45/O
                         net (fo=1, routed)           0.000    40.478    alum/D_registers_q[7][21]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.028 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.028    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.142 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.142    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.256 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.256    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.370 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.370    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.484 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.598 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.598    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.712 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.712    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.826 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.826    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.983 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.218    43.201    alum/data2[21]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    43.530 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.530    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.878 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.878    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.035 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.984    46.019    alum/data2[20]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    46.348    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.012    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.126    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.240    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.354    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.468    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.582 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.582    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.695 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.853 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.962    48.814    alum/data2[19]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.599 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.599    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.713 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    49.713    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.827 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.827    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.941 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.941    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.055 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.055    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.169 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.169    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.283 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.283    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.397 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.397    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.554 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.930    51.484    alum/data2[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.813 r  alum/D_registers_q[7][17]_i_41/O
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q[7][17]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.346 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.346    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.580    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.697    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.814    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.931    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.048 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.048    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.205 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.100    54.306    alum/data2[17]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    54.638 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    54.638    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.188 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.188    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.302 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.644    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.757 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.757    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.871 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.871    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.985 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.985    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.142 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.110    57.253    alum/data2[16]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.038 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.038    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.152 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.152    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.266 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.266    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.380 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.380    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.494 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.494    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.608 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    58.608    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.722 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.722    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.836 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.836    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.993 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.302    60.295    alum/data2[15]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.080 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.194 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.194    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.308 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.308    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.422    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.536    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.650    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.764    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.878    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.035 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.308    63.343    alum/data2[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.672 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    63.672    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.222 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.222    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.336 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.336    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.450 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    64.450    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.564    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.792    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.906 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.906    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.020 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.020    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.177 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.329    66.505    alum/data2[13]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.834 r  alum/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.000    66.834    alum/D_registers_q[7][12]_i_43_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    67.347 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.347    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.464 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.464    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.581 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.581    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.698 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.698    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.815 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.815    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.932 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.932    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.049 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.206 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          1.112    69.318    alum/data2[12]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    69.650 r  alum/D_registers_q[7][11]_i_42/O
                         net (fo=1, routed)           0.000    69.650    alum/D_registers_q[7][11]_i_42_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.182 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.182    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.296 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.296    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.410 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.410    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.524 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.524    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.638 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.638    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.752 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.752    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.866 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.866    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.023 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.290    72.314    alum/data2[11]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.329    72.643 r  alum/D_registers_q[7][10]_i_43/O
                         net (fo=1, routed)           0.000    72.643    alum/D_registers_q[7][10]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.175 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.175    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.289 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.289    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.403 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.403    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.517 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.631 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.631    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.745 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.745    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.859 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.016 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.938    74.953    alum/data2[10]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.282 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    75.282    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.832 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.174 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.174    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.288 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.288    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.402 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.402    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.516 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.630 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.630    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.787 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.311    78.098    alum/data2[9]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.427 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    78.427    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.977 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.977    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.091 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.091    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.205 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.205    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.319 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.319    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.433 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.433    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.547 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.547    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.661 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.661    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.775 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.775    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.932 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.051    80.983    alum/data2[8]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.312 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000    81.312    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.862 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    81.862    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.976 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.976    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.090 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.090    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.204 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.204    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.318 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    82.318    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.432 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    82.432    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.546 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.546    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.660 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    82.660    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.817 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          0.826    83.643    alum/data2[7]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.972 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.972    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.505 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.505    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.622 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.622    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.739 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.739    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.856 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.856    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.973 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.973    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.090 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.090    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.207 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.207    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.324 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    85.324    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.481 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.234    86.715    alum/data2[6]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.518 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.635 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.635    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.752 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.752    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.869 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.869    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.986 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.986    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.103 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.220 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.220    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.337 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    88.337    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.494 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.983    89.477    alum/data2[5]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.265 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.379    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.493    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.607 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.607    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.721 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.721    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.835 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.835    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.949 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    90.949    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.063 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.063    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.220 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.059    92.279    alum/data2[4]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    92.608 r  alum/D_registers_q[7][3]_i_37/O
                         net (fo=1, routed)           0.000    92.608    alum/D_registers_q[7][3]_i_37_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.158 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.158    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.272 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.885 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.225    95.110    alum/data2[3]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    95.910 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.910    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.027 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.027    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.144 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.144    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.261 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.261    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.378 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.378    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.495 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    96.495    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.612 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.729 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.729    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.886 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.035    97.921    alum/data2[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.253 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.803 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.259 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.259    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.373 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.373    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.487 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.487    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.601 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.758 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.091   100.849    alum/data2[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.178 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   101.178    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.728 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.728    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.842 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.956 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.956    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.070 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.070    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.184 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.184    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.298 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.298    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.412 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.412    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.526 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   102.526    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.683 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.570   103.253    sm/data2[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.329   103.582 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.151   103.733    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124   103.857 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          0.828   104.686    sm/M_alum_out[0]
    SLICE_X45Y8          LUT5 (Prop_lut5_I4_O)        0.152   104.838 r  sm/ram_reg_i_31/O
                         net (fo=2, routed)           1.177   106.015    sm/brams/override_address[0]
    SLICE_X47Y4          LUT4 (Prop_lut4_I2_O)        0.354   106.369 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.872   107.241    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.460    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.460    
                         arrival time                        -107.241    
  -------------------------------------------------------------------
                         slack                                  8.218    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.878ns  (logic 59.438ns (58.342%)  route 42.440ns (41.658%))
  Logic Levels:           312  (CARRY4=282 LUT2=1 LUT3=21 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=90, routed)          1.802     7.462    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.146     7.608 r  sm/temp_out0__0_i_60/O
                         net (fo=1, routed)           0.824     8.432    sm/temp_out0__0_i_60_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.328     8.760 r  sm/temp_out0__0_i_56/O
                         net (fo=2, routed)           0.183     8.942    sm/temp_out0__0_i_56_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.066 r  sm/temp_out0__0_i_53/O
                         net (fo=63, routed)          1.115    10.181    L_reg/M_sm_ra1[1]
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.305 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           1.119    11.424    L_reg/temp_out0_i_33_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.154    11.578 r  L_reg/temp_out0_i_1/O
                         net (fo=6, routed)           0.598    12.176    sm/M_alum_a[31]
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.327    12.503 r  sm/D_registers_q[7][31]_i_144/O
                         net (fo=1, routed)           0.000    12.503    alum/S[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.035 r  alum/D_registers_q_reg[7][31]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_135_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_125_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.377    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  alum/D_registers_q_reg[7][31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    13.491    alum/D_registers_q_reg[7][31]_i_115_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  alum/D_registers_q_reg[7][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.605    alum/D_registers_q_reg[7][31]_i_109_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  alum/D_registers_q_reg[7][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    13.719    alum/D_registers_q_reg[7][31]_i_93_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.833    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.104 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          1.109    15.213    alum/data2[31]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.057 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.057    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.174 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.174    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.291    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.408    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.525    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.642 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.033 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.882    17.916    alum/data2[30]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.248 r  alum/D_registers_q[7][29]_i_45/O
                         net (fo=1, routed)           0.000    18.248    alum/D_registers_q[7][29]_i_45_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.798    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.254    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.368    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.482    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.913    20.666    alum/data2[29]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    20.995 r  alum/D_registers_q[7][28]_i_46/O
                         net (fo=1, routed)           0.000    20.995    alum/D_registers_q[7][28]_i_46_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.545 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.545    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.659    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.773    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.887 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.887    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.001 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.001    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.115 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.115    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.229 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.229    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.343 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.343    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.500 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.962    23.462    alum/data2[28]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.247 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.247    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.361 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.361    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.475 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.475    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.589 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.589    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.703 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.703    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.817 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.817    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.931 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.931    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.045    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.202 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          1.005    26.207    alum/data2[27]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.992 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.992    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.106    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.220    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.334    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.448    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.562 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.676 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.676    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.790 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.790    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.947 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.174    29.121    alum/data2[26]
    SLICE_X34Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    29.921 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.921    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.038 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.038    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.155    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.272    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.389 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.389    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.623 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.623    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.740 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.740    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.897 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.043    31.940    alum/data2[25]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.332    32.272 r  alum/D_registers_q[7][24]_i_44/O
                         net (fo=1, routed)           0.000    32.272    alum/D_registers_q[7][24]_i_44_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.673 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.673    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.787 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.787    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.901 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.901    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.015 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.015    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.129 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.129    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.243 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.243    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.357 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.357    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.471 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.471    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.628 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.912    34.541    alum/data2[24]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    34.870 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    34.870    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.420 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.420    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.534 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.534    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.648 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.648    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.762 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.876 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.876    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.990 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.990    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.104 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.104    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.218 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.218    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.375 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.059    37.433    alum/data2[23]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.233 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.233    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.350 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.350    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.467 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.467    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.584 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.701 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.701    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.818 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.818    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.935 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.935    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.052 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.052    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.209 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.937    40.146    alum/data2[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    40.478 r  alum/D_registers_q[7][21]_i_45/O
                         net (fo=1, routed)           0.000    40.478    alum/D_registers_q[7][21]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.028 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.028    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.142 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.142    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.256 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.256    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.370 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.370    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.484 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.598 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.598    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.712 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.712    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.826 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.826    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.983 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.218    43.201    alum/data2[21]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    43.530 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.530    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.878 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.878    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.035 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.984    46.019    alum/data2[20]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    46.348    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.012    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.126    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.240    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.354    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.468    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.582 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.582    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.695 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.853 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.962    48.814    alum/data2[19]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.599 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.599    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.713 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    49.713    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.827 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.827    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.941 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.941    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.055 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.055    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.169 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.169    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.283 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.283    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.397 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.397    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.554 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.930    51.484    alum/data2[18]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.813 r  alum/D_registers_q[7][17]_i_41/O
                         net (fo=1, routed)           0.000    51.813    alum/D_registers_q[7][17]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.346 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.346    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.580    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.697    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.814    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.931    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.048 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.048    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.205 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.100    54.306    alum/data2[17]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    54.638 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    54.638    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.188 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.188    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.302 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.644    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.757 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.757    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.871 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.871    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.985 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.985    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.142 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.110    57.253    alum/data2[16]
    SLICE_X58Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.038 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.038    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.152 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.152    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.266 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.266    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.380 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.380    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.494 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.494    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.608 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    58.608    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.722 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.722    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.836 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.836    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.993 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.302    60.295    alum/data2[15]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.080 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.194 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.194    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.308 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.308    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.422    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.536    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.650    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.764    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.878    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.035 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.308    63.343    alum/data2[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.672 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    63.672    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.222 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.222    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.336 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.336    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.450 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    64.450    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.564    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.792    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.906 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.906    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.020 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.020    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.177 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.329    66.505    alum/data2[13]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.834 r  alum/D_registers_q[7][12]_i_43/O
                         net (fo=1, routed)           0.000    66.834    alum/D_registers_q[7][12]_i_43_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    67.347 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.347    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.464 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.464    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.581 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.581    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.698 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.698    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.815 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.815    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.932 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.932    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.049 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.206 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          1.112    69.318    alum/data2[12]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    69.650 r  alum/D_registers_q[7][11]_i_42/O
                         net (fo=1, routed)           0.000    69.650    alum/D_registers_q[7][11]_i_42_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.182 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.182    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.296 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.296    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.410 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.410    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.524 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.524    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.638 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.638    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.752 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.752    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.866 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.866    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.023 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.290    72.314    alum/data2[11]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.329    72.643 r  alum/D_registers_q[7][10]_i_43/O
                         net (fo=1, routed)           0.000    72.643    alum/D_registers_q[7][10]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.175 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.175    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.289 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.289    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.403 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.403    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.517 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.517    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.631 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.631    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.745 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.745    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.859 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.016 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.938    74.953    alum/data2[10]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.282 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    75.282    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.832 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.174 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.174    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.288 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.288    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.402 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.402    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.516 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.630 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.630    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.787 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.311    78.098    alum/data2[9]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.427 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    78.427    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.977 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.977    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.091 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.091    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.205 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.205    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.319 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.319    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.433 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.433    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.547 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.547    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.661 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.661    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.775 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.775    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.932 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.051    80.983    alum/data2[8]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.312 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000    81.312    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.862 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    81.862    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.976 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.976    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.090 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.090    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.204 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.204    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.318 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    82.318    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.432 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    82.432    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.546 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.546    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.660 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    82.660    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.817 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          0.826    83.643    alum/data2[7]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.972 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.972    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.505 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.505    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.622 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.622    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.739 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.739    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.856 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.856    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.973 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.973    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.090 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.090    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.207 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.207    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.324 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    85.324    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.481 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.234    86.715    alum/data2[6]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.518 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.635 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.635    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.752 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.752    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.869 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.869    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.986 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.986    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.103 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.220 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    88.220    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.337 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    88.337    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.494 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.983    89.477    alum/data2[5]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.265 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.379    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.493    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.607 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.607    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.721 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.721    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.835 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.835    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.949 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    90.949    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.063 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.063    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.220 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.059    92.279    alum/data2[4]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    92.608 r  alum/D_registers_q[7][3]_i_37/O
                         net (fo=1, routed)           0.000    92.608    alum/D_registers_q[7][3]_i_37_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.158 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.158    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.272 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.885 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.225    95.110    alum/data2[3]
    SLICE_X46Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    95.910 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.910    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.027 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.027    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.144 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.144    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.261 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.261    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.378 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.378    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.495 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    96.495    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.612 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.729 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.729    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.886 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.035    97.921    alum/data2[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.253 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.803 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.259 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.259    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.373 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.373    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.487 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.487    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.601 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.758 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.091   100.849    alum/data2[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.178 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   101.178    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.728 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.728    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.842 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.956 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.956    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.070 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.070    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.184 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.184    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.298 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.298    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.412 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.412    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.526 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   102.526    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.683 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.570   103.253    sm/data2[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.329   103.582 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.151   103.733    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124   103.857 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          0.828   104.686    sm/M_alum_out[0]
    SLICE_X45Y8          LUT5 (Prop_lut5_I4_O)        0.152   104.838 r  sm/ram_reg_i_31/O
                         net (fo=2, routed)           1.177   106.015    sm/brams/override_address[0]
    SLICE_X47Y4          LUT4 (Prop_lut4_I0_O)        0.326   106.341 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.679   107.021    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.667    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.667    
                         arrival time                        -107.021    
  -------------------------------------------------------------------
                         slack                                  8.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.550     1.494    sr3/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.841    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y25         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.817     2.007    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y25         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.507    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.817    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.550     1.494    sr3/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.841    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y25         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.817     2.007    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y25         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.507    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.817    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.550     1.494    sr3/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.841    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y25         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.817     2.007    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y25         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.507    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.817    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.550     1.494    sr3/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.841    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y25         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.817     2.007    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y25         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.507    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.817    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.844    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.844    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.844    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.844    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.792%)  route 0.276ns (66.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.551     1.495    sr1/clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.912    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y26         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y26         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X42Y26         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.817    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.792%)  route 0.276ns (66.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.551     1.495    sr1/clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.912    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y26         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y26         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X42Y26         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.817    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y12   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y4    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y12   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y12   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y12   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y12   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y12   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y26   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y26   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y26   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y26   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y26   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y26   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y26   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y26   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y28   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y28   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y26   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y26   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y26   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y26   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y26   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y26   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y26   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y26   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y28   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y28   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.563ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.704ns (13.774%)  route 4.407ns (86.226%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=124, routed)         2.470     8.068    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.192 r  sm/D_debug_dff_q[6]_i_5/O
                         net (fo=4, routed)           1.335     9.527    sm/D_debug_dff_q[6]_i_5_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.651 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.602    10.252    fifo_reset_cond/AS[0]
    SLICE_X45Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.434   115.950    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.209    
                         clock uncertainty           -0.035   116.174    
    SLICE_X45Y27         FDPE (Recov_fdpe_C_PRE)     -0.359   115.815    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.815    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                105.563    

Slack (MET) :             105.563ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.704ns (13.774%)  route 4.407ns (86.226%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=124, routed)         2.470     8.068    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.192 r  sm/D_debug_dff_q[6]_i_5/O
                         net (fo=4, routed)           1.335     9.527    sm/D_debug_dff_q[6]_i_5_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.651 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.602    10.252    fifo_reset_cond/AS[0]
    SLICE_X45Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.434   115.950    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.209    
                         clock uncertainty           -0.035   116.174    
    SLICE_X45Y27         FDPE (Recov_fdpe_C_PRE)     -0.359   115.815    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.815    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                105.563    

Slack (MET) :             105.563ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.704ns (13.774%)  route 4.407ns (86.226%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=124, routed)         2.470     8.068    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.192 r  sm/D_debug_dff_q[6]_i_5/O
                         net (fo=4, routed)           1.335     9.527    sm/D_debug_dff_q[6]_i_5_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.651 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.602    10.252    fifo_reset_cond/AS[0]
    SLICE_X45Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.434   115.950    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.209    
                         clock uncertainty           -0.035   116.174    
    SLICE_X45Y27         FDPE (Recov_fdpe_C_PRE)     -0.359   115.815    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.815    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                105.563    

Slack (MET) :             105.563ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.704ns (13.774%)  route 4.407ns (86.226%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=124, routed)         2.470     8.068    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.192 r  sm/D_debug_dff_q[6]_i_5/O
                         net (fo=4, routed)           1.335     9.527    sm/D_debug_dff_q[6]_i_5_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.651 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.602    10.252    fifo_reset_cond/AS[0]
    SLICE_X45Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.434   115.950    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.209    
                         clock uncertainty           -0.035   116.174    
    SLICE_X45Y27         FDPE (Recov_fdpe_C_PRE)     -0.359   115.815    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.815    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                105.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.661%)  route 0.463ns (71.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X49Y28         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDSE (Prop_fdse_C_Q)         0.141     1.641 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=106, routed)         0.194     1.835    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.880 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.269     2.149    fifo_reset_cond/AS[0]
    SLICE_X45Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X45Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.436    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.661%)  route 0.463ns (71.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X49Y28         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDSE (Prop_fdse_C_Q)         0.141     1.641 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=106, routed)         0.194     1.835    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.880 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.269     2.149    fifo_reset_cond/AS[0]
    SLICE_X45Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X45Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.436    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.661%)  route 0.463ns (71.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X49Y28         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDSE (Prop_fdse_C_Q)         0.141     1.641 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=106, routed)         0.194     1.835    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.880 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.269     2.149    fifo_reset_cond/AS[0]
    SLICE_X45Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X45Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.436    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.661%)  route 0.463ns (71.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X49Y28         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDSE (Prop_fdse_C_Q)         0.141     1.641 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=106, routed)         0.194     1.835    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.880 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.269     2.149    fifo_reset_cond/AS[0]
    SLICE_X45Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X45Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.436    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.713    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.327ns  (logic 11.700ns (31.344%)  route 25.627ns (68.656%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y4          FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.908     7.577    L_reg/M_sm_pbc[7]
    SLICE_X57Y4          LUT5 (Prop_lut5_I0_O)        0.152     7.729 r  L_reg/L_36e50fc9_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.521     8.249    L_reg/L_36e50fc9_remainder0_carry_i_27__0_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I5_O)        0.332     8.581 f  L_reg/L_36e50fc9_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.853     9.434    L_reg/L_36e50fc9_remainder0_carry_i_13__0_n_0
    SLICE_X56Y3          LUT3 (Prop_lut3_I1_O)        0.152     9.586 f  L_reg/L_36e50fc9_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.825    10.411    L_reg/L_36e50fc9_remainder0_carry_i_19__0_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I3_O)        0.374    10.785 r  L_reg/L_36e50fc9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.629    L_reg/L_36e50fc9_remainder0_carry_i_10__0_n_0
    SLICE_X55Y1          LUT4 (Prop_lut4_I1_O)        0.328    11.957 r  L_reg/L_36e50fc9_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.957    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.537 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_carry/O[2]
                         net (fo=1, routed)           0.923    13.460    L_reg/L_36e50fc9_remainder0_1[2]
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.328    13.788 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.518    15.306    L_reg/i__carry_i_13__2_n_0
    SLICE_X48Y1          LUT2 (Prop_lut2_I0_O)        0.326    15.632 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.992    16.624    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.748 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.022    17.771    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.152    17.923 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.974    18.897    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.354    19.251 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.755    20.006    L_reg/i__carry_i_11__1_n_0
    SLICE_X53Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.332 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.495    20.828    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.335 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.335    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.449 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.449    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.783 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.811    22.594    L_reg/L_36e50fc9_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X53Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.897 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.797    23.694    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.818 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.548    25.366    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y1          LUT2 (Prop_lut2_I0_O)        0.124    25.490 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.692    26.182    L_reg/i__carry_i_13__1_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I1_O)        0.150    26.332 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    27.145    L_reg/i__carry_i_18__1_n_0
    SLICE_X56Y0          LUT6 (Prop_lut6_I5_O)        0.328    27.473 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.824    28.298    L_reg/i__carry_i_13__1_n_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I1_O)        0.152    28.450 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.754    29.204    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.348    29.552 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.085 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.085    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.202 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.202    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.421 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    31.280    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.295    31.575 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    32.392    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.516 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.838    33.354    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I2_O)        0.124    33.478 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.640    34.119    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I5_O)        0.124    34.243 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.326    35.568    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.124    35.692 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.275    38.968    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    42.478 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.478    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.229ns  (logic 11.916ns (32.008%)  route 25.313ns (67.992%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y4          FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.908     7.577    L_reg/M_sm_pbc[7]
    SLICE_X57Y4          LUT5 (Prop_lut5_I0_O)        0.152     7.729 r  L_reg/L_36e50fc9_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.521     8.249    L_reg/L_36e50fc9_remainder0_carry_i_27__0_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I5_O)        0.332     8.581 f  L_reg/L_36e50fc9_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.853     9.434    L_reg/L_36e50fc9_remainder0_carry_i_13__0_n_0
    SLICE_X56Y3          LUT3 (Prop_lut3_I1_O)        0.152     9.586 f  L_reg/L_36e50fc9_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.825    10.411    L_reg/L_36e50fc9_remainder0_carry_i_19__0_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I3_O)        0.374    10.785 r  L_reg/L_36e50fc9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.629    L_reg/L_36e50fc9_remainder0_carry_i_10__0_n_0
    SLICE_X55Y1          LUT4 (Prop_lut4_I1_O)        0.328    11.957 r  L_reg/L_36e50fc9_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.957    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.537 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_carry/O[2]
                         net (fo=1, routed)           0.923    13.460    L_reg/L_36e50fc9_remainder0_1[2]
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.328    13.788 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.518    15.306    L_reg/i__carry_i_13__2_n_0
    SLICE_X48Y1          LUT2 (Prop_lut2_I0_O)        0.326    15.632 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.992    16.624    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.748 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.022    17.771    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.152    17.923 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.974    18.897    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.354    19.251 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.755    20.006    L_reg/i__carry_i_11__1_n_0
    SLICE_X53Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.332 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.495    20.828    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.335 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.335    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.449 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.449    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.783 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.811    22.594    L_reg/L_36e50fc9_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X53Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.897 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.797    23.694    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.818 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.548    25.366    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y1          LUT2 (Prop_lut2_I0_O)        0.124    25.490 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.692    26.182    L_reg/i__carry_i_13__1_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I1_O)        0.150    26.332 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    27.145    L_reg/i__carry_i_18__1_n_0
    SLICE_X56Y0          LUT6 (Prop_lut6_I5_O)        0.328    27.473 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.824    28.298    L_reg/i__carry_i_13__1_n_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I1_O)        0.152    28.450 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.754    29.204    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.348    29.552 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.085 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.085    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.202 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.202    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.421 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    31.280    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.295    31.575 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    32.392    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.516 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.008    33.524    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.648 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.447    34.095    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124    34.219 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.095    35.314    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.153    35.467 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.215    38.683    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    42.380 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.380    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.018ns  (logic 11.927ns (32.219%)  route 25.091ns (67.781%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y4          FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.908     7.577    L_reg/M_sm_pbc[7]
    SLICE_X57Y4          LUT5 (Prop_lut5_I0_O)        0.152     7.729 r  L_reg/L_36e50fc9_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.521     8.249    L_reg/L_36e50fc9_remainder0_carry_i_27__0_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I5_O)        0.332     8.581 f  L_reg/L_36e50fc9_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.853     9.434    L_reg/L_36e50fc9_remainder0_carry_i_13__0_n_0
    SLICE_X56Y3          LUT3 (Prop_lut3_I1_O)        0.152     9.586 f  L_reg/L_36e50fc9_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.825    10.411    L_reg/L_36e50fc9_remainder0_carry_i_19__0_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I3_O)        0.374    10.785 r  L_reg/L_36e50fc9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.629    L_reg/L_36e50fc9_remainder0_carry_i_10__0_n_0
    SLICE_X55Y1          LUT4 (Prop_lut4_I1_O)        0.328    11.957 r  L_reg/L_36e50fc9_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.957    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.537 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_carry/O[2]
                         net (fo=1, routed)           0.923    13.460    L_reg/L_36e50fc9_remainder0_1[2]
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.328    13.788 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.518    15.306    L_reg/i__carry_i_13__2_n_0
    SLICE_X48Y1          LUT2 (Prop_lut2_I0_O)        0.326    15.632 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.992    16.624    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.748 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.022    17.771    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.152    17.923 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.974    18.897    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.354    19.251 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.755    20.006    L_reg/i__carry_i_11__1_n_0
    SLICE_X53Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.332 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.495    20.828    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.335 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.335    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.449 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.449    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.783 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.811    22.594    L_reg/L_36e50fc9_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X53Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.897 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.797    23.694    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.818 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.548    25.366    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y1          LUT2 (Prop_lut2_I0_O)        0.124    25.490 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.692    26.182    L_reg/i__carry_i_13__1_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I1_O)        0.150    26.332 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    27.145    L_reg/i__carry_i_18__1_n_0
    SLICE_X56Y0          LUT6 (Prop_lut6_I5_O)        0.328    27.473 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.824    28.298    L_reg/i__carry_i_13__1_n_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I1_O)        0.152    28.450 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.754    29.204    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.348    29.552 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.085 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.085    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.202 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.202    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.421 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    31.280    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.295    31.575 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    32.392    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.516 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.008    33.524    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.648 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.447    34.095    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124    34.219 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.049    35.268    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.152    35.420 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.040    38.460    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    42.168 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.168    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.905ns  (logic 11.972ns (32.439%)  route 24.933ns (67.561%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y4          FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.908     7.577    L_reg/M_sm_pbc[7]
    SLICE_X57Y4          LUT5 (Prop_lut5_I0_O)        0.152     7.729 r  L_reg/L_36e50fc9_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.521     8.249    L_reg/L_36e50fc9_remainder0_carry_i_27__0_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I5_O)        0.332     8.581 f  L_reg/L_36e50fc9_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.853     9.434    L_reg/L_36e50fc9_remainder0_carry_i_13__0_n_0
    SLICE_X56Y3          LUT3 (Prop_lut3_I1_O)        0.152     9.586 f  L_reg/L_36e50fc9_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.825    10.411    L_reg/L_36e50fc9_remainder0_carry_i_19__0_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I3_O)        0.374    10.785 r  L_reg/L_36e50fc9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.629    L_reg/L_36e50fc9_remainder0_carry_i_10__0_n_0
    SLICE_X55Y1          LUT4 (Prop_lut4_I1_O)        0.328    11.957 r  L_reg/L_36e50fc9_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.957    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.537 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_carry/O[2]
                         net (fo=1, routed)           0.923    13.460    L_reg/L_36e50fc9_remainder0_1[2]
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.328    13.788 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.518    15.306    L_reg/i__carry_i_13__2_n_0
    SLICE_X48Y1          LUT2 (Prop_lut2_I0_O)        0.326    15.632 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.992    16.624    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.748 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.022    17.771    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.152    17.923 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.974    18.897    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.354    19.251 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.755    20.006    L_reg/i__carry_i_11__1_n_0
    SLICE_X53Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.332 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.495    20.828    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.335 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.335    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.449 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.449    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.783 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.811    22.594    L_reg/L_36e50fc9_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X53Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.897 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.797    23.694    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.818 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.548    25.366    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y1          LUT2 (Prop_lut2_I0_O)        0.124    25.490 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.692    26.182    L_reg/i__carry_i_13__1_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I1_O)        0.150    26.332 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    27.145    L_reg/i__carry_i_18__1_n_0
    SLICE_X56Y0          LUT6 (Prop_lut6_I5_O)        0.328    27.473 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.824    28.298    L_reg/i__carry_i_13__1_n_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I1_O)        0.152    28.450 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.754    29.204    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.348    29.552 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.085 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.085    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.202 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.202    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.421 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    31.280    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.295    31.575 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    32.392    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.516 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.008    33.524    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.648 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.447    34.095    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124    34.219 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.051    35.270    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.152    35.422 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.880    38.302    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    42.055 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.055    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.872ns  (logic 11.704ns (31.742%)  route 25.168ns (68.258%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y4          FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.908     7.577    L_reg/M_sm_pbc[7]
    SLICE_X57Y4          LUT5 (Prop_lut5_I0_O)        0.152     7.729 r  L_reg/L_36e50fc9_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.521     8.249    L_reg/L_36e50fc9_remainder0_carry_i_27__0_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I5_O)        0.332     8.581 f  L_reg/L_36e50fc9_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.853     9.434    L_reg/L_36e50fc9_remainder0_carry_i_13__0_n_0
    SLICE_X56Y3          LUT3 (Prop_lut3_I1_O)        0.152     9.586 f  L_reg/L_36e50fc9_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.825    10.411    L_reg/L_36e50fc9_remainder0_carry_i_19__0_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I3_O)        0.374    10.785 r  L_reg/L_36e50fc9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.629    L_reg/L_36e50fc9_remainder0_carry_i_10__0_n_0
    SLICE_X55Y1          LUT4 (Prop_lut4_I1_O)        0.328    11.957 r  L_reg/L_36e50fc9_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.957    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.537 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_carry/O[2]
                         net (fo=1, routed)           0.923    13.460    L_reg/L_36e50fc9_remainder0_1[2]
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.328    13.788 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.518    15.306    L_reg/i__carry_i_13__2_n_0
    SLICE_X48Y1          LUT2 (Prop_lut2_I0_O)        0.326    15.632 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.992    16.624    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.748 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.022    17.771    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.152    17.923 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.974    18.897    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.354    19.251 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.755    20.006    L_reg/i__carry_i_11__1_n_0
    SLICE_X53Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.332 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.495    20.828    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.335 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.335    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.449 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.449    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.783 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.811    22.594    L_reg/L_36e50fc9_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X53Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.897 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.797    23.694    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.818 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.548    25.366    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y1          LUT2 (Prop_lut2_I0_O)        0.124    25.490 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.692    26.182    L_reg/i__carry_i_13__1_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I1_O)        0.150    26.332 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    27.145    L_reg/i__carry_i_18__1_n_0
    SLICE_X56Y0          LUT6 (Prop_lut6_I5_O)        0.328    27.473 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.824    28.298    L_reg/i__carry_i_13__1_n_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I1_O)        0.152    28.450 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.754    29.204    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.348    29.552 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.085 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.085    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.202 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.202    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.421 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    31.280    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.295    31.575 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    32.392    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.516 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.008    33.524    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.648 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.447    34.095    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124    34.219 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.051    35.270    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I2_O)        0.124    35.394 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.114    38.508    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    42.022 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.022    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.701ns  (logic 11.735ns (31.974%)  route 24.966ns (68.025%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y4          FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.908     7.577    L_reg/M_sm_pbc[7]
    SLICE_X57Y4          LUT5 (Prop_lut5_I0_O)        0.152     7.729 r  L_reg/L_36e50fc9_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.521     8.249    L_reg/L_36e50fc9_remainder0_carry_i_27__0_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I5_O)        0.332     8.581 f  L_reg/L_36e50fc9_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.853     9.434    L_reg/L_36e50fc9_remainder0_carry_i_13__0_n_0
    SLICE_X56Y3          LUT3 (Prop_lut3_I1_O)        0.152     9.586 f  L_reg/L_36e50fc9_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.825    10.411    L_reg/L_36e50fc9_remainder0_carry_i_19__0_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I3_O)        0.374    10.785 r  L_reg/L_36e50fc9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.629    L_reg/L_36e50fc9_remainder0_carry_i_10__0_n_0
    SLICE_X55Y1          LUT4 (Prop_lut4_I1_O)        0.328    11.957 r  L_reg/L_36e50fc9_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.957    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.537 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_carry/O[2]
                         net (fo=1, routed)           0.923    13.460    L_reg/L_36e50fc9_remainder0_1[2]
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.328    13.788 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.518    15.306    L_reg/i__carry_i_13__2_n_0
    SLICE_X48Y1          LUT2 (Prop_lut2_I0_O)        0.326    15.632 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.992    16.624    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.748 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.022    17.771    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.152    17.923 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.974    18.897    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.354    19.251 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.755    20.006    L_reg/i__carry_i_11__1_n_0
    SLICE_X53Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.332 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.495    20.828    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.335 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.335    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.449 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.449    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.783 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.811    22.594    L_reg/L_36e50fc9_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X53Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.897 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.797    23.694    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.818 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.548    25.366    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y1          LUT2 (Prop_lut2_I0_O)        0.124    25.490 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.692    26.182    L_reg/i__carry_i_13__1_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I1_O)        0.150    26.332 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    27.145    L_reg/i__carry_i_18__1_n_0
    SLICE_X56Y0          LUT6 (Prop_lut6_I5_O)        0.328    27.473 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.824    28.298    L_reg/i__carry_i_13__1_n_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I1_O)        0.152    28.450 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.754    29.204    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.348    29.552 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.085 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.085    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.202 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.202    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.421 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    31.280    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.295    31.575 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    32.392    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.516 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.008    33.524    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.648 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.447    34.095    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124    34.219 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.095    35.314    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.124    35.438 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.868    38.307    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    41.852 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.852    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.670ns  (logic 11.953ns (32.595%)  route 24.718ns (67.405%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=4 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.053     7.660    L_reg/M_sm_timer[7]
    SLICE_X60Y8          LUT3 (Prop_lut3_I2_O)        0.150     7.810 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.815     8.624    L_reg/i__carry_i_14__4_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.328     8.952 f  L_reg/L_36e50fc9_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.316    10.268    L_reg/L_36e50fc9_remainder0_carry_i_16__1_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.420 f  L_reg/L_36e50fc9_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    11.104    L_reg/L_36e50fc9_remainder0_carry_i_19__1_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.374    11.478 r  L_reg/L_36e50fc9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.702    12.180    L_reg/L_36e50fc9_remainder0_carry_i_10__1_n_0
    SLICE_X61Y6          LUT4 (Prop_lut4_I1_O)        0.328    12.508 r  L_reg/L_36e50fc9_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.508    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.058 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_carry_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.371 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.991    14.361    L_reg/L_36e50fc9_remainder0_3[7]
    SLICE_X63Y8          LUT5 (Prop_lut5_I2_O)        0.306    14.667 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.870    15.537    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X64Y9          LUT4 (Prop_lut4_I0_O)        0.124    15.661 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.875    16.536    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.124    16.660 r  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.661    17.321    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.146    17.467 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.825    18.293    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y7          LUT4 (Prop_lut4_I3_O)        0.328    18.621 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.848    19.469    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124    19.593 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.806    20.399    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.523 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.523    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.921 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.921    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.255 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.974    22.229    L_reg/L_36e50fc9_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y5          LUT5 (Prop_lut5_I4_O)        0.303    22.532 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.998    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.122 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.854    23.976    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y3          LUT2 (Prop_lut2_I0_O)        0.150    24.126 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.160    25.286    L_reg/i__carry_i_13__3_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I0_O)        0.377    25.663 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.165    25.828    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I0_O)        0.328    26.156 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.763    26.919    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.118    27.037 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.584    27.621    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.326    27.947 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.947    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.497 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.497    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.611 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.611    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.924 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.004    29.927    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.306    30.233 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    30.392    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.516 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.762    31.278    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.402 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.853    32.254    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.378 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.822    33.200    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y3          LUT4 (Prop_lut4_I1_O)        0.152    33.352 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.708    38.060    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.821 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.821    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.339ns  (logic 11.734ns (32.289%)  route 24.606ns (67.711%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y4          FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.908     7.577    L_reg/M_sm_pbc[7]
    SLICE_X57Y4          LUT5 (Prop_lut5_I0_O)        0.152     7.729 r  L_reg/L_36e50fc9_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.521     8.249    L_reg/L_36e50fc9_remainder0_carry_i_27__0_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I5_O)        0.332     8.581 f  L_reg/L_36e50fc9_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.853     9.434    L_reg/L_36e50fc9_remainder0_carry_i_13__0_n_0
    SLICE_X56Y3          LUT3 (Prop_lut3_I1_O)        0.152     9.586 f  L_reg/L_36e50fc9_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.825    10.411    L_reg/L_36e50fc9_remainder0_carry_i_19__0_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I3_O)        0.374    10.785 r  L_reg/L_36e50fc9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.629    L_reg/L_36e50fc9_remainder0_carry_i_10__0_n_0
    SLICE_X55Y1          LUT4 (Prop_lut4_I1_O)        0.328    11.957 r  L_reg/L_36e50fc9_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.957    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.537 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_carry/O[2]
                         net (fo=1, routed)           0.923    13.460    L_reg/L_36e50fc9_remainder0_1[2]
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.328    13.788 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.518    15.306    L_reg/i__carry_i_13__2_n_0
    SLICE_X48Y1          LUT2 (Prop_lut2_I0_O)        0.326    15.632 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.992    16.624    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.748 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.022    17.771    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.152    17.923 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.974    18.897    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.354    19.251 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.755    20.006    L_reg/i__carry_i_11__1_n_0
    SLICE_X53Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.332 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.495    20.828    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.335 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.335    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.449 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.449    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.783 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.811    22.594    L_reg/L_36e50fc9_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X53Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.897 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.797    23.694    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.818 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.548    25.366    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y1          LUT2 (Prop_lut2_I0_O)        0.124    25.490 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.692    26.182    L_reg/i__carry_i_13__1_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I1_O)        0.150    26.332 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    27.145    L_reg/i__carry_i_18__1_n_0
    SLICE_X56Y0          LUT6 (Prop_lut6_I5_O)        0.328    27.473 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.824    28.298    L_reg/i__carry_i_13__1_n_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I1_O)        0.152    28.450 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.754    29.204    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.348    29.552 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.085 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.085    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.202 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.202    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.421 r  bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    31.280    bseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.295    31.575 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    32.392    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.516 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.008    33.524    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.648 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.447    34.095    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124    34.219 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.049    35.268    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.124    35.392 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.554    37.946    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    41.490 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.490    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.279ns  (logic 11.719ns (32.304%)  route 24.559ns (67.696%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=4 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.053     7.660    L_reg/M_sm_timer[7]
    SLICE_X60Y8          LUT3 (Prop_lut3_I2_O)        0.150     7.810 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.815     8.624    L_reg/i__carry_i_14__4_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.328     8.952 f  L_reg/L_36e50fc9_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.316    10.268    L_reg/L_36e50fc9_remainder0_carry_i_16__1_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.420 f  L_reg/L_36e50fc9_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    11.104    L_reg/L_36e50fc9_remainder0_carry_i_19__1_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.374    11.478 r  L_reg/L_36e50fc9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.702    12.180    L_reg/L_36e50fc9_remainder0_carry_i_10__1_n_0
    SLICE_X61Y6          LUT4 (Prop_lut4_I1_O)        0.328    12.508 r  L_reg/L_36e50fc9_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.508    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.058 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_carry_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.371 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.991    14.361    L_reg/L_36e50fc9_remainder0_3[7]
    SLICE_X63Y8          LUT5 (Prop_lut5_I2_O)        0.306    14.667 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.870    15.537    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X64Y9          LUT4 (Prop_lut4_I0_O)        0.124    15.661 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.875    16.536    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.124    16.660 r  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.661    17.321    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.146    17.467 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.825    18.293    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y7          LUT4 (Prop_lut4_I3_O)        0.328    18.621 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.848    19.469    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124    19.593 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.806    20.399    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.523 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.523    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.921 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.921    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.255 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.974    22.229    L_reg/L_36e50fc9_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y5          LUT5 (Prop_lut5_I4_O)        0.303    22.532 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.998    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.122 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.854    23.976    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y3          LUT2 (Prop_lut2_I0_O)        0.150    24.126 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.160    25.286    L_reg/i__carry_i_13__3_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I0_O)        0.377    25.663 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.165    25.828    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I0_O)        0.328    26.156 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.763    26.919    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.118    27.037 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.584    27.621    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.326    27.947 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.947    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.497 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.497    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.611 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.611    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.924 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.004    29.927    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.306    30.233 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    30.392    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.516 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.762    31.278    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.402 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.853    32.254    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.378 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.645    33.023    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y3          LUT4 (Prop_lut4_I0_O)        0.124    33.147 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.726    37.874    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.429 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.429    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.239ns  (logic 11.949ns (32.973%)  route 24.290ns (67.027%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=4 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.053     7.660    L_reg/M_sm_timer[7]
    SLICE_X60Y8          LUT3 (Prop_lut3_I2_O)        0.150     7.810 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.815     8.624    L_reg/i__carry_i_14__4_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.328     8.952 f  L_reg/L_36e50fc9_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.316    10.268    L_reg/L_36e50fc9_remainder0_carry_i_16__1_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.420 f  L_reg/L_36e50fc9_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    11.104    L_reg/L_36e50fc9_remainder0_carry_i_19__1_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.374    11.478 r  L_reg/L_36e50fc9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.702    12.180    L_reg/L_36e50fc9_remainder0_carry_i_10__1_n_0
    SLICE_X61Y6          LUT4 (Prop_lut4_I1_O)        0.328    12.508 r  L_reg/L_36e50fc9_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.508    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.058 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_carry_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.371 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.991    14.361    L_reg/L_36e50fc9_remainder0_3[7]
    SLICE_X63Y8          LUT5 (Prop_lut5_I2_O)        0.306    14.667 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.870    15.537    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X64Y9          LUT4 (Prop_lut4_I0_O)        0.124    15.661 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.875    16.536    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.124    16.660 r  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.661    17.321    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.146    17.467 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.825    18.293    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y7          LUT4 (Prop_lut4_I3_O)        0.328    18.621 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.848    19.469    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124    19.593 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.806    20.399    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.523 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.523    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.921 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.921    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.255 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.974    22.229    L_reg/L_36e50fc9_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y5          LUT5 (Prop_lut5_I4_O)        0.303    22.532 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.998    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.122 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.854    23.976    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y3          LUT2 (Prop_lut2_I0_O)        0.150    24.126 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.160    25.286    L_reg/i__carry_i_13__3_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I0_O)        0.377    25.663 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.165    25.828    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I0_O)        0.328    26.156 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.763    26.919    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.118    27.037 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.584    27.621    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.326    27.947 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.947    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.497 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.497    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.611 r  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.611    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.924 f  timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.004    29.927    timerseg_driver/decimal_renderer/L_36e50fc9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.306    30.233 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    30.392    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.516 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.762    31.278    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.402 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.853    32.254    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.378 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.821    33.199    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y3          LUT4 (Prop_lut4_I0_O)        0.152    33.351 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.281    37.632    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.389 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.389    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1510950342[3].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.432ns (71.920%)  route 0.559ns (28.080%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    forLoop_idx_0_1510950342[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  forLoop_idx_0_1510950342[3].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_1510950342[3].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.131     1.832    forLoop_idx_0_1510950342[3].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X65Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.877 r  forLoop_idx_0_1510950342[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.428     2.305    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.528 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.528    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1510950342[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.408ns (68.360%)  route 0.652ns (31.640%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.591     1.535    forLoop_idx_0_1510950342[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  forLoop_idx_0_1510950342[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1510950342[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.250     1.926    forLoop_idx_0_1510950342[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X60Y59         LUT4 (Prop_lut4_I1_O)        0.045     1.971 r  forLoop_idx_0_1510950342[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=15, routed)          0.402     2.373    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.595 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.595    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.407ns (65.701%)  route 0.735ns (34.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.735     2.378    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.645 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.645    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1052101035[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.415ns (66.797%)  route 0.704ns (33.203%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.595     1.539    forLoop_idx_0_1052101035[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_1052101035[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_1052101035[1].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.217     1.897    forLoop_idx_0_1052101035[1].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X60Y49         LUT4 (Prop_lut4_I1_O)        0.045     1.942 r  forLoop_idx_0_1052101035[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          0.486     2.428    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.658 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.658    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1052101035[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.421ns (66.530%)  route 0.715ns (33.470%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.594     1.538    forLoop_idx_0_1052101035[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_1052101035[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_1052101035[0].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.298     1.977    forLoop_idx_0_1052101035[0].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X62Y51         LUT4 (Prop_lut4_I2_O)        0.045     2.022 r  forLoop_idx_0_1052101035[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=20, routed)          0.416     2.438    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.673 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.673    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1510950342[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.413ns (65.363%)  route 0.749ns (34.637%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    forLoop_idx_0_1510950342[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_1510950342[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1510950342[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.250     1.928    forLoop_idx_0_1510950342[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X63Y55         LUT4 (Prop_lut4_I1_O)        0.045     1.973 r  forLoop_idx_0_1510950342[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.499     2.471    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.698 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.698    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.431ns (65.005%)  route 0.770ns (34.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X30Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.770     2.440    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.707 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.707    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.407ns (63.687%)  route 0.802ns (36.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.802     2.446    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.712 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.712    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.455ns (65.304%)  route 0.773ns (34.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.773     2.442    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.733 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.733    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.432ns (63.198%)  route 0.834ns (36.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X30Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.834     2.504    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.772 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.772    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1510950342[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.853ns  (logic 1.490ns (30.698%)  route 3.363ns (69.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.363     4.853    forLoop_idx_0_1510950342[2].cond_butt_dirs/sync/D[0]
    SLICE_X59Y57         FDRE                                         r  forLoop_idx_0_1510950342[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.507     4.911    forLoop_idx_0_1510950342[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  forLoop_idx_0_1510950342[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1510950342[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.853ns  (logic 1.502ns (30.958%)  route 3.350ns (69.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.350     4.853    forLoop_idx_0_1510950342[0].cond_butt_dirs/sync/D[0]
    SLICE_X59Y57         FDRE                                         r  forLoop_idx_0_1510950342[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.507     4.911    forLoop_idx_0_1510950342[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  forLoop_idx_0_1510950342[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1510950342[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.734ns  (logic 1.500ns (31.687%)  route 3.234ns (68.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.234     4.734    forLoop_idx_0_1510950342[1].cond_butt_dirs/sync/D[0]
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_1510950342[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.508     4.912    forLoop_idx_0_1510950342[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_1510950342[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1510950342[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.715ns  (logic 1.488ns (31.549%)  route 3.227ns (68.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.227     4.715    forLoop_idx_0_1510950342[3].cond_butt_dirs/sync/D[0]
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_1510950342[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.508     4.912    forLoop_idx_0_1510950342[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_1510950342[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 1.496ns (32.216%)  route 3.147ns (67.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.147     4.642    reset_cond/AS[0]
    SLICE_X44Y31         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y31         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 1.496ns (32.216%)  route 3.147ns (67.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.147     4.642    reset_cond/AS[0]
    SLICE_X44Y31         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y31         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 1.496ns (32.216%)  route 3.147ns (67.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.147     4.642    reset_cond/AS[0]
    SLICE_X44Y31         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y31         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 1.496ns (32.216%)  route 3.147ns (67.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.147     4.642    reset_cond/AS[0]
    SLICE_X44Y31         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y31         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.638ns  (logic 1.496ns (32.246%)  route 3.142ns (67.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.142     4.638    reset_cond/AS[0]
    SLICE_X45Y31         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 1.493ns (35.520%)  route 2.711ns (64.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.711     4.204    cond_butt_next_play/sync/D[0]
    SLICE_X53Y35         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.447     4.852    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1052101035[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.230ns (27.821%)  route 0.597ns (72.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.597     0.826    forLoop_idx_0_1052101035[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y52         FDRE                                         r  forLoop_idx_0_1052101035[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    forLoop_idx_0_1052101035[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  forLoop_idx_0_1052101035[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1052101035[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.236ns (27.583%)  route 0.619ns (72.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.619     0.855    forLoop_idx_0_1052101035[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y52         FDRE                                         r  forLoop_idx_0_1052101035[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    forLoop_idx_0_1052101035[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  forLoop_idx_0_1052101035[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.261ns (18.756%)  route 1.131ns (81.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.131     1.392    cond_butt_next_play/sync/D[0]
    SLICE_X53Y35         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.263ns (16.182%)  route 1.363ns (83.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.363     1.627    reset_cond/AS[0]
    SLICE_X45Y31         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.263ns (16.139%)  route 1.368ns (83.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.368     1.631    reset_cond/AS[0]
    SLICE_X44Y31         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y31         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.263ns (16.139%)  route 1.368ns (83.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.368     1.631    reset_cond/AS[0]
    SLICE_X44Y31         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y31         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.263ns (16.139%)  route 1.368ns (83.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.368     1.631    reset_cond/AS[0]
    SLICE_X44Y31         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y31         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.263ns (16.139%)  route 1.368ns (83.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.368     1.631    reset_cond/AS[0]
    SLICE_X44Y31         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y31         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1510950342[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.738ns  (logic 0.255ns (14.691%)  route 1.482ns (85.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.482     1.738    forLoop_idx_0_1510950342[3].cond_butt_dirs/sync/D[0]
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_1510950342[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.861     2.051    forLoop_idx_0_1510950342[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_1510950342[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1510950342[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.748ns  (logic 0.268ns (15.304%)  route 1.481ns (84.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.481     1.748    forLoop_idx_0_1510950342[1].cond_butt_dirs/sync/D[0]
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_1510950342[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.861     2.051    forLoop_idx_0_1510950342[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_1510950342[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





