-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dut is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    strm_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    strm_in_V_empty_n : IN STD_LOGIC;
    strm_in_V_read : OUT STD_LOGIC;
    strm_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    strm_out_V_full_n : IN STD_LOGIC;
    strm_out_V_write : OUT STD_LOGIC );
end;


architecture behav of dut is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dut,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.442000,HLS_SYN_LAT=94411,HLS_SYN_TPT=none,HLS_SYN_MEM=47,HLS_SYN_DSP=224,HLS_SYN_FF=22713,HLS_SYN_LUT=38901}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_25 : BOOLEAN;
    signal strm_in_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_46 : BOOLEAN;
    signal exitcond10_fu_209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal strm_out_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_58 : BOOLEAN;
    signal ap_sig_cseq_ST_st10_fsm_9 : STD_LOGIC;
    signal ap_sig_65 : BOOLEAN;
    signal i_6_fu_191_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_6_reg_338 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_75 : BOOLEAN;
    signal tmp_139_cast_fu_205_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_139_cast_reg_343 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond11_fu_185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_2_fu_215_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_86 : BOOLEAN;
    signal i_7_fu_241_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_7_reg_359 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_96 : BOOLEAN;
    signal tmp_141_cast_fu_255_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_141_cast_reg_364 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond9_fu_235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_3_fu_265_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_3_reg_372 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_110 : BOOLEAN;
    signal exitcond8_fu_259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_8_fu_291_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_8_reg_385 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st8_fsm_7 : STD_LOGIC;
    signal ap_sig_124 : BOOLEAN;
    signal tmp_144_cast_fu_305_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_144_cast_reg_390 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond7_fu_285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_4_fu_315_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_4_reg_398 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st9_fsm_8 : STD_LOGIC;
    signal ap_sig_138 : BOOLEAN;
    signal exitcond_fu_309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal XXT_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal XXT_ce0 : STD_LOGIC;
    signal XXT_we0 : STD_LOGIC;
    signal XXT_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal S_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal S_ce0 : STD_LOGIC;
    signal S_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal S_ce1 : STD_LOGIC;
    signal S_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal U_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal U_ce0 : STD_LOGIC;
    signal U_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal U_ce1 : STD_LOGIC;
    signal U_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_svd_alt_fu_177_ap_start : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_ap_done : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_ap_idle : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_ap_ready : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_A_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_svd_alt_fu_177_A_ce0 : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_S_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_svd_alt_fu_177_S_ce0 : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_S_we0 : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_S_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_svd_alt_fu_177_S_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_svd_alt_fu_177_S_ce1 : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_S_we1 : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_S_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_svd_alt_fu_177_U_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_svd_alt_fu_177_U_ce0 : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_U_we0 : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_U_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_svd_alt_fu_177_U_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_svd_alt_fu_177_U_ce1 : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_U_we1 : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_U_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_svd_alt_fu_177_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_svd_alt_fu_177_V_ce0 : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_V_we0 : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_svd_alt_fu_177_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_svd_alt_fu_177_V_ce1 : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_V_we1 : STD_LOGIC;
    signal grp_dut_svd_alt_fu_177_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_111 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_reg_122 : STD_LOGIC_VECTOR (4 downto 0);
    signal i1_reg_133 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_255 : BOOLEAN;
    signal j2_reg_144 : STD_LOGIC_VECTOR (4 downto 0);
    signal i3_reg_155 : STD_LOGIC_VECTOR (4 downto 0);
    signal j4_reg_166 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_grp_dut_svd_alt_fu_177_ap_start : STD_LOGIC := '0';
    signal tmp_142_cast_fu_230_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_145_cast_fu_280_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_147_cast_fu_330_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_197_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_cast_fu_221_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_114_fu_225_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_247_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_86_cast_fu_271_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_116_fu_275_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_115_fu_297_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_87_cast_fu_321_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_118_fu_325_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);

    component dut_svd_alt IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        S_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        S_ce0 : OUT STD_LOGIC;
        S_we0 : OUT STD_LOGIC;
        S_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        S_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        S_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        S_ce1 : OUT STD_LOGIC;
        S_we1 : OUT STD_LOGIC;
        S_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        S_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        U_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        U_ce0 : OUT STD_LOGIC;
        U_we0 : OUT STD_LOGIC;
        U_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        U_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        U_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        U_ce1 : OUT STD_LOGIC;
        U_we1 : OUT STD_LOGIC;
        U_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        U_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        V_ce0 : OUT STD_LOGIC;
        V_we0 : OUT STD_LOGIC;
        V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        V_ce1 : OUT STD_LOGIC;
        V_we1 : OUT STD_LOGIC;
        V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        V_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_XXT IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_S IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    XXT_U : component dut_XXT
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => XXT_address0,
        ce0 => XXT_ce0,
        we0 => XXT_we0,
        d0 => strm_in_V_dout,
        q0 => XXT_q0);

    S_U : component dut_S
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => S_address0,
        ce0 => S_ce0,
        we0 => grp_dut_svd_alt_fu_177_S_we0,
        d0 => grp_dut_svd_alt_fu_177_S_d0,
        q0 => S_q0,
        address1 => grp_dut_svd_alt_fu_177_S_address1,
        ce1 => S_ce1,
        we1 => grp_dut_svd_alt_fu_177_S_we1,
        d1 => grp_dut_svd_alt_fu_177_S_d1,
        q1 => S_q1);

    U_U : component dut_S
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => U_address0,
        ce0 => U_ce0,
        we0 => grp_dut_svd_alt_fu_177_U_we0,
        d0 => grp_dut_svd_alt_fu_177_U_d0,
        q0 => U_q0,
        address1 => grp_dut_svd_alt_fu_177_U_address1,
        ce1 => U_ce1,
        we1 => grp_dut_svd_alt_fu_177_U_we1,
        d1 => grp_dut_svd_alt_fu_177_U_d1,
        q1 => U_q1);

    V_U : component dut_S
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_svd_alt_fu_177_V_address0,
        ce0 => grp_dut_svd_alt_fu_177_V_ce0,
        we0 => grp_dut_svd_alt_fu_177_V_we0,
        d0 => grp_dut_svd_alt_fu_177_V_d0,
        q0 => V_q0,
        address1 => grp_dut_svd_alt_fu_177_V_address1,
        ce1 => grp_dut_svd_alt_fu_177_V_ce1,
        we1 => grp_dut_svd_alt_fu_177_V_we1,
        d1 => grp_dut_svd_alt_fu_177_V_d1,
        q1 => V_q1);

    grp_dut_svd_alt_fu_177 : component dut_svd_alt
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_svd_alt_fu_177_ap_start,
        ap_done => grp_dut_svd_alt_fu_177_ap_done,
        ap_idle => grp_dut_svd_alt_fu_177_ap_idle,
        ap_ready => grp_dut_svd_alt_fu_177_ap_ready,
        A_address0 => grp_dut_svd_alt_fu_177_A_address0,
        A_ce0 => grp_dut_svd_alt_fu_177_A_ce0,
        A_q0 => XXT_q0,
        S_address0 => grp_dut_svd_alt_fu_177_S_address0,
        S_ce0 => grp_dut_svd_alt_fu_177_S_ce0,
        S_we0 => grp_dut_svd_alt_fu_177_S_we0,
        S_d0 => grp_dut_svd_alt_fu_177_S_d0,
        S_q0 => S_q0,
        S_address1 => grp_dut_svd_alt_fu_177_S_address1,
        S_ce1 => grp_dut_svd_alt_fu_177_S_ce1,
        S_we1 => grp_dut_svd_alt_fu_177_S_we1,
        S_d1 => grp_dut_svd_alt_fu_177_S_d1,
        S_q1 => S_q1,
        U_address0 => grp_dut_svd_alt_fu_177_U_address0,
        U_ce0 => grp_dut_svd_alt_fu_177_U_ce0,
        U_we0 => grp_dut_svd_alt_fu_177_U_we0,
        U_d0 => grp_dut_svd_alt_fu_177_U_d0,
        U_q0 => U_q0,
        U_address1 => grp_dut_svd_alt_fu_177_U_address1,
        U_ce1 => grp_dut_svd_alt_fu_177_U_ce1,
        U_we1 => grp_dut_svd_alt_fu_177_U_we1,
        U_d1 => grp_dut_svd_alt_fu_177_U_d1,
        U_q1 => U_q1,
        V_address0 => grp_dut_svd_alt_fu_177_V_address0,
        V_ce0 => grp_dut_svd_alt_fu_177_V_ce0,
        V_we0 => grp_dut_svd_alt_fu_177_V_we0,
        V_d0 => grp_dut_svd_alt_fu_177_V_d0,
        V_q0 => V_q0,
        V_address1 => grp_dut_svd_alt_fu_177_V_address1,
        V_ce1 => grp_dut_svd_alt_fu_177_V_ce1,
        V_we1 => grp_dut_svd_alt_fu_177_V_we1,
        V_d1 => grp_dut_svd_alt_fu_177_V_d1,
        V_q1 => V_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_grp_dut_svd_alt_fu_177_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_svd_alt_fu_177_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = exitcond11_fu_185_p2)))) then 
                    ap_reg_grp_dut_svd_alt_fu_177_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_svd_alt_fu_177_ap_ready)) then 
                    ap_reg_grp_dut_svd_alt_fu_177_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i1_reg_133_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = exitcond8_fu_259_p2)))) then 
                i1_reg_133 <= i_7_reg_359;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_logic_0 = grp_dut_svd_alt_fu_177_ap_done)))) then 
                i1_reg_133 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i3_reg_155_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = exitcond_fu_309_p2)))) then 
                i3_reg_155 <= i_8_reg_385;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = exitcond9_fu_235_p2)))) then 
                i3_reg_155 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i_reg_111_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not(ap_sig_86) and not((exitcond10_fu_209_p2 = ap_const_lv1_0)))) then 
                i_reg_111 <= i_6_reg_338;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                i_reg_111 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    j2_reg_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = exitcond9_fu_235_p2))) then 
                j2_reg_144 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((strm_out_V_full_n = ap_const_logic_0)))) then 
                j2_reg_144 <= j_3_reg_372;
            end if; 
        end if;
    end process;

    j4_reg_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) and (ap_const_lv1_0 = exitcond7_fu_285_p2))) then 
                j4_reg_166 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) and not((strm_out_V_full_n = ap_const_logic_0)))) then 
                j4_reg_166 <= j_4_reg_398;
            end if; 
        end if;
    end process;

    j_reg_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond11_fu_185_p2))) then 
                j_reg_122 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (exitcond10_fu_209_p2 = ap_const_lv1_0) and not(ap_sig_86))) then 
                j_reg_122 <= j_2_fu_215_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                i_6_reg_338 <= i_6_fu_191_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then
                i_7_reg_359 <= i_7_fu_241_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then
                i_8_reg_385 <= i_8_fu_291_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then
                j_3_reg_372 <= j_3_fu_265_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then
                j_4_reg_398 <= j_4_fu_315_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond11_fu_185_p2))) then
                    tmp_139_cast_reg_343(8 downto 4) <= tmp_139_cast_fu_205_p1(8 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = exitcond9_fu_235_p2))) then
                    tmp_141_cast_reg_364(8 downto 4) <= tmp_141_cast_fu_255_p1(8 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) and (ap_const_lv1_0 = exitcond7_fu_285_p2))) then
                    tmp_144_cast_reg_390(8 downto 4) <= tmp_144_cast_fu_305_p1(8 downto 4);
            end if;
        end if;
    end process;
    tmp_139_cast_reg_343(3 downto 0) <= "0000";
    tmp_139_cast_reg_343(9) <= '0';
    tmp_141_cast_reg_364(3 downto 0) <= "0000";
    tmp_141_cast_reg_364(9) <= '0';
    tmp_144_cast_reg_390(3 downto 0) <= "0000";
    tmp_144_cast_reg_390(9) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, strm_out_V_full_n, exitcond10_fu_209_p2, exitcond11_fu_185_p2, ap_sig_86, exitcond9_fu_235_p2, exitcond8_fu_259_p2, exitcond7_fu_285_p2, exitcond_fu_309_p2, grp_dut_svd_alt_fu_177_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((ap_const_lv1_0 = exitcond11_fu_185_p2)) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st3_fsm_2 => 
                if (((exitcond10_fu_209_p2 = ap_const_lv1_0) and not(ap_sig_86))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                elsif ((not(ap_sig_86) and not((exitcond10_fu_209_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st4_fsm_3 => 
                if (not((ap_const_logic_0 = grp_dut_svd_alt_fu_177_ap_done))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st5_fsm_4 => 
                if ((ap_const_lv1_0 = exitcond9_fu_235_p2)) then
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_st8_fsm_7;
                end if;
            when ap_ST_st6_fsm_5 => 
                if ((ap_const_lv1_0 = exitcond8_fu_259_p2)) then
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                end if;
            when ap_ST_st7_fsm_6 => 
                if (not((strm_out_V_full_n = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                end if;
            when ap_ST_st8_fsm_7 => 
                if (not((ap_const_lv1_0 = exitcond7_fu_285_p2))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st9_fsm_8;
                end if;
            when ap_ST_st9_fsm_8 => 
                if ((ap_const_lv1_0 = exitcond_fu_309_p2)) then
                    ap_NS_fsm <= ap_ST_st10_fsm_9;
                else
                    ap_NS_fsm <= ap_ST_st8_fsm_7;
                end if;
            when ap_ST_st10_fsm_9 => 
                if (not((strm_out_V_full_n = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st9_fsm_8;
                else
                    ap_NS_fsm <= ap_ST_st10_fsm_9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;

    S_address0_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5, grp_dut_svd_alt_fu_177_S_address0, ap_sig_cseq_ST_st4_fsm_3, tmp_145_cast_fu_280_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            S_address0 <= tmp_145_cast_fu_280_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            S_address0 <= grp_dut_svd_alt_fu_177_S_address0;
        else 
            S_address0 <= "XXXXXXXX";
        end if; 
    end process;


    S_ce0_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5, grp_dut_svd_alt_fu_177_S_ce0, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            S_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            S_ce0 <= grp_dut_svd_alt_fu_177_S_ce0;
        else 
            S_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    S_ce1_assign_proc : process(grp_dut_svd_alt_fu_177_S_ce1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            S_ce1 <= grp_dut_svd_alt_fu_177_S_ce1;
        else 
            S_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    U_address0_assign_proc : process(ap_sig_cseq_ST_st9_fsm_8, grp_dut_svd_alt_fu_177_U_address0, ap_sig_cseq_ST_st4_fsm_3, tmp_147_cast_fu_330_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            U_address0 <= tmp_147_cast_fu_330_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            U_address0 <= grp_dut_svd_alt_fu_177_U_address0;
        else 
            U_address0 <= "XXXXXXXX";
        end if; 
    end process;


    U_ce0_assign_proc : process(ap_sig_cseq_ST_st9_fsm_8, grp_dut_svd_alt_fu_177_U_ce0, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            U_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            U_ce0 <= grp_dut_svd_alt_fu_177_U_ce0;
        else 
            U_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    U_ce1_assign_proc : process(grp_dut_svd_alt_fu_177_U_ce1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            U_ce1 <= grp_dut_svd_alt_fu_177_U_ce1;
        else 
            U_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    XXT_address0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, grp_dut_svd_alt_fu_177_A_address0, ap_sig_cseq_ST_st4_fsm_3, tmp_142_cast_fu_230_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            XXT_address0 <= tmp_142_cast_fu_230_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            XXT_address0 <= grp_dut_svd_alt_fu_177_A_address0;
        else 
            XXT_address0 <= "XXXXXXXX";
        end if; 
    end process;


    XXT_ce0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, ap_sig_86, grp_dut_svd_alt_fu_177_A_ce0, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not(ap_sig_86))) then 
            XXT_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            XXT_ce0 <= grp_dut_svd_alt_fu_177_A_ce0;
        else 
            XXT_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    XXT_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond10_fu_209_p2, ap_sig_86)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (exitcond10_fu_209_p2 = ap_const_lv1_0) and not(ap_sig_86)))) then 
            XXT_we0 <= ap_const_logic_1;
        else 
            XXT_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_sig_cseq_ST_st8_fsm_7, exitcond7_fu_285_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) and not((ap_const_lv1_0 = exitcond7_fu_285_p2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st8_fsm_7, exitcond7_fu_285_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) and not((ap_const_lv1_0 = exitcond7_fu_285_p2)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_110_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_110 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_124_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_124 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_138_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_138 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_25_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_25 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_255_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_255 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_46_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_46 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_58_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_58 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_65_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_65 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_75_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_75 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_86_assign_proc : process(strm_in_V_empty_n, exitcond10_fu_209_p2)
    begin
                ap_sig_86 <= ((exitcond10_fu_209_p2 = ap_const_lv1_0) and (strm_in_V_empty_n = ap_const_logic_0));
    end process;


    ap_sig_96_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_96 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_cseq_ST_st10_fsm_9_assign_proc : process(ap_sig_65)
    begin
        if (ap_sig_65) then 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_25)
    begin
        if (ap_sig_25) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_75)
    begin
        if (ap_sig_75) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_46)
    begin
        if (ap_sig_46) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_255)
    begin
        if (ap_sig_255) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_96)
    begin
        if (ap_sig_96) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_110)
    begin
        if (ap_sig_110) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_58)
    begin
        if (ap_sig_58) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st8_fsm_7_assign_proc : process(ap_sig_124)
    begin
        if (ap_sig_124) then 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st9_fsm_8_assign_proc : process(ap_sig_138)
    begin
        if (ap_sig_138) then 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond10_fu_209_p2 <= "1" when (j_reg_122 = ap_const_lv5_10) else "0";
    exitcond11_fu_185_p2 <= "1" when (i_reg_111 = ap_const_lv5_10) else "0";
    exitcond7_fu_285_p2 <= "1" when (i3_reg_155 = ap_const_lv5_10) else "0";
    exitcond8_fu_259_p2 <= "1" when (j2_reg_144 = ap_const_lv5_10) else "0";
    exitcond9_fu_235_p2 <= "1" when (i1_reg_133 = ap_const_lv5_10) else "0";
    exitcond_fu_309_p2 <= "1" when (j4_reg_166 = ap_const_lv5_10) else "0";
    grp_dut_svd_alt_fu_177_ap_start <= ap_reg_grp_dut_svd_alt_fu_177_ap_start;
    i_6_fu_191_p2 <= std_logic_vector(unsigned(i_reg_111) + unsigned(ap_const_lv5_1));
    i_7_fu_241_p2 <= std_logic_vector(unsigned(i1_reg_133) + unsigned(ap_const_lv5_1));
    i_8_fu_291_p2 <= std_logic_vector(unsigned(i3_reg_155) + unsigned(ap_const_lv5_1));
    j_2_fu_215_p2 <= std_logic_vector(unsigned(j_reg_122) + unsigned(ap_const_lv5_1));
    j_3_fu_265_p2 <= std_logic_vector(unsigned(j2_reg_144) + unsigned(ap_const_lv5_1));
    j_4_fu_315_p2 <= std_logic_vector(unsigned(j4_reg_166) + unsigned(ap_const_lv5_1));

    strm_in_V_blk_n_assign_proc : process(strm_in_V_empty_n, ap_sig_cseq_ST_st3_fsm_2, exitcond10_fu_209_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (exitcond10_fu_209_p2 = ap_const_lv1_0))) then 
            strm_in_V_blk_n <= strm_in_V_empty_n;
        else 
            strm_in_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strm_in_V_read_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond10_fu_209_p2, ap_sig_86)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (exitcond10_fu_209_p2 = ap_const_lv1_0) and not(ap_sig_86))) then 
            strm_in_V_read <= ap_const_logic_1;
        else 
            strm_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    strm_out_V_blk_n_assign_proc : process(strm_out_V_full_n, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9))) then 
            strm_out_V_blk_n <= strm_out_V_full_n;
        else 
            strm_out_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strm_out_V_din_assign_proc : process(strm_out_V_full_n, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st10_fsm_9, S_q0, U_q0)
    begin
        if (not((strm_out_V_full_n = ap_const_logic_0))) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
                strm_out_V_din <= U_q0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
                strm_out_V_din <= S_q0;
            else 
                strm_out_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            strm_out_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    strm_out_V_write_assign_proc : process(strm_out_V_full_n, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((strm_out_V_full_n = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) and not((strm_out_V_full_n = ap_const_logic_0))))) then 
            strm_out_V_write <= ap_const_logic_1;
        else 
            strm_out_V_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_114_fu_225_p2 <= std_logic_vector(unsigned(tmp_139_cast_reg_343) + unsigned(tmp_cast_fu_221_p1));
    tmp_115_fu_297_p3 <= (i3_reg_155 & ap_const_lv4_0);
    tmp_116_fu_275_p2 <= std_logic_vector(unsigned(tmp_141_cast_reg_364) + unsigned(tmp_86_cast_fu_271_p1));
    tmp_118_fu_325_p2 <= std_logic_vector(unsigned(tmp_144_cast_reg_390) + unsigned(tmp_87_cast_fu_321_p1));
    tmp_139_cast_fu_205_p1 <= std_logic_vector(resize(unsigned(tmp_fu_197_p3),10));
    tmp_141_cast_fu_255_p1 <= std_logic_vector(resize(unsigned(tmp_s_fu_247_p3),10));
    tmp_142_cast_fu_230_p1 <= std_logic_vector(resize(unsigned(tmp_114_fu_225_p2),64));
    tmp_144_cast_fu_305_p1 <= std_logic_vector(resize(unsigned(tmp_115_fu_297_p3),10));
    tmp_145_cast_fu_280_p1 <= std_logic_vector(resize(unsigned(tmp_116_fu_275_p2),64));
    tmp_147_cast_fu_330_p1 <= std_logic_vector(resize(unsigned(tmp_118_fu_325_p2),64));
    tmp_86_cast_fu_271_p1 <= std_logic_vector(resize(unsigned(j2_reg_144),10));
    tmp_87_cast_fu_321_p1 <= std_logic_vector(resize(unsigned(j4_reg_166),10));
    tmp_cast_fu_221_p1 <= std_logic_vector(resize(unsigned(j_reg_122),10));
    tmp_fu_197_p3 <= (i_reg_111 & ap_const_lv4_0);
    tmp_s_fu_247_p3 <= (i1_reg_133 & ap_const_lv4_0);
end behav;
