{"version":3,"file":"66_modport_connect.sv.map","sources":["../veryl/66_modport_connect.veryl"],"names":["","interface","veryl_testcase_Interface66",";","logic","en","modport","port","(","output",")","endinterface","module","veryl_testcase_Module66","veryl_testcase_Interface66.port","a",",","b","c","veryl_testcase_Module66A","u","endmodule"],"mappings":"AAAAA,AAAAC,UAAUC,0BAAYC;IACVC,MAAJC,EAASF;;IAEbG,QAAQC,KAAKC;QACLC,OAAJJ,EAAUL;IACdU;AACJC;;AAEAC,OAAOC,wBAASL;IACDM,gCAAXC,CAA4BC;IACzBf,UAAHgB,CAAYD;IACTf,UAAWM,KAAdW,CAAkBlB;AACtBU,CAAEP;;IAEEH,AAAQmB,yBAAHC,EAAaZ;SACdO,GAACf,AAAEe,EAACC;SACJC,GAACjB,AAAEiB,EAACD;SACJE,GAAClB,AAAEkB,EAAClB;IACRU,CAACP;AACLkB;;AAEAT,OAAOO,yBAAUX;IACFM,gCAAXC,CAA4BC;IACzBf,UAAHgB,CAAYD;IACTf,UAAWM,KAAdW,CAAkBlB;AACtBU,CAAEP;AAACkB"}