
# ðŸ•’ Digital Clock on Artix-7 FPGA

This project implements a **real-time digital clock** using **Verilog HDL** on the **Artix-7 FPGA board**. The clock displays **minutes and seconds (MM:SS)** on a **4-digit 7-segment display** and demonstrates practical concepts in FPGA development such as timekeeping, clock division, display multiplexing, and constraint-based pin mapping.

---

## ðŸŽ¥ Demo Video

Hereâ€™s a live demonstration of the working project on Artix-7 FPGA:

ðŸ”— [Watch on LinkedIn](https://www.linkedin.com/posts/z-b-mohammed-irfan-1849792a5_fpga-artix7-digitalclock-activity-7341061875184431105-9bFm/)

![FPGA Clock Running](images/fpga_clock_thumbnail.jpg) <!-- Optional image thumbnail -->

---

## ðŸ“˜ Project Highlights

âœ… Displays time in MM:SS format  
âœ… 1Hz and 1kHz clock dividers  
âœ… Display multiplexing across 4 digits  
âœ… Verilog RTL-level design  
âœ… Fully implemented using Xilinx Vivado  
âœ… Demonstrated on EDGE Artix-7 FPGA board

