// Seed: 2574578044
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wor id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_1,
      id_7,
      id_2
  );
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5[1-:-1] = id_1;
endmodule
