<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/rv730_dpm.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - rv730_dpm.c<span style="font-size: 80%;"> (source / <a href="rv730_dpm.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">295</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">10</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2011 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  * Authors: Alex Deucher
<span class="lineNum">      23 </span>            :  */
<span class="lineNum">      24 </span>            : 
<span class="lineNum">      25 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      26 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;rv730d.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;r600_dpm.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;rv770_dpm.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      31 </span>            : 
<span class="lineNum">      32 </span>            : #define MC_CG_ARB_FREQ_F0           0x0a
<span class="lineNum">      33 </span>            : #define MC_CG_ARB_FREQ_F1           0x0b
<span class="lineNum">      34 </span>            : #define MC_CG_ARB_FREQ_F2           0x0c
<span class="lineNum">      35 </span>            : #define MC_CG_ARB_FREQ_F3           0x0d
<span class="lineNum">      36 </span>            : 
<span class="lineNum">      37 </span>            : struct rv7xx_ps *rv770_get_ps(struct radeon_ps *rps);
<a name="38"><span class="lineNum">      38 </span>            : struct rv7xx_power_info *rv770_get_pi(struct radeon_device *rdev);</a>
<span class="lineNum">      39 </span>            : 
<span class="lineNum">      40 </span><span class="lineNoCov">          0 : int rv730_populate_sclk_value(struct radeon_device *rdev,</span>
<span class="lineNum">      41 </span>            :                               u32 engine_clock,
<span class="lineNum">      42 </span>            :                               RV770_SMC_SCLK_VALUE *sclk)
<span class="lineNum">      43 </span>            : {
<span class="lineNum">      44 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">      45 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">      46 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl = pi-&gt;clk_regs.rv730.cg_spll_func_cntl;</span>
<span class="lineNum">      47 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_2 = pi-&gt;clk_regs.rv730.cg_spll_func_cntl_2;</span>
<span class="lineNum">      48 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_3 = pi-&gt;clk_regs.rv730.cg_spll_func_cntl_3;</span>
<span class="lineNum">      49 </span><span class="lineNoCov">          0 :         u32 cg_spll_spread_spectrum = pi-&gt;clk_regs.rv730.cg_spll_spread_spectrum;</span>
<span class="lineNum">      50 </span><span class="lineNoCov">          0 :         u32 cg_spll_spread_spectrum_2 = pi-&gt;clk_regs.rv730.cg_spll_spread_spectrum_2;</span>
<span class="lineNum">      51 </span>            :         u64 tmp;
<span class="lineNum">      52 </span><span class="lineNoCov">          0 :         u32 reference_clock = rdev-&gt;clock.spll.reference_freq;</span>
<span class="lineNum">      53 </span>            :         u32 reference_divider, post_divider;
<span class="lineNum">      54 </span>            :         u32 fbdiv;
<span class="lineNum">      55 </span>            :         int ret;
<span class="lineNum">      56 </span>            : 
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,</span>
<span class="lineNum">      58 </span>            :                                              engine_clock, false, &amp;dividers);
<span class="lineNum">      59 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">      60 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">      61 </span>            : 
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :         reference_divider = 1 + dividers.ref_div;</span>
<span class="lineNum">      63 </span>            : 
<span class="lineNum">      64 </span><span class="lineNoCov">          0 :         if (dividers.enable_post_div)</span>
<span class="lineNum">      65 </span><span class="lineNoCov">          0 :                 post_divider = ((dividers.post_div &gt;&gt; 4) &amp; 0xf) +</span>
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :                         (dividers.post_div &amp; 0xf) + 2;</span>
<span class="lineNum">      67 </span>            :         else
<span class="lineNum">      68 </span>            :                 post_divider = 1;
<span class="lineNum">      69 </span>            : 
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :         tmp = (u64) engine_clock * reference_divider * post_divider * 16384;</span>
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :         do_div(tmp, reference_clock);</span>
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :         fbdiv = (u32) tmp;</span>
<span class="lineNum">      73 </span>            : 
<span class="lineNum">      74 </span>            :         /* set up registers */
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :         if (dividers.enable_post_div)</span>
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :                 spll_func_cntl |= SPLL_DIVEN;</span>
<span class="lineNum">      77 </span>            :         else
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :                 spll_func_cntl &amp;= ~SPLL_DIVEN;</span>
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :         spll_func_cntl &amp;= ~(SPLL_HILEN_MASK | SPLL_LOLEN_MASK | SPLL_REF_DIV_MASK);</span>
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :         spll_func_cntl |= SPLL_REF_DIV(dividers.ref_div);</span>
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :         spll_func_cntl |= SPLL_HILEN((dividers.post_div &gt;&gt; 4) &amp; 0xf);</span>
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :         spll_func_cntl |= SPLL_LOLEN(dividers.post_div &amp; 0xf);</span>
<span class="lineNum">      83 </span>            : 
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 &amp;= ~SCLK_MUX_SEL_MASK;</span>
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 |= SCLK_MUX_SEL(2);</span>
<span class="lineNum">      86 </span>            : 
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :         spll_func_cntl_3 &amp;= ~SPLL_FB_DIV_MASK;</span>
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :         spll_func_cntl_3 |= SPLL_FB_DIV(fbdiv);</span>
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :         spll_func_cntl_3 |= SPLL_DITHEN;</span>
<span class="lineNum">      90 </span>            : 
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :         if (pi-&gt;sclk_ss) {</span>
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :                 struct radeon_atom_ss ss;</span>
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :                 u32 vco_freq = engine_clock * post_divider;</span>
<span class="lineNum">      94 </span>            : 
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :                 if (radeon_atombios_get_asic_ss_info(rdev, &amp;ss,</span>
<span class="lineNum">      96 </span>            :                                                      ASIC_INTERNAL_ENGINE_SS, vco_freq)) {
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :                         u32 clk_s = reference_clock * 5 / (reference_divider * ss.rate);</span>
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :                         u32 clk_v = ss.percentage * fbdiv / (clk_s * 10000);</span>
<span class="lineNum">      99 </span>            : 
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum &amp;= ~CLK_S_MASK;</span>
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum |= CLK_S(clk_s);</span>
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum |= SSEN;</span>
<span class="lineNum">     103 </span>            : 
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum_2 &amp;= ~CLK_V_MASK;</span>
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum_2 |= CLK_V(clk_v);</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     108 </span>            : 
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :         sclk-&gt;sclk_value = cpu_to_be32(engine_clock);</span>
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_FUNC_CNTL = cpu_to_be32(spll_func_cntl);</span>
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_FUNC_CNTL_2 = cpu_to_be32(spll_func_cntl_2);</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_FUNC_CNTL_3 = cpu_to_be32(spll_func_cntl_3);</span>
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_SPREAD_SPECTRUM = cpu_to_be32(cg_spll_spread_spectrum);</span>
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_SPREAD_SPECTRUM_2 = cpu_to_be32(cg_spll_spread_spectrum_2);</span>
<span class="lineNum">     115 </span>            : 
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     118 </span>            : 
<span class="lineNum">     119 </span><span class="lineNoCov">          0 : int rv730_populate_mclk_value(struct radeon_device *rdev,</span>
<span class="lineNum">     120 </span>            :                               u32 engine_clock, u32 memory_clock,
<span class="lineNum">     121 </span>            :                               LPRV7XX_SMC_MCLK_VALUE mclk)
<span class="lineNum">     122 </span>            : {
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :         u32 mclk_pwrmgt_cntl = pi-&gt;clk_regs.rv730.mclk_pwrmgt_cntl;</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         u32 dll_cntl = pi-&gt;clk_regs.rv730.dll_cntl;</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         u32 mpll_func_cntl = pi-&gt;clk_regs.rv730.mpll_func_cntl;</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :         u32 mpll_func_cntl_2 = pi-&gt;clk_regs.rv730.mpll_func_cntl2;</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         u32 mpll_func_cntl_3 = pi-&gt;clk_regs.rv730.mpll_func_cntl3;</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :         u32 mpll_ss = pi-&gt;clk_regs.rv730.mpll_ss;</span>
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :         u32 mpll_ss2 = pi-&gt;clk_regs.rv730.mpll_ss2;</span>
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">     132 </span>            :         u32 post_divider, reference_divider;
<span class="lineNum">     133 </span>            :         int ret;
<span class="lineNum">     134 </span>            : 
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_MEMORY_PLL_PARAM,</span>
<span class="lineNum">     136 </span>            :                                              memory_clock, false, &amp;dividers);
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     139 </span>            : 
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :         reference_divider = dividers.ref_div + 1;</span>
<span class="lineNum">     141 </span>            : 
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :         if (dividers.enable_post_div)</span>
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :                 post_divider = ((dividers.post_div &gt;&gt; 4) &amp; 0xf) +</span>
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :                         (dividers.post_div &amp; 0xf) + 2;</span>
<span class="lineNum">     145 </span>            :         else
<span class="lineNum">     146 </span>            :                 post_divider = 1;
<span class="lineNum">     147 </span>            : 
<span class="lineNum">     148 </span>            :         /* setup the registers */
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :         if (dividers.enable_post_div)</span>
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :                 mpll_func_cntl |= MPLL_DIVEN;</span>
<span class="lineNum">     151 </span>            :         else
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :                 mpll_func_cntl &amp;= ~MPLL_DIVEN;</span>
<span class="lineNum">     153 </span>            : 
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :         mpll_func_cntl &amp;= ~(MPLL_REF_DIV_MASK | MPLL_HILEN_MASK | MPLL_LOLEN_MASK);</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :         mpll_func_cntl |= MPLL_REF_DIV(dividers.ref_div);</span>
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         mpll_func_cntl |= MPLL_HILEN((dividers.post_div &gt;&gt; 4) &amp; 0xf);</span>
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :         mpll_func_cntl |= MPLL_LOLEN(dividers.post_div &amp; 0xf);</span>
<span class="lineNum">     158 </span>            : 
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         mpll_func_cntl_3 &amp;= ~MPLL_FB_DIV_MASK;</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :         mpll_func_cntl_3 |= MPLL_FB_DIV(dividers.fb_div);</span>
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :         if (dividers.enable_dithen)</span>
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :                 mpll_func_cntl_3 |= MPLL_DITHEN;</span>
<span class="lineNum">     163 </span>            :         else
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :                 mpll_func_cntl_3 &amp;= ~MPLL_DITHEN;</span>
<span class="lineNum">     165 </span>            : 
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :         if (pi-&gt;mclk_ss) {</span>
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :                 struct radeon_atom_ss ss;</span>
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :                 u32 vco_freq = memory_clock * post_divider;</span>
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :                 if (radeon_atombios_get_asic_ss_info(rdev, &amp;ss,</span>
<span class="lineNum">     171 </span>            :                                                      ASIC_INTERNAL_MEMORY_SS, vco_freq)) {
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :                         u32 reference_clock = rdev-&gt;clock.mpll.reference_freq;</span>
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :                         u32 clk_s = reference_clock * 5 / (reference_divider * ss.rate);</span>
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :                         u32 clk_v = ss.percentage * dividers.fb_div / (clk_s * 10000);</span>
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :                         mpll_ss &amp;= ~CLK_S_MASK;</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :                         mpll_ss |= CLK_S(clk_s);</span>
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :                         mpll_ss |= SSEN;</span>
<span class="lineNum">     179 </span>            : 
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :                         mpll_ss2 &amp;= ~CLK_V_MASK;</span>
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :                         mpll_ss |= CLK_V(clk_v);</span>
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     184 </span>            : 
<span class="lineNum">     185 </span>            : 
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk730.vMCLK_PWRMGT_CNTL = cpu_to_be32(mclk_pwrmgt_cntl);</span>
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk730.vDLL_CNTL = cpu_to_be32(dll_cntl);</span>
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk730.mclk_value = cpu_to_be32(memory_clock);</span>
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk730.vMPLL_FUNC_CNTL = cpu_to_be32(mpll_func_cntl);</span>
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk730.vMPLL_FUNC_CNTL2 = cpu_to_be32(mpll_func_cntl_2);</span>
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk730.vMPLL_FUNC_CNTL3 = cpu_to_be32(mpll_func_cntl_3);</span>
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk730.vMPLL_SS = cpu_to_be32(mpll_ss);</span>
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk730.vMPLL_SS2 = cpu_to_be32(mpll_ss2);</span>
<span class="lineNum">     194 </span>            : 
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     197 </span>            : 
<span class="lineNum">     198 </span><span class="lineNoCov">          0 : void rv730_read_clock_registers(struct radeon_device *rdev)</span>
<span class="lineNum">     199 </span>            : {
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">     201 </span>            : 
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv730.cg_spll_func_cntl =</span>
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :                 RREG32(CG_SPLL_FUNC_CNTL);</span>
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv730.cg_spll_func_cntl_2 =</span>
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :                 RREG32(CG_SPLL_FUNC_CNTL_2);</span>
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv730.cg_spll_func_cntl_3 =</span>
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :                 RREG32(CG_SPLL_FUNC_CNTL_3);</span>
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv730.cg_spll_spread_spectrum =</span>
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :                 RREG32(CG_SPLL_SPREAD_SPECTRUM);</span>
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv730.cg_spll_spread_spectrum_2 =</span>
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :                 RREG32(CG_SPLL_SPREAD_SPECTRUM_2);</span>
<span class="lineNum">     212 </span>            : 
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv730.mclk_pwrmgt_cntl =</span>
<span class="lineNum">     214 </span><span class="lineNoCov">          0 :                 RREG32(TCI_MCLK_PWRMGT_CNTL);</span>
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv730.dll_cntl =</span>
<span class="lineNum">     216 </span><span class="lineNoCov">          0 :                 RREG32(TCI_DLL_CNTL);</span>
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv730.mpll_func_cntl =</span>
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :                 RREG32(CG_MPLL_FUNC_CNTL);</span>
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv730.mpll_func_cntl2 =</span>
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :                 RREG32(CG_MPLL_FUNC_CNTL_2);</span>
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv730.mpll_func_cntl3 =</span>
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :                 RREG32(CG_MPLL_FUNC_CNTL_3);</span>
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv730.mpll_ss =</span>
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :                 RREG32(CG_TCI_MPLL_SPREAD_SPECTRUM);</span>
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv730.mpll_ss2 =</span>
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :                 RREG32(CG_TCI_MPLL_SPREAD_SPECTRUM_2);</span>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     228 </span>            : 
<span class="lineNum">     229 </span><span class="lineNoCov">          0 : int rv730_populate_smc_acpi_state(struct radeon_device *rdev,</span>
<span class="lineNum">     230 </span>            :                                   RV770_SMC_STATETABLE *table)
<span class="lineNum">     231 </span>            : {
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">     233 </span>            :         u32 mpll_func_cntl = 0;
<span class="lineNum">     234 </span>            :         u32 mpll_func_cntl_2 = 0 ;
<span class="lineNum">     235 </span>            :         u32 mpll_func_cntl_3 = 0;
<span class="lineNum">     236 </span>            :         u32 mclk_pwrmgt_cntl;
<span class="lineNum">     237 </span>            :         u32 dll_cntl;
<span class="lineNum">     238 </span>            :         u32 spll_func_cntl;
<span class="lineNum">     239 </span>            :         u32 spll_func_cntl_2;
<span class="lineNum">     240 </span>            :         u32 spll_func_cntl_3;
<span class="lineNum">     241 </span>            : 
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState = table-&gt;initialState;</span>
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.flags &amp;= ~PPSMC_SWSTATE_FLAG_DC;</span>
<span class="lineNum">     244 </span>            : 
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :         if (pi-&gt;acpi_vddc) {</span>
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :                 rv770_populate_vddc_value(rdev, pi-&gt;acpi_vddc,</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :                                           &amp;table-&gt;ACPIState.levels[0].vddc);</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :                 table-&gt;ACPIState.levels[0].gen2PCIE = pi-&gt;pcie_gen2 ?</span>
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :                         pi-&gt;acpi_pcie_gen2 : 0;</span>
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 table-&gt;ACPIState.levels[0].gen2XSP =</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :                         pi-&gt;acpi_pcie_gen2;</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :                 rv770_populate_vddc_value(rdev, pi-&gt;min_vddc_in_table,</span>
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :                                           &amp;table-&gt;ACPIState.levels[0].vddc);</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :                 table-&gt;ACPIState.levels[0].gen2PCIE = 0;</span>
<span class="lineNum">     256 </span>            :         }
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :         mpll_func_cntl = pi-&gt;clk_regs.rv730.mpll_func_cntl;</span>
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :         mpll_func_cntl_2 = pi-&gt;clk_regs.rv730.mpll_func_cntl2;</span>
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :         mpll_func_cntl_3 = pi-&gt;clk_regs.rv730.mpll_func_cntl3;</span>
<span class="lineNum">     261 </span>            : 
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :         mpll_func_cntl |= MPLL_RESET | MPLL_BYPASS_EN;</span>
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         mpll_func_cntl &amp;= ~MPLL_SLEEP;</span>
<span class="lineNum">     264 </span>            : 
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :         mpll_func_cntl_2 &amp;= ~MCLK_MUX_SEL_MASK;</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         mpll_func_cntl_2 |= MCLK_MUX_SEL(1);</span>
<span class="lineNum">     267 </span>            : 
<span class="lineNum">     268 </span>            :         mclk_pwrmgt_cntl = (MRDCKA_RESET |
<span class="lineNum">     269 </span>            :                             MRDCKB_RESET |
<span class="lineNum">     270 </span>            :                             MRDCKC_RESET |
<span class="lineNum">     271 </span>            :                             MRDCKD_RESET |
<span class="lineNum">     272 </span>            :                             MRDCKE_RESET |
<span class="lineNum">     273 </span>            :                             MRDCKF_RESET |
<span class="lineNum">     274 </span>            :                             MRDCKG_RESET |
<span class="lineNum">     275 </span>            :                             MRDCKH_RESET |
<span class="lineNum">     276 </span>            :                             MRDCKA_SLEEP |
<span class="lineNum">     277 </span>            :                             MRDCKB_SLEEP |
<span class="lineNum">     278 </span>            :                             MRDCKC_SLEEP |
<span class="lineNum">     279 </span>            :                             MRDCKD_SLEEP |
<span class="lineNum">     280 </span>            :                             MRDCKE_SLEEP |
<span class="lineNum">     281 </span>            :                             MRDCKF_SLEEP |
<span class="lineNum">     282 </span>            :                             MRDCKG_SLEEP |
<span class="lineNum">     283 </span>            :                             MRDCKH_SLEEP);
<span class="lineNum">     284 </span>            : 
<span class="lineNum">     285 </span>            :         dll_cntl = 0xff000000;
<span class="lineNum">     286 </span>            : 
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :         spll_func_cntl = pi-&gt;clk_regs.rv730.cg_spll_func_cntl;</span>
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 = pi-&gt;clk_regs.rv730.cg_spll_func_cntl_2;</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         spll_func_cntl_3 = pi-&gt;clk_regs.rv730.cg_spll_func_cntl_3;</span>
<span class="lineNum">     290 </span>            : 
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :         spll_func_cntl |= SPLL_RESET | SPLL_BYPASS_EN;</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :         spll_func_cntl &amp;= ~SPLL_SLEEP;</span>
<span class="lineNum">     293 </span>            : 
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 &amp;= ~SCLK_MUX_SEL_MASK;</span>
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 |= SCLK_MUX_SEL(4);</span>
<span class="lineNum">     296 </span>            : 
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.mclk730.vMPLL_FUNC_CNTL = cpu_to_be32(mpll_func_cntl);</span>
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.mclk730.vMPLL_FUNC_CNTL2 = cpu_to_be32(mpll_func_cntl_2);</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.mclk730.vMPLL_FUNC_CNTL3 = cpu_to_be32(mpll_func_cntl_3);</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.mclk730.vMCLK_PWRMGT_CNTL = cpu_to_be32(mclk_pwrmgt_cntl);</span>
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.mclk730.vDLL_CNTL = cpu_to_be32(dll_cntl);</span>
<span class="lineNum">     302 </span>            : 
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.mclk730.mclk_value = 0;</span>
<span class="lineNum">     304 </span>            : 
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL = cpu_to_be32(spll_func_cntl);</span>
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_2 = cpu_to_be32(spll_func_cntl_2);</span>
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_3 = cpu_to_be32(spll_func_cntl_3);</span>
<span class="lineNum">     308 </span>            : 
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.sclk_value = 0;</span>
<span class="lineNum">     310 </span>            : 
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :         rv770_populate_mvdd_value(rdev, 0, &amp;table-&gt;ACPIState.levels[0].mvdd);</span>
<span class="lineNum">     312 </span>            : 
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[1] = table-&gt;ACPIState.levels[0];</span>
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[2] = table-&gt;ACPIState.levels[0];</span>
<span class="lineNum">     315 </span>            : 
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="317"><span class="lineNum">     317 </span>            : }</a>
<span class="lineNum">     318 </span>            : 
<span class="lineNum">     319 </span><span class="lineNoCov">          0 : int rv730_populate_smc_initial_state(struct radeon_device *rdev,</span>
<span class="lineNum">     320 </span>            :                                      struct radeon_ps *radeon_state,
<span class="lineNum">     321 </span>            :                                      RV770_SMC_STATETABLE *table)
<span class="lineNum">     322 </span>            : {
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :         struct rv7xx_ps *initial_state = rv770_get_ps(radeon_state);</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">     325 </span>            :         u32 a_t;
<span class="lineNum">     326 </span>            : 
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.mclk730.vMPLL_FUNC_CNTL =</span>
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clk_regs.rv730.mpll_func_cntl);</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.mclk730.vMPLL_FUNC_CNTL2 =</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clk_regs.rv730.mpll_func_cntl2);</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.mclk730.vMPLL_FUNC_CNTL3 =</span>
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clk_regs.rv730.mpll_func_cntl3);</span>
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.mclk730.vMCLK_PWRMGT_CNTL =</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clk_regs.rv730.mclk_pwrmgt_cntl);</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.mclk730.vDLL_CNTL =</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clk_regs.rv730.dll_cntl);</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.mclk730.vMPLL_SS =</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clk_regs.rv730.mpll_ss);</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.mclk730.vMPLL_SS2 =</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clk_regs.rv730.mpll_ss2);</span>
<span class="lineNum">     341 </span>            : 
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.mclk730.mclk_value =</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :                 cpu_to_be32(initial_state-&gt;low.mclk);</span>
<span class="lineNum">     344 </span>            : 
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL =</span>
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clk_regs.rv730.cg_spll_func_cntl);</span>
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_2 =</span>
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clk_regs.rv730.cg_spll_func_cntl_2);</span>
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_3 =</span>
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clk_regs.rv730.cg_spll_func_cntl_3);</span>
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_SPREAD_SPECTRUM =</span>
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clk_regs.rv730.cg_spll_spread_spectrum);</span>
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_SPREAD_SPECTRUM_2 =</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clk_regs.rv730.cg_spll_spread_spectrum_2);</span>
<span class="lineNum">     355 </span>            : 
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.sclk_value =</span>
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :                 cpu_to_be32(initial_state-&gt;low.sclk);</span>
<span class="lineNum">     358 </span>            : 
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].arbValue = MC_CG_ARB_FREQ_F0;</span>
<span class="lineNum">     360 </span>            : 
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].seqValue =</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :                 rv770_get_seq_value(rdev, &amp;initial_state-&gt;low);</span>
<span class="lineNum">     363 </span>            : 
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :         rv770_populate_vddc_value(rdev,</span>
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :                                   initial_state-&gt;low.vddc,</span>
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :                                   &amp;table-&gt;initialState.levels[0].vddc);</span>
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :         rv770_populate_initial_mvdd_value(rdev,</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :                                           &amp;table-&gt;initialState.levels[0].mvdd);</span>
<span class="lineNum">     369 </span>            : 
<span class="lineNum">     370 </span>            :         a_t = CG_R(0xffff) | CG_L(0);
<span class="lineNum">     371 </span>            : 
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].aT = cpu_to_be32(a_t);</span>
<span class="lineNum">     373 </span>            : 
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].bSP = cpu_to_be32(pi-&gt;dsp);</span>
<span class="lineNum">     375 </span>            : 
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :         if (pi-&gt;boot_in_gen2)</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 table-&gt;initialState.levels[0].gen2PCIE = 1;</span>
<span class="lineNum">     378 </span>            :         else
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 table-&gt;initialState.levels[0].gen2PCIE = 0;</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :         if (initial_state-&gt;low.flags &amp; ATOM_PPLIB_R600_FLAGS_PCIEGEN2)</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :                 table-&gt;initialState.levels[0].gen2XSP = 1;</span>
<span class="lineNum">     382 </span>            :         else
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :                 table-&gt;initialState.levels[0].gen2XSP = 0;</span>
<span class="lineNum">     384 </span>            : 
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[1] = table-&gt;initialState.levels[0];</span>
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[2] = table-&gt;initialState.levels[0];</span>
<span class="lineNum">     387 </span>            : 
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :         table-&gt;initialState.flags |= PPSMC_SWSTATE_FLAG_DC;</span>
<span class="lineNum">     389 </span>            : 
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="391"><span class="lineNum">     391 </span>            : }</a>
<span class="lineNum">     392 </span>            : 
<span class="lineNum">     393 </span><span class="lineNoCov">          0 : void rv730_program_memory_timing_parameters(struct radeon_device *rdev,</span>
<span class="lineNum">     394 </span>            :                                             struct radeon_ps *radeon_state)
<span class="lineNum">     395 </span>            : {
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :         struct rv7xx_ps *state = rv770_get_ps(radeon_state);</span>
<span class="lineNum">     397 </span>            :         u32 arb_refresh_rate = 0;
<span class="lineNum">     398 </span>            :         u32 dram_timing = 0;
<span class="lineNum">     399 </span>            :         u32 dram_timing2 = 0;
<span class="lineNum">     400 </span>            :         u32 old_dram_timing = 0;
<span class="lineNum">     401 </span>            :         u32 old_dram_timing2 = 0;
<span class="lineNum">     402 </span>            : 
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :         arb_refresh_rate = RREG32(MC_ARB_RFSH_RATE) &amp;</span>
<span class="lineNum">     404 </span>            :                 ~(POWERMODE1_MASK | POWERMODE2_MASK | POWERMODE3_MASK);
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :         arb_refresh_rate |=</span>
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :                 (POWERMODE1(rv770_calculate_memory_refresh_rate(rdev, state-&gt;low.sclk)) |</span>
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :                  POWERMODE2(rv770_calculate_memory_refresh_rate(rdev, state-&gt;medium.sclk)) |</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :                  POWERMODE3(rv770_calculate_memory_refresh_rate(rdev, state-&gt;high.sclk)));</span>
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :         WREG32(MC_ARB_RFSH_RATE, arb_refresh_rate);</span>
<span class="lineNum">     410 </span>            : 
<span class="lineNum">     411 </span>            :         /* save the boot dram timings */
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :         old_dram_timing = RREG32(MC_ARB_DRAM_TIMING);</span>
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :         old_dram_timing2 = RREG32(MC_ARB_DRAM_TIMING2);</span>
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :         radeon_atom_set_engine_dram_timings(rdev,</span>
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :                                             state-&gt;high.sclk,</span>
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :                                             state-&gt;high.mclk);</span>
<span class="lineNum">     418 </span>            : 
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :         dram_timing = RREG32(MC_ARB_DRAM_TIMING);</span>
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :         dram_timing2 = RREG32(MC_ARB_DRAM_TIMING2);</span>
<span class="lineNum">     421 </span>            : 
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :         WREG32(MC_ARB_DRAM_TIMING_3, dram_timing);</span>
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :         WREG32(MC_ARB_DRAM_TIMING2_3, dram_timing2);</span>
<span class="lineNum">     424 </span>            : 
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :         radeon_atom_set_engine_dram_timings(rdev,</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :                                             state-&gt;medium.sclk,</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :                                             state-&gt;medium.mclk);</span>
<span class="lineNum">     428 </span>            : 
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :         dram_timing = RREG32(MC_ARB_DRAM_TIMING);</span>
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :         dram_timing2 = RREG32(MC_ARB_DRAM_TIMING2);</span>
<span class="lineNum">     431 </span>            : 
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :         WREG32(MC_ARB_DRAM_TIMING_2, dram_timing);</span>
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :         WREG32(MC_ARB_DRAM_TIMING2_2, dram_timing2);</span>
<span class="lineNum">     434 </span>            : 
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :         radeon_atom_set_engine_dram_timings(rdev,</span>
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :                                             state-&gt;low.sclk,</span>
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :                                             state-&gt;low.mclk);</span>
<span class="lineNum">     438 </span>            : 
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :         dram_timing = RREG32(MC_ARB_DRAM_TIMING);</span>
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :         dram_timing2 = RREG32(MC_ARB_DRAM_TIMING2);</span>
<span class="lineNum">     441 </span>            : 
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :         WREG32(MC_ARB_DRAM_TIMING_1, dram_timing);</span>
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :         WREG32(MC_ARB_DRAM_TIMING2_1, dram_timing2);</span>
<span class="lineNum">     444 </span>            : 
<span class="lineNum">     445 </span>            :         /* restore the boot dram timings */
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :         WREG32(MC_ARB_DRAM_TIMING, old_dram_timing);</span>
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :         WREG32(MC_ARB_DRAM_TIMING2, old_dram_timing2);</span>
<span class="lineNum">     448 </span>            : 
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     450 </span>            : 
<span class="lineNum">     451 </span><span class="lineNoCov">          0 : void rv730_start_dpm(struct radeon_device *rdev)</span>
<span class="lineNum">     452 </span>            : {
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :         WREG32_P(SCLK_PWRMGT_CNTL, 0, ~SCLK_PWRMGT_OFF);</span>
<span class="lineNum">     454 </span>            : 
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :         WREG32_P(TCI_MCLK_PWRMGT_CNTL, 0, ~MPLL_PWRMGT_OFF);</span>
<span class="lineNum">     456 </span>            : 
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :         WREG32_P(GENERAL_PWRMGT, GLOBAL_PWRMGT_EN, ~GLOBAL_PWRMGT_EN);</span>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     459 </span>            : 
<span class="lineNum">     460 </span><span class="lineNoCov">          0 : void rv730_stop_dpm(struct radeon_device *rdev)</span>
<span class="lineNum">     461 </span>            : {
<span class="lineNum">     462 </span>            :         PPSMC_Result result;
<span class="lineNum">     463 </span>            : 
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :         result = rv770_send_msg_to_smc(rdev, PPSMC_MSG_TwoLevelsDisabled);</span>
<span class="lineNum">     465 </span>            : 
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :         if (result != PPSMC_Result_OK)</span>
<span class="lineNum">     467 </span>            :                 DRM_DEBUG(&quot;Could not force DPM to low\n&quot;);
<span class="lineNum">     468 </span>            : 
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :         WREG32_P(GENERAL_PWRMGT, 0, ~GLOBAL_PWRMGT_EN);</span>
<span class="lineNum">     470 </span>            : 
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :         WREG32_P(SCLK_PWRMGT_CNTL, SCLK_PWRMGT_OFF, ~SCLK_PWRMGT_OFF);</span>
<span class="lineNum">     472 </span>            : 
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :         WREG32_P(TCI_MCLK_PWRMGT_CNTL, MPLL_PWRMGT_OFF, ~MPLL_PWRMGT_OFF);</span>
<a name="474"><span class="lineNum">     474 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     475 </span>            : 
<span class="lineNum">     476 </span><span class="lineNoCov">          0 : void rv730_program_dcodt(struct radeon_device *rdev, bool use_dcodt)</span>
<span class="lineNum">     477 </span>            : {
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :         u32 i = use_dcodt ? 0 : 1;</span>
<span class="lineNum">     480 </span>            :         u32 mc4_io_pad_cntl;
<span class="lineNum">     481 </span>            : 
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :         mc4_io_pad_cntl = RREG32(MC4_IO_DQ_PAD_CNTL_D0_I0);</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :         mc4_io_pad_cntl &amp;= 0xFFFFFF00;</span>
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :         mc4_io_pad_cntl |= pi-&gt;odt_value_0[i];</span>
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :         WREG32(MC4_IO_DQ_PAD_CNTL_D0_I0, mc4_io_pad_cntl);</span>
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :         WREG32(MC4_IO_DQ_PAD_CNTL_D0_I1, mc4_io_pad_cntl);</span>
<span class="lineNum">     487 </span>            : 
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :         mc4_io_pad_cntl = RREG32(MC4_IO_QS_PAD_CNTL_D0_I0);</span>
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :         mc4_io_pad_cntl &amp;= 0xFFFFFF00;</span>
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :         mc4_io_pad_cntl |= pi-&gt;odt_value_1[i];</span>
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :         WREG32(MC4_IO_QS_PAD_CNTL_D0_I0, mc4_io_pad_cntl);</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :         WREG32(MC4_IO_QS_PAD_CNTL_D0_I1, mc4_io_pad_cntl);</span>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     494 </span>            : 
<span class="lineNum">     495 </span><span class="lineNoCov">          0 : void rv730_get_odt_values(struct radeon_device *rdev)</span>
<span class="lineNum">     496 </span>            : {
<span class="lineNum">     497 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">     498 </span>            :         u32 mc4_io_pad_cntl;
<span class="lineNum">     499 </span>            : 
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :         pi-&gt;odt_value_0[0] = (u8)0;</span>
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :         pi-&gt;odt_value_1[0] = (u8)0x80;</span>
<span class="lineNum">     502 </span>            : 
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :         mc4_io_pad_cntl = RREG32(MC4_IO_DQ_PAD_CNTL_D0_I0);</span>
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :         pi-&gt;odt_value_0[1] = (u8)(mc4_io_pad_cntl &amp; 0xff);</span>
<span class="lineNum">     505 </span>            : 
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :         mc4_io_pad_cntl = RREG32(MC4_IO_QS_PAD_CNTL_D0_I0);</span>
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :         pi-&gt;odt_value_1[1] = (u8)(mc4_io_pad_cntl &amp; 0xff);</span>
<span class="lineNum">     508 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
