// Seed: 3208587529
`define pp_4 0
module module_0 (
    input logic id_0,
    output id_1#(.id_4(1)),
    output id_2,
    input id_3
);
  logic id_5;
  always id_2 = 1;
  string id_6;
  assign id_4 = 1;
  logic id_7;
  type_11(
      1, 1
  );
  always id_2 = 1;
  assign id_6 = "";
endmodule
`timescale 1ps / 1ps
