<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="exercicio23.2b.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="signalgenerator.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="signalgenerator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="signalgenerator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="signalgenerator.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="signalgenerator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="signalgenerator.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="signalgenerator.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="signalgenerator.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="signalgenerator.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="signalgenerator.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="signalgenerator.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="signalgenerator.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="signalgenerator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="signalgenerator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="signalgenerator.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="signalgenerator.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="signalgenerator.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="signalgenerator.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="signalgenerator.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="signalgenerator_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="signalgenerator_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="signalgenerator_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="signalgenerator_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="signalgenerator_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="signalgenerator_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="signalgenerator_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="signalgenerator_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="signalgenerator_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="signalgenerator_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="signalgenerator_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="signalgenerator_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="signalgenerator_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="signalgenerator_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="signalgenerator_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="signalgenerator_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="signalgenerator_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="signalgenerator_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="signalgenerator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1573077153" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1573077153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573077164" xil_pn:in_ck="6490321094308093119" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1573077164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="signalgenerator.vhd"/>
      <outfile xil_pn:name="signalgenerator_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1573077164" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3200605147019579280" xil_pn:start_ts="1573077164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573077164" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6049326221926728082" xil_pn:start_ts="1573077164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573077153" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="920979530913921264" xil_pn:start_ts="1573077153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573077164" xil_pn:in_ck="6490321094308093119" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1573077164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="signalgenerator.vhd"/>
      <outfile xil_pn:name="signalgenerator_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1573077169" xil_pn:in_ck="6490321094308093119" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6370549511498155518" xil_pn:start_ts="1573077164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="signalgenerator_tb_beh.prj"/>
      <outfile xil_pn:name="signalgenerator_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1573077169" xil_pn:in_ck="1032375554541130633" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-718266372834755889" xil_pn:start_ts="1573077169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="signalgenerator_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1573076977" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1573076977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573076977" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="682669679148064586" xil_pn:start_ts="1573076977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573076977" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="920979530913921264" xil_pn:start_ts="1573076977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573076977" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1573076977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573076977" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5158984301980445384" xil_pn:start_ts="1573076977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573076977" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1573076977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573076977" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2690479761234796486" xil_pn:start_ts="1573076977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573077063" xil_pn:in_ck="6945702332712689557" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4163302016707828979" xil_pn:start_ts="1573077054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="signalgenerator.lso"/>
      <outfile xil_pn:name="signalgenerator.ngc"/>
      <outfile xil_pn:name="signalgenerator.ngr"/>
      <outfile xil_pn:name="signalgenerator.prj"/>
      <outfile xil_pn:name="signalgenerator.stx"/>
      <outfile xil_pn:name="signalgenerator.syr"/>
      <outfile xil_pn:name="signalgenerator.xst"/>
      <outfile xil_pn:name="signalgenerator_vhdl.prj"/>
      <outfile xil_pn:name="signalgenerator_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1573076989" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6729233049963170301" xil_pn:start_ts="1573076989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573077069" xil_pn:in_ck="6945702332712680811" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2589256758758275005" xil_pn:start_ts="1573077063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="signalgenerator.bld"/>
      <outfile xil_pn:name="signalgenerator.ngd"/>
      <outfile xil_pn:name="signalgenerator_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1573077074" xil_pn:in_ck="6945702332712680812" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1573077069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="signalgenerator.pcf"/>
      <outfile xil_pn:name="signalgenerator_map.map"/>
      <outfile xil_pn:name="signalgenerator_map.mrp"/>
      <outfile xil_pn:name="signalgenerator_map.ncd"/>
      <outfile xil_pn:name="signalgenerator_map.ngm"/>
      <outfile xil_pn:name="signalgenerator_map.xrpt"/>
      <outfile xil_pn:name="signalgenerator_summary.xml"/>
      <outfile xil_pn:name="signalgenerator_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1573077090" xil_pn:in_ck="-7268606631567515003" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1573077074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="signalgenerator.ncd"/>
      <outfile xil_pn:name="signalgenerator.pad"/>
      <outfile xil_pn:name="signalgenerator.par"/>
      <outfile xil_pn:name="signalgenerator.ptwx"/>
      <outfile xil_pn:name="signalgenerator.unroutes"/>
      <outfile xil_pn:name="signalgenerator.xpi"/>
      <outfile xil_pn:name="signalgenerator_pad.csv"/>
      <outfile xil_pn:name="signalgenerator_pad.txt"/>
      <outfile xil_pn:name="signalgenerator_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1573077090" xil_pn:in_ck="6945702332712680680" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1573077087">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="signalgenerator.twr"/>
      <outfile xil_pn:name="signalgenerator.twx"/>
    </transform>
  </transforms>

</generated_project>
