Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/ --output-directory=C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/ --report-file=bsf:C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019.qsys
Progress: Loading Niosii_FPGA/De0_Nano_Qsys2019.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 13.0]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding pio_led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_led
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: De0_Nano_Qsys2019.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: De0_Nano_Qsys2019.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/ --output-directory=C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019.sopcinfo --report-file=html:C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019.html --report-file=qip:C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.qip --report-file=cmp:C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019.qsys --language=VERILOG
Progress: Loading Niosii_FPGA/De0_Nano_Qsys2019.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 13.0]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding pio_led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_led
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: De0_Nano_Qsys2019.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: De0_Nano_Qsys2019.sysid: Time stamp will be automatically updated when this component is generated.
Info: De0_Nano_Qsys2019: Generating De0_Nano_Qsys2019 "De0_Nano_Qsys2019" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 28 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 15 modules, 60 connections
Info: merlin_domain_transform: After transform: 31 modules, 163 connections
Info: merlin_router_transform: After transform: 39 modules, 195 connections
Info: merlin_traffic_limiter_transform: After transform: 41 modules, 205 connections
Info: merlin_burst_transform: After transform: 42 modules, 209 connections
Info: reset_adaptation_transform: After transform: 43 modules, 164 connections
Info: merlin_network_to_switch_transform: After transform: 58 modules, 198 connections
Info: merlin_width_transform: After transform: 60 modules, 204 connections
Info: limiter_update_transform: After transform: 60 modules, 206 connections
Info: merlin_mm_transform: After transform: 60 modules, 206 connections
Info: merlin_interrupt_mapper_transform: After transform: 61 modules, 209 connections
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: cpu: Starting RTL generation for module 'De0_Nano_Qsys2019_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=De0_Nano_Qsys2019_cpu --dir=C:/Users/damit/AppData/Local/Temp/alt8232_1991621318524603466.dir/0001_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8232_1991621318524603466.dir/0001_cpu_gen//De0_Nano_Qsys2019_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2019.12.02 20:02:03 (*) Starting Nios II generation
Info: cpu: # 2019.12.02 20:02:03 (*)   Checking for plaintext license.
Info: cpu: # 2019.12.02 20:02:04 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu: # 2019.12.02 20:02:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.12.02 20:02:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.12.02 20:02:04 (*)   Plaintext license not found.
Info: cpu: # 2019.12.02 20:02:04 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.12.02 20:02:05 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu: # 2019.12.02 20:02:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.12.02 20:02:05 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.12.02 20:02:05 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.12.02 20:02:05 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.12.02 20:02:05 (*)   Creating all objects for CPU
Info: cpu: # 2019.12.02 20:02:05 (*)     Testbench
Info: cpu: # 2019.12.02 20:02:05 (*)     Instruction decoding
Info: cpu: # 2019.12.02 20:02:05 (*)       Instruction fields
Info: cpu: # 2019.12.02 20:02:05 (*)       Instruction decodes
Info: cpu: # 2019.12.02 20:02:06 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.12.02 20:02:06 (*)       Instruction controls
Info: cpu: # 2019.12.02 20:02:06 (*)     Pipeline frontend
Info: cpu: # 2019.12.02 20:02:06 (*)     Pipeline backend
Info: cpu: # 2019.12.02 20:02:09 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.12.02 20:02:12 (*)   Creating encrypted RTL
Info: cpu: # 2019.12.02 20:02:13 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'De0_Nano_Qsys2019_cpu'
Info: cpu: "De0_Nano_Qsys2019" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'De0_Nano_Qsys2019_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=De0_Nano_Qsys2019_jtag_uart --dir=C:/Users/damit/AppData/Local/Temp/alt8232_1991621318524603466.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8232_1991621318524603466.dir/0002_jtag_uart_gen//De0_Nano_Qsys2019_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'De0_Nano_Qsys2019_jtag_uart'
Info: jtag_uart: "De0_Nano_Qsys2019" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory2: Starting RTL generation for module 'De0_Nano_Qsys2019_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=De0_Nano_Qsys2019_onchip_memory2 --dir=C:/Users/damit/AppData/Local/Temp/alt8232_1991621318524603466.dir/0003_onchip_memory2_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8232_1991621318524603466.dir/0003_onchip_memory2_gen//De0_Nano_Qsys2019_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'De0_Nano_Qsys2019_onchip_memory2'
Info: onchip_memory2: "De0_Nano_Qsys2019" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: sysid: "De0_Nano_Qsys2019" instantiated altera_avalon_sysid_qsys "sysid"
Info: pio_led: Starting RTL generation for module 'De0_Nano_Qsys2019_pio_led'
Info: pio_led:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=De0_Nano_Qsys2019_pio_led --dir=C:/Users/damit/AppData/Local/Temp/alt8232_1991621318524603466.dir/0005_pio_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8232_1991621318524603466.dir/0005_pio_led_gen//De0_Nano_Qsys2019_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'De0_Nano_Qsys2019_pio_led'
Info: pio_led: "De0_Nano_Qsys2019" instantiated altera_avalon_pio "pio_led"
Info: sdram: Starting RTL generation for module 'De0_Nano_Qsys2019_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=De0_Nano_Qsys2019_sdram --dir=C:/Users/damit/AppData/Local/Temp/alt8232_1991621318524603466.dir/0006_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8232_1991621318524603466.dir/0006_sdram_gen//De0_Nano_Qsys2019_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'De0_Nano_Qsys2019_sdram'
Info: sdram: "De0_Nano_Qsys2019" instantiated altera_avalon_new_sdram_controller "sdram"
Info: cpu_instruction_master_translator: "De0_Nano_Qsys2019" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "De0_Nano_Qsys2019" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "De0_Nano_Qsys2019" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "De0_Nano_Qsys2019" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "De0_Nano_Qsys2019" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "De0_Nano_Qsys2019" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "De0_Nano_Qsys2019" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "De0_Nano_Qsys2019" instantiated altera_merlin_router "id_router"
Info: id_router_002: "De0_Nano_Qsys2019" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "De0_Nano_Qsys2019" instantiated altera_merlin_router "id_router_003"
Info: limiter: "De0_Nano_Qsys2019" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "De0_Nano_Qsys2019" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "De0_Nano_Qsys2019" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "De0_Nano_Qsys2019" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "De0_Nano_Qsys2019" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "De0_Nano_Qsys2019" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "De0_Nano_Qsys2019" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "De0_Nano_Qsys2019" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "De0_Nano_Qsys2019" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "De0_Nano_Qsys2019" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "De0_Nano_Qsys2019" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "De0_Nano_Qsys2019" instantiated altera_irq_mapper "irq_mapper"
Info: De0_Nano_Qsys2019: Done De0_Nano_Qsys2019" with 29 modules, 89 files, 2133593 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
