

================================================================
== Vitis HLS Report for 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2'
================================================================
* Date:           Tue Jul  2 15:30:52 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_lenet5
* Solution:       zed (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   288017|   288017|  2.880 ms|  2.880 ms|  288017|  288017|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_64_1_VITIS_LOOP_68_2  |   288015|   288015|        22|          6|          1|  48000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    198|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |      129|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    191|    -|
|Register         |        -|    -|     502|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      129|    1|     502|    453|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       46|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_7ns_9ns_9ns_16_4_1_U111  |mac_muladd_7ns_9ns_9ns_16_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    +--------------+------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory    |                                 Module                                 | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------+------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |fc1_bias_U    |lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R    |        1|  0|   0|    0|    120|   32|     1|         3840|
    |fc1_weight_U  |lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R  |      128|  0|   0|    0|  48000|   32|     1|      1536000|
    +--------------+------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total         |                                                                        |      129|  0|   0|    0|  48120|   64|     2|      1539840|
    +--------------+------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln64_fu_168_p2       |         +|   0|  0|  23|          16|           1|
    |i_2_fu_217_p2            |         +|   0|  0|  14|           9|           1|
    |o_2_fu_180_p2            |         +|   0|  0|  14|           7|           1|
    |and_ln74_fu_304_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln64_fu_162_p2      |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln68_fu_186_p2      |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln74_1_fu_292_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln74_fu_286_p2      |      icmp|   0|  0|  11|           8|           2|
    |ifzero_fu_223_p2         |      icmp|   0|  0|  11|           9|           8|
    |or_ln74_fu_298_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln64_1_fu_192_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln64_3_fu_200_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln64_fu_254_p3    |    select|   0|  0|  32|           1|           1|
    |select_ln74_fu_310_p3    |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 198|         104|          52|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  37|          7|    1|          7|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_o_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_sum_load             |   9|          2|   32|         64|
    |grp_fu_126_p0                         |  14|          3|   32|         96|
    |grp_fu_126_p1                         |  14|          3|   32|         96|
    |i_fu_58                               |   9|          2|    9|         18|
    |indvar_flatten_fu_70                  |   9|          2|   16|         32|
    |o_fu_66                               |   9|          2|    7|         14|
    |sum_fu_62                             |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 191|         41|  199|        467|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add22_i_reg_438                      |  32|   0|   32|          0|
    |ap_CS_fsm                            |   6|   0|    6|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |fc1_bias_load_reg_427                |  32|   0|   32|          0|
    |i_fu_58                              |   9|   0|    9|          0|
    |icmp_ln64_reg_354                    |   1|   0|    1|          0|
    |icmp_ln68_reg_358                    |   1|   0|    1|          0|
    |icmp_ln68_reg_358_pp0_iter1_reg      |   1|   0|    1|          0|
    |ifzero_reg_383                       |   1|   0|    1|          0|
    |indvar_flatten_fu_70                 |  16|   0|   16|          0|
    |mul20_i_reg_412                      |  32|   0|   32|          0|
    |o_fu_66                              |   7|   0|    7|          0|
    |pW_load_reg_402                      |  32|   0|   32|          0|
    |pX_load_reg_387                      |  32|   0|   32|          0|
    |select_ln64_1_reg_363                |   9|   0|    9|          0|
    |select_ln64_3_reg_368                |   7|   0|    7|          0|
    |select_ln64_3_reg_368_pp0_iter1_reg  |   7|   0|    7|          0|
    |select_ln64_reg_407                  |  32|   0|   32|          0|
    |select_ln74_reg_445                  |  32|   0|   32|          0|
    |sum_1_reg_432                        |  32|   0|   32|          0|
    |sum_fu_62                            |  32|   0|   32|          0|
    |zext_ln64_reg_417                    |   7|   0|   32|         25|
    |zext_ln64_reg_417_pp0_iter3_reg      |   7|   0|   32|         25|
    |icmp_ln64_reg_354                    |  64|  32|    1|          0|
    |ifzero_reg_383                       |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 502|  64|  426|         50|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|grp_fu_236_p_din0     |  out|   32|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|grp_fu_236_p_din1     |  out|   32|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|grp_fu_236_p_opcode   |  out|    2|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|grp_fu_236_p_dout0    |   in|   32|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|grp_fu_236_p_ce       |  out|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|grp_fu_244_p_din0     |  out|   32|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|grp_fu_244_p_din1     |  out|   32|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|grp_fu_244_p_dout0    |   in|   32|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|grp_fu_244_p_ce       |  out|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|grp_fu_248_p_din0     |  out|   32|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|grp_fu_248_p_din1     |  out|   32|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|grp_fu_248_p_opcode   |  out|    5|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|grp_fu_248_p_dout0    |   in|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|grp_fu_248_p_ce       |  out|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2|  return value|
|p2_out_data_address0  |  out|    9|   ap_memory|                                      p2_out_data|         array|
|p2_out_data_ce0       |  out|    1|   ap_memory|                                      p2_out_data|         array|
|p2_out_data_q0        |   in|   32|   ap_memory|                                      p2_out_data|         array|
|f1_out_data_address0  |  out|    7|   ap_memory|                                      f1_out_data|         array|
|f1_out_data_ce0       |  out|    1|   ap_memory|                                      f1_out_data|         array|
|f1_out_data_we0       |  out|    1|   ap_memory|                                      f1_out_data|         array|
|f1_out_data_d0        |  out|   32|   ap_memory|                                      f1_out_data|         array|
+----------------------+-----+-----+------------+-------------------------------------------------+--------------+

