begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (C) 1995, 1996 Wolfgang Solfrank.  * Copyright (C) 1995, 1996 TooLs GmbH.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. All advertising materials mentioning features or use of this software  *    must display the following acknowledgement:  *      This product includes software developed by TooLs GmbH.  * 4. The name of TooLs GmbH may not be used to endorse or promote products  *    derived from this software without specific prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY TOOLS GMBH ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF  * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_comment
comment|/*-  * Copyright (C) 2001 Benno Rice  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY Benno Rice ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF  * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  *	$NetBSD: machdep.c,v 1.74.2.1 2000/11/01 16:13:48 tv Exp $  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|"opt_compat.h"
end_include

begin_include
include|#
directive|include
file|"opt_ddb.h"
end_include

begin_include
include|#
directive|include
file|"opt_kstack_pages.h"
end_include

begin_include
include|#
directive|include
file|"opt_platform.h"
end_include

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/proc.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bio.h>
end_include

begin_include
include|#
directive|include
file|<sys/buf.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/cons.h>
end_include

begin_include
include|#
directive|include
file|<sys/cpu.h>
end_include

begin_include
include|#
directive|include
file|<sys/eventhandler.h>
end_include

begin_include
include|#
directive|include
file|<sys/exec.h>
end_include

begin_include
include|#
directive|include
file|<sys/imgact.h>
end_include

begin_include
include|#
directive|include
file|<sys/kdb.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/ktr.h>
end_include

begin_include
include|#
directive|include
file|<sys/linker.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/mbuf.h>
end_include

begin_include
include|#
directive|include
file|<sys/msgbuf.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/ptrace.h>
end_include

begin_include
include|#
directive|include
file|<sys/reboot.h>
end_include

begin_include
include|#
directive|include
file|<sys/rwlock.h>
end_include

begin_include
include|#
directive|include
file|<sys/signalvar.h>
end_include

begin_include
include|#
directive|include
file|<sys/syscallsubr.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysctl.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysent.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysproto.h>
end_include

begin_include
include|#
directive|include
file|<sys/ucontext.h>
end_include

begin_include
include|#
directive|include
file|<sys/uio.h>
end_include

begin_include
include|#
directive|include
file|<sys/vmmeter.h>
end_include

begin_include
include|#
directive|include
file|<sys/vnode.h>
end_include

begin_include
include|#
directive|include
file|<net/netisr.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_extern.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_kern.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_page.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_map.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_object.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_pager.h>
end_include

begin_include
include|#
directive|include
file|<machine/altivec.h>
end_include

begin_ifndef
ifndef|#
directive|ifndef
name|__powerpc64__
end_ifndef

begin_include
include|#
directive|include
file|<machine/bat.h>
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/elf.h>
end_include

begin_include
include|#
directive|include
file|<machine/fpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/hid.h>
end_include

begin_include
include|#
directive|include
file|<machine/kdb.h>
end_include

begin_include
include|#
directive|include
file|<machine/md_var.h>
end_include

begin_include
include|#
directive|include
file|<machine/metadata.h>
end_include

begin_include
include|#
directive|include
file|<machine/mmuvar.h>
end_include

begin_include
include|#
directive|include
file|<machine/pcb.h>
end_include

begin_include
include|#
directive|include
file|<machine/reg.h>
end_include

begin_include
include|#
directive|include
file|<machine/sigframe.h>
end_include

begin_include
include|#
directive|include
file|<machine/spr.h>
end_include

begin_include
include|#
directive|include
file|<machine/trap.h>
end_include

begin_include
include|#
directive|include
file|<machine/vmparam.h>
end_include

begin_include
include|#
directive|include
file|<machine/ofw_machdep.h>
end_include

begin_include
include|#
directive|include
file|<ddb/ddb.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/openfirm.h>
end_include

begin_ifdef
ifdef|#
directive|ifdef
name|__powerpc64__
end_ifdef

begin_include
include|#
directive|include
file|"mmu_oea64.h"
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_ifndef
ifndef|#
directive|ifndef
name|__powerpc64__
end_ifndef

begin_decl_stmt
name|struct
name|bat
name|battable
index|[
literal|16
index|]
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_ifndef
ifndef|#
directive|ifndef
name|__powerpc64__
end_ifndef

begin_comment
comment|/* Bits for running on 64-bit systems in 32-bit mode. */
end_comment

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|testppc64
decl_stmt|,
modifier|*
name|testppc64size
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|restorebridge
decl_stmt|,
modifier|*
name|restorebridgesize
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|rfid_patch
decl_stmt|,
modifier|*
name|rfi_patch1
decl_stmt|,
modifier|*
name|rfi_patch2
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|trapcode64
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|Elf_Addr
name|_GLOBAL_OFFSET_TABLE_
index|[]
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|rstcode
decl_stmt|,
modifier|*
name|rstcodeend
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|trapcode
decl_stmt|,
modifier|*
name|trapcodeend
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|generictrap
decl_stmt|,
modifier|*
name|generictrap64
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|slbtrap
decl_stmt|,
modifier|*
name|slbtrapend
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|alitrap
decl_stmt|,
modifier|*
name|aliend
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|dsitrap
decl_stmt|,
modifier|*
name|dsiend
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|decrint
decl_stmt|,
modifier|*
name|decrsize
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|extint
decl_stmt|,
modifier|*
name|extsize
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|dblow
decl_stmt|,
modifier|*
name|dbend
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|imisstrap
decl_stmt|,
modifier|*
name|imisssize
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|dlmisstrap
decl_stmt|,
modifier|*
name|dlmisssize
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|dsmisstrap
decl_stmt|,
modifier|*
name|dsmisssize
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|void
modifier|*
name|ap_pcpu
decl_stmt|;
end_decl_stmt

begin_function_decl
name|void
name|aim_cpu_init
parameter_list|(
name|vm_offset_t
name|toc
parameter_list|)
function_decl|;
end_function_decl

begin_function
name|void
name|aim_cpu_init
parameter_list|(
name|vm_offset_t
name|toc
parameter_list|)
block|{
name|size_t
name|trap_offset
decl_stmt|,
name|trapsize
decl_stmt|;
name|vm_offset_t
name|trap
decl_stmt|;
name|register_t
name|msr
decl_stmt|,
name|scratch
decl_stmt|;
name|uint8_t
modifier|*
name|cache_check
decl_stmt|;
name|int
name|cacheline_warn
decl_stmt|;
ifndef|#
directive|ifndef
name|__powerpc64__
name|int
name|ppc64
decl_stmt|;
endif|#
directive|endif
name|trap_offset
operator|=
literal|0
expr_stmt|;
name|cacheline_warn
operator|=
literal|0
expr_stmt|;
comment|/* Various very early CPU fix ups */
switch|switch
condition|(
name|mfpvr
argument_list|()
operator|>>
literal|16
condition|)
block|{
comment|/* 		 * PowerPC 970 CPUs have a misfeature requested by Apple that 		 * makes them pretend they have a 32-byte cacheline. Turn this 		 * off before we measure the cacheline size. 		 */
case|case
name|IBM970
case|:
case|case
name|IBM970FX
case|:
case|case
name|IBM970MP
case|:
case|case
name|IBM970GX
case|:
name|scratch
operator|=
name|mfspr
argument_list|(
name|SPR_HID5
argument_list|)
expr_stmt|;
name|scratch
operator|&=
operator|~
name|HID5_970_DCBZ_SIZE_HI
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_HID5
argument_list|,
name|scratch
argument_list|)
expr_stmt|;
break|break;
ifdef|#
directive|ifdef
name|__powerpc64__
case|case
name|IBMPOWER7
case|:
case|case
name|IBMPOWER7PLUS
case|:
case|case
name|IBMPOWER8
case|:
case|case
name|IBMPOWER8E
case|:
comment|/* XXX: get from ibm,slb-size in device tree */
name|n_slbs
operator|=
literal|32
expr_stmt|;
break|break;
endif|#
directive|endif
block|}
comment|/* 	 * Initialize the interrupt tables and figure out our cache line 	 * size and whether or not we need the 64-bit bridge code. 	 */
comment|/* 	 * Disable translation in case the vector area hasn't been 	 * mapped (G5). Note that no OFW calls can be made until 	 * translation is re-enabled. 	 */
name|msr
operator|=
name|mfmsr
argument_list|()
expr_stmt|;
name|mtmsr
argument_list|(
operator|(
name|msr
operator|&
operator|~
operator|(
name|PSL_IR
operator||
name|PSL_DR
operator|)
operator|)
operator||
name|PSL_RI
argument_list|)
expr_stmt|;
comment|/* 	 * Measure the cacheline size using dcbz 	 * 	 * Use EXC_PGM as a playground. We are about to overwrite it 	 * anyway, we know it exists, and we know it is cache-aligned. 	 */
name|cache_check
operator|=
operator|(
name|void
operator|*
operator|)
name|EXC_PGM
expr_stmt|;
for|for
control|(
name|cacheline_size
operator|=
literal|0
init|;
name|cacheline_size
operator|<
literal|0x100
condition|;
name|cacheline_size
operator|++
control|)
name|cache_check
index|[
name|cacheline_size
index|]
operator|=
literal|0xff
expr_stmt|;
asm|__asm __volatile("dcbz 0,%0":: "r" (cache_check) : "memory");
comment|/* Find the first byte dcbz did not zero to get the cache line size */
for|for
control|(
name|cacheline_size
operator|=
literal|0
init|;
name|cacheline_size
operator|<
literal|0x100
operator|&&
name|cache_check
index|[
name|cacheline_size
index|]
operator|==
literal|0
condition|;
name|cacheline_size
operator|++
control|)
empty_stmt|;
comment|/* Work around psim bug */
if|if
condition|(
name|cacheline_size
operator|==
literal|0
condition|)
block|{
name|cacheline_warn
operator|=
literal|1
expr_stmt|;
name|cacheline_size
operator|=
literal|32
expr_stmt|;
block|}
ifndef|#
directive|ifndef
name|__powerpc64__
comment|/* 	 * Figure out whether we need to use the 64 bit PMAP. This works by 	 * executing an instruction that is only legal on 64-bit PPC (mtmsrd), 	 * and setting ppc64 = 0 if that causes a trap. 	 */
name|ppc64
operator|=
literal|1
expr_stmt|;
name|bcopy
argument_list|(
operator|&
name|testppc64
argument_list|,
operator|(
name|void
operator|*
operator|)
name|EXC_PGM
argument_list|,
operator|(
name|size_t
operator|)
operator|&
name|testppc64size
argument_list|)
expr_stmt|;
name|__syncicache
argument_list|(
operator|(
name|void
operator|*
operator|)
name|EXC_PGM
argument_list|,
operator|(
name|size_t
operator|)
operator|&
name|testppc64size
argument_list|)
expr_stmt|;
asm|__asm __volatile("\ 		mfmsr %0;	\ 		mtsprg2 %1;	\ 				\ 		mtmsrd %0;	\ 		mfsprg2 %1;"
block|:
literal|"=r"
operator|(
name|scratch
operator|)
operator|,
literal|"=r"
operator|(
name|ppc64
operator|)
block|)
function|;
end_function

begin_if
if|if
condition|(
name|ppc64
condition|)
name|cpu_features
operator||=
name|PPC_FEATURE_64
expr_stmt|;
end_if

begin_comment
comment|/* 	 * Now copy restorebridge into all the handlers, if necessary, 	 * and set up the trap tables. 	 */
end_comment

begin_if
if|if
condition|(
name|cpu_features
operator|&
name|PPC_FEATURE_64
condition|)
block|{
comment|/* Patch the two instances of rfi -> rfid */
name|bcopy
argument_list|(
operator|&
name|rfid_patch
argument_list|,
operator|&
name|rfi_patch1
argument_list|,
literal|4
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|KDB
comment|/* rfi_patch2 is at the end of dbleave */
name|bcopy
argument_list|(
operator|&
name|rfid_patch
argument_list|,
operator|&
name|rfi_patch2
argument_list|,
literal|4
argument_list|)
expr_stmt|;
endif|#
directive|endif
block|}
end_if

begin_else
else|#
directive|else
end_else

begin_comment
comment|/* powerpc64 */
end_comment

begin_expr_stmt
name|cpu_features
operator||=
name|PPC_FEATURE_64
expr_stmt|;
end_expr_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_expr_stmt
name|trapsize
operator|=
operator|(
name|size_t
operator|)
operator|&
name|trapcodeend
operator|-
operator|(
name|size_t
operator|)
operator|&
name|trapcode
expr_stmt|;
end_expr_stmt

begin_comment
comment|/* 	 * Copy generic handler into every possible trap. Special cases will get 	 * different ones in a minute. 	 */
end_comment

begin_for
for|for
control|(
name|trap
operator|=
name|EXC_RST
init|;
name|trap
operator|<
name|EXC_LAST
condition|;
name|trap
operator|+=
literal|0x20
control|)
name|bcopy
argument_list|(
operator|&
name|trapcode
argument_list|,
operator|(
name|void
operator|*
operator|)
name|trap
argument_list|,
name|trapsize
argument_list|)
expr_stmt|;
end_for

begin_ifndef
ifndef|#
directive|ifndef
name|__powerpc64__
end_ifndef

begin_if
if|if
condition|(
name|cpu_features
operator|&
name|PPC_FEATURE_64
condition|)
block|{
comment|/* 		 * Copy a code snippet to restore 32-bit bridge mode 		 * to the top of every non-generic trap handler 		 */
name|trap_offset
operator|+=
operator|(
name|size_t
operator|)
operator|&
name|restorebridgesize
expr_stmt|;
name|bcopy
argument_list|(
operator|&
name|restorebridge
argument_list|,
operator|(
name|void
operator|*
operator|)
name|EXC_RST
argument_list|,
name|trap_offset
argument_list|)
expr_stmt|;
name|bcopy
argument_list|(
operator|&
name|restorebridge
argument_list|,
operator|(
name|void
operator|*
operator|)
name|EXC_DSI
argument_list|,
name|trap_offset
argument_list|)
expr_stmt|;
name|bcopy
argument_list|(
operator|&
name|restorebridge
argument_list|,
operator|(
name|void
operator|*
operator|)
name|EXC_ALI
argument_list|,
name|trap_offset
argument_list|)
expr_stmt|;
name|bcopy
argument_list|(
operator|&
name|restorebridge
argument_list|,
operator|(
name|void
operator|*
operator|)
name|EXC_PGM
argument_list|,
name|trap_offset
argument_list|)
expr_stmt|;
name|bcopy
argument_list|(
operator|&
name|restorebridge
argument_list|,
operator|(
name|void
operator|*
operator|)
name|EXC_MCHK
argument_list|,
name|trap_offset
argument_list|)
expr_stmt|;
name|bcopy
argument_list|(
operator|&
name|restorebridge
argument_list|,
operator|(
name|void
operator|*
operator|)
name|EXC_TRC
argument_list|,
name|trap_offset
argument_list|)
expr_stmt|;
name|bcopy
argument_list|(
operator|&
name|restorebridge
argument_list|,
operator|(
name|void
operator|*
operator|)
name|EXC_BPT
argument_list|,
name|trap_offset
argument_list|)
expr_stmt|;
block|}
end_if

begin_endif
endif|#
directive|endif
end_endif

begin_expr_stmt
name|bcopy
argument_list|(
operator|&
name|rstcode
argument_list|,
operator|(
name|void
operator|*
operator|)
operator|(
name|EXC_RST
operator|+
name|trap_offset
operator|)
argument_list|,
operator|(
name|size_t
operator|)
operator|&
name|rstcodeend
operator|-
operator|(
name|size_t
operator|)
operator|&
name|rstcode
argument_list|)
expr_stmt|;
end_expr_stmt

begin_ifdef
ifdef|#
directive|ifdef
name|KDB
end_ifdef

begin_expr_stmt
name|bcopy
argument_list|(
operator|&
name|dblow
argument_list|,
operator|(
name|void
operator|*
operator|)
operator|(
name|EXC_MCHK
operator|+
name|trap_offset
operator|)
argument_list|,
operator|(
name|size_t
operator|)
operator|&
name|dbend
operator|-
operator|(
name|size_t
operator|)
operator|&
name|dblow
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|bcopy
argument_list|(
operator|&
name|dblow
argument_list|,
operator|(
name|void
operator|*
operator|)
operator|(
name|EXC_PGM
operator|+
name|trap_offset
operator|)
argument_list|,
operator|(
name|size_t
operator|)
operator|&
name|dbend
operator|-
operator|(
name|size_t
operator|)
operator|&
name|dblow
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|bcopy
argument_list|(
operator|&
name|dblow
argument_list|,
operator|(
name|void
operator|*
operator|)
operator|(
name|EXC_TRC
operator|+
name|trap_offset
operator|)
argument_list|,
operator|(
name|size_t
operator|)
operator|&
name|dbend
operator|-
operator|(
name|size_t
operator|)
operator|&
name|dblow
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|bcopy
argument_list|(
operator|&
name|dblow
argument_list|,
operator|(
name|void
operator|*
operator|)
operator|(
name|EXC_BPT
operator|+
name|trap_offset
operator|)
argument_list|,
operator|(
name|size_t
operator|)
operator|&
name|dbend
operator|-
operator|(
name|size_t
operator|)
operator|&
name|dblow
argument_list|)
expr_stmt|;
end_expr_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_expr_stmt
name|bcopy
argument_list|(
operator|&
name|alitrap
argument_list|,
operator|(
name|void
operator|*
operator|)
operator|(
name|EXC_ALI
operator|+
name|trap_offset
operator|)
argument_list|,
operator|(
name|size_t
operator|)
operator|&
name|aliend
operator|-
operator|(
name|size_t
operator|)
operator|&
name|alitrap
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|bcopy
argument_list|(
operator|&
name|dsitrap
argument_list|,
operator|(
name|void
operator|*
operator|)
operator|(
name|EXC_DSI
operator|+
name|trap_offset
operator|)
argument_list|,
operator|(
name|size_t
operator|)
operator|&
name|dsiend
operator|-
operator|(
name|size_t
operator|)
operator|&
name|dsitrap
argument_list|)
expr_stmt|;
end_expr_stmt

begin_ifdef
ifdef|#
directive|ifdef
name|__powerpc64__
end_ifdef

begin_comment
comment|/* Set TOC base so that the interrupt code can get at it */
end_comment

begin_expr_stmt
operator|*
operator|(
operator|(
name|void
operator|*
operator|*
operator|)
name|TRAP_GENTRAP
operator|)
operator|=
operator|&
name|generictrap
expr_stmt|;
end_expr_stmt

begin_expr_stmt
operator|*
operator|(
operator|(
name|register_t
operator|*
operator|)
name|TRAP_TOCBASE
operator|)
operator|=
name|toc
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|bcopy
argument_list|(
operator|&
name|slbtrap
argument_list|,
operator|(
name|void
operator|*
operator|)
name|EXC_DSE
argument_list|,
operator|(
name|size_t
operator|)
operator|&
name|slbtrapend
operator|-
operator|(
name|size_t
operator|)
operator|&
name|slbtrap
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|bcopy
argument_list|(
operator|&
name|slbtrap
argument_list|,
operator|(
name|void
operator|*
operator|)
name|EXC_ISE
argument_list|,
operator|(
name|size_t
operator|)
operator|&
name|slbtrapend
operator|-
operator|(
name|size_t
operator|)
operator|&
name|slbtrap
argument_list|)
expr_stmt|;
end_expr_stmt

begin_else
else|#
directive|else
end_else

begin_comment
comment|/* Set branch address for trap code */
end_comment

begin_if
if|if
condition|(
name|cpu_features
operator|&
name|PPC_FEATURE_64
condition|)
operator|*
operator|(
operator|(
name|void
operator|*
operator|*
operator|)
name|TRAP_GENTRAP
operator|)
operator|=
operator|&
name|generictrap64
expr_stmt|;
else|else
operator|*
operator|(
operator|(
name|void
operator|*
operator|*
operator|)
name|TRAP_GENTRAP
operator|)
operator|=
operator|&
name|generictrap
expr_stmt|;
end_if

begin_expr_stmt
operator|*
operator|(
operator|(
name|void
operator|*
operator|*
operator|)
name|TRAP_TOCBASE
operator|)
operator|=
name|_GLOBAL_OFFSET_TABLE_
expr_stmt|;
end_expr_stmt

begin_comment
comment|/* G2-specific TLB miss helper handlers */
end_comment

begin_expr_stmt
name|bcopy
argument_list|(
operator|&
name|imisstrap
argument_list|,
operator|(
name|void
operator|*
operator|)
name|EXC_IMISS
argument_list|,
operator|(
name|size_t
operator|)
operator|&
name|imisssize
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|bcopy
argument_list|(
operator|&
name|dlmisstrap
argument_list|,
operator|(
name|void
operator|*
operator|)
name|EXC_DLMISS
argument_list|,
operator|(
name|size_t
operator|)
operator|&
name|dlmisssize
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|bcopy
argument_list|(
operator|&
name|dsmisstrap
argument_list|,
operator|(
name|void
operator|*
operator|)
name|EXC_DSMISS
argument_list|,
operator|(
name|size_t
operator|)
operator|&
name|dsmisssize
argument_list|)
expr_stmt|;
end_expr_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_expr_stmt
name|__syncicache
argument_list|(
name|EXC_RSVD
argument_list|,
name|EXC_LAST
operator|-
name|EXC_RSVD
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/* 	 * Restore MSR 	 */
end_comment

begin_expr_stmt
name|mtmsr
argument_list|(
name|msr
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/* Warn if cachline size was not determined */
end_comment

begin_if
if|if
condition|(
name|cacheline_warn
operator|==
literal|1
condition|)
block|{
name|printf
argument_list|(
literal|"WARNING: cacheline size undetermined, setting to 32\n"
argument_list|)
expr_stmt|;
block|}
end_if

begin_comment
comment|/* 	 * Initialise virtual memory. Use BUS_PROBE_GENERIC priority 	 * in case the platform module had a better idea of what we 	 * should do. 	 */
end_comment

begin_if
if|if
condition|(
name|cpu_features
operator|&
name|PPC_FEATURE_64
condition|)
name|pmap_mmu_install
argument_list|(
name|MMU_TYPE_G5
argument_list|,
name|BUS_PROBE_GENERIC
argument_list|)
expr_stmt|;
else|else
name|pmap_mmu_install
argument_list|(
name|MMU_TYPE_OEA
argument_list|,
name|BUS_PROBE_GENERIC
argument_list|)
expr_stmt|;
end_if

begin_comment
unit|}
comment|/*  * Shutdown the CPU as much as possible.  */
end_comment

begin_macro
unit|void
name|cpu_halt
argument_list|(
argument|void
argument_list|)
end_macro

begin_block
block|{
name|OF_exit
argument_list|()
expr_stmt|;
block|}
end_block

begin_function
name|int
name|ptrace_single_step
parameter_list|(
name|struct
name|thread
modifier|*
name|td
parameter_list|)
block|{
name|struct
name|trapframe
modifier|*
name|tf
decl_stmt|;
name|tf
operator|=
name|td
operator|->
name|td_frame
expr_stmt|;
name|tf
operator|->
name|srr1
operator||=
name|PSL_SE
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|ptrace_clear_single_step
parameter_list|(
name|struct
name|thread
modifier|*
name|td
parameter_list|)
block|{
name|struct
name|trapframe
modifier|*
name|tf
decl_stmt|;
name|tf
operator|=
name|td
operator|->
name|td_frame
expr_stmt|;
name|tf
operator|->
name|srr1
operator|&=
operator|~
name|PSL_SE
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|void
name|kdb_cpu_clear_singlestep
parameter_list|(
name|void
parameter_list|)
block|{
name|kdb_frame
operator|->
name|srr1
operator|&=
operator|~
name|PSL_SE
expr_stmt|;
block|}
end_function

begin_function
name|void
name|kdb_cpu_set_singlestep
parameter_list|(
name|void
parameter_list|)
block|{
name|kdb_frame
operator|->
name|srr1
operator||=
name|PSL_SE
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Initialise a struct pcpu.  */
end_comment

begin_function
name|void
name|cpu_pcpu_init
parameter_list|(
name|struct
name|pcpu
modifier|*
name|pcpu
parameter_list|,
name|int
name|cpuid
parameter_list|,
name|size_t
name|sz
parameter_list|)
block|{
ifdef|#
directive|ifdef
name|__powerpc64__
comment|/* Copy the SLB contents from the current CPU */
name|memcpy
argument_list|(
name|pcpu
operator|->
name|pc_slb
argument_list|,
name|PCPU_GET
argument_list|(
name|slb
argument_list|)
argument_list|,
sizeof|sizeof
argument_list|(
name|pcpu
operator|->
name|pc_slb
argument_list|)
argument_list|)
expr_stmt|;
endif|#
directive|endif
block|}
end_function

begin_ifndef
ifndef|#
directive|ifndef
name|__powerpc64__
end_ifndef

begin_function
name|uint64_t
name|va_to_vsid
parameter_list|(
name|pmap_t
name|pm
parameter_list|,
name|vm_offset_t
name|va
parameter_list|)
block|{
return|return
operator|(
operator|(
name|pm
operator|->
name|pm_sr
index|[
operator|(
name|uintptr_t
operator|)
name|va
operator|>>
name|ADDR_SR_SHFT
index|]
operator|)
operator|&
name|SR_VSID_MASK
operator|)
return|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_function
name|vm_offset_t
name|pmap_early_io_map
parameter_list|(
name|vm_paddr_t
name|pa
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
return|return
operator|(
name|pa
operator|)
return|;
block|}
end_function

begin_comment
comment|/* From p3-53 of the MPC7450 RISC Microprocessor Family Reference Manual */
end_comment

begin_function
name|void
name|flush_disable_caches
parameter_list|(
name|void
parameter_list|)
block|{
name|register_t
name|msr
decl_stmt|;
name|register_t
name|msscr0
decl_stmt|;
name|register_t
name|cache_reg
decl_stmt|;
specifier|volatile
name|uint32_t
modifier|*
name|memp
decl_stmt|;
name|uint32_t
name|temp
decl_stmt|;
name|int
name|i
decl_stmt|;
name|int
name|x
decl_stmt|;
name|msr
operator|=
name|mfmsr
argument_list|()
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
name|mtmsr
argument_list|(
name|msr
operator|&
operator|~
operator|(
name|PSL_EE
operator||
name|PSL_DR
operator|)
argument_list|)
expr_stmt|;
name|msscr0
operator|=
name|mfspr
argument_list|(
name|SPR_MSSCR0
argument_list|)
expr_stmt|;
name|msscr0
operator|&=
operator|~
name|MSSCR0_L2PFE
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_MSSCR0
argument_list|,
name|msscr0
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
name|isync
argument_list|()
expr_stmt|;
asm|__asm__
specifier|__volatile__
asm|("dssall; sync");
name|powerpc_sync
argument_list|()
expr_stmt|;
name|isync
argument_list|()
expr_stmt|;
asm|__asm__
specifier|__volatile__
asm|("dcbf 0,%0" :: "r"(0));
asm|__asm__
specifier|__volatile__
asm|("dcbf 0,%0" :: "r"(0));
asm|__asm__
specifier|__volatile__
asm|("dcbf 0,%0" :: "r"(0));
comment|/* Lock the L1 Data cache. */
name|mtspr
argument_list|(
name|SPR_LDSTCR
argument_list|,
name|mfspr
argument_list|(
name|SPR_LDSTCR
argument_list|)
operator||
literal|0xFF
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
name|isync
argument_list|()
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_LDSTCR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* 	 * Perform this in two stages: Flush the cache starting in RAM, then do it 	 * from ROM. 	 */
name|memp
operator|=
operator|(
specifier|volatile
name|uint32_t
operator|*
operator|)
literal|0x00000000
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|128
operator|*
literal|1024
condition|;
name|i
operator|++
control|)
block|{
name|temp
operator|=
operator|*
name|memp
expr_stmt|;
asm|__asm__
specifier|__volatile__
asm|("dcbf 0,%0" :: "r"(memp));
name|memp
operator|+=
literal|32
operator|/
sizeof|sizeof
argument_list|(
operator|*
name|memp
argument_list|)
expr_stmt|;
block|}
name|memp
operator|=
operator|(
specifier|volatile
name|uint32_t
operator|*
operator|)
literal|0xfff00000
expr_stmt|;
name|x
operator|=
literal|0xfe
expr_stmt|;
for|for
control|(
init|;
name|x
operator|!=
literal|0xff
condition|;
control|)
block|{
name|mtspr
argument_list|(
name|SPR_LDSTCR
argument_list|,
name|x
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|128
condition|;
name|i
operator|++
control|)
block|{
name|temp
operator|=
operator|*
name|memp
expr_stmt|;
asm|__asm__
specifier|__volatile__
asm|("dcbf 0,%0" :: "r"(memp));
name|memp
operator|+=
literal|32
operator|/
sizeof|sizeof
argument_list|(
operator|*
name|memp
argument_list|)
expr_stmt|;
block|}
name|x
operator|=
operator|(
operator|(
name|x
operator|<<
literal|1
operator|)
operator||
literal|1
operator|)
operator|&
literal|0xff
expr_stmt|;
block|}
name|mtspr
argument_list|(
name|SPR_LDSTCR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|cache_reg
operator|=
name|mfspr
argument_list|(
name|SPR_L2CR
argument_list|)
expr_stmt|;
if|if
condition|(
name|cache_reg
operator|&
name|L2CR_L2E
condition|)
block|{
name|cache_reg
operator|&=
operator|~
operator|(
name|L2CR_L2IO_7450
operator||
name|L2CR_L2DO_7450
operator|)
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_L2CR
argument_list|,
name|cache_reg
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_L2CR
argument_list|,
name|cache_reg
operator||
name|L2CR_L2HWF
argument_list|)
expr_stmt|;
while|while
condition|(
name|mfspr
argument_list|(
name|SPR_L2CR
argument_list|)
operator|&
name|L2CR_L2HWF
condition|)
empty_stmt|;
comment|/* Busy wait for cache to flush */
name|powerpc_sync
argument_list|()
expr_stmt|;
name|cache_reg
operator|&=
operator|~
name|L2CR_L2E
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_L2CR
argument_list|,
name|cache_reg
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_L2CR
argument_list|,
name|cache_reg
operator||
name|L2CR_L2I
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
while|while
condition|(
name|mfspr
argument_list|(
name|SPR_L2CR
argument_list|)
operator|&
name|L2CR_L2I
condition|)
empty_stmt|;
comment|/* Busy wait for L2 cache invalidate */
name|powerpc_sync
argument_list|()
expr_stmt|;
block|}
name|cache_reg
operator|=
name|mfspr
argument_list|(
name|SPR_L3CR
argument_list|)
expr_stmt|;
if|if
condition|(
name|cache_reg
operator|&
name|L3CR_L3E
condition|)
block|{
name|cache_reg
operator|&=
operator|~
operator|(
name|L3CR_L3IO
operator||
name|L3CR_L3DO
operator|)
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_L3CR
argument_list|,
name|cache_reg
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_L3CR
argument_list|,
name|cache_reg
operator||
name|L3CR_L3HWF
argument_list|)
expr_stmt|;
while|while
condition|(
name|mfspr
argument_list|(
name|SPR_L3CR
argument_list|)
operator|&
name|L3CR_L3HWF
condition|)
empty_stmt|;
comment|/* Busy wait for cache to flush */
name|powerpc_sync
argument_list|()
expr_stmt|;
name|cache_reg
operator|&=
operator|~
name|L3CR_L3E
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_L3CR
argument_list|,
name|cache_reg
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_L3CR
argument_list|,
name|cache_reg
operator||
name|L3CR_L3I
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
while|while
condition|(
name|mfspr
argument_list|(
name|SPR_L3CR
argument_list|)
operator|&
name|L3CR_L3I
condition|)
empty_stmt|;
comment|/* Busy wait for L3 cache invalidate */
name|powerpc_sync
argument_list|()
expr_stmt|;
block|}
name|mtspr
argument_list|(
name|SPR_HID0
argument_list|,
name|mfspr
argument_list|(
name|SPR_HID0
argument_list|)
operator|&
operator|~
name|HID0_DCE
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
name|isync
argument_list|()
expr_stmt|;
name|mtmsr
argument_list|(
name|msr
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|cpu_sleep
parameter_list|()
block|{
specifier|static
name|u_quad_t
name|timebase
init|=
literal|0
decl_stmt|;
specifier|static
name|register_t
name|sprgs
index|[
literal|4
index|]
decl_stmt|;
specifier|static
name|register_t
name|srrs
index|[
literal|2
index|]
decl_stmt|;
name|jmp_buf
name|resetjb
decl_stmt|;
name|struct
name|thread
modifier|*
name|fputd
decl_stmt|;
name|struct
name|thread
modifier|*
name|vectd
decl_stmt|;
name|register_t
name|hid0
decl_stmt|;
name|register_t
name|msr
decl_stmt|;
name|register_t
name|saved_msr
decl_stmt|;
name|ap_pcpu
operator|=
name|pcpup
expr_stmt|;
name|PCPU_SET
argument_list|(
name|restore
argument_list|,
operator|&
name|resetjb
argument_list|)
expr_stmt|;
name|saved_msr
operator|=
name|mfmsr
argument_list|()
expr_stmt|;
name|fputd
operator|=
name|PCPU_GET
argument_list|(
name|fputhread
argument_list|)
expr_stmt|;
name|vectd
operator|=
name|PCPU_GET
argument_list|(
name|vecthread
argument_list|)
expr_stmt|;
if|if
condition|(
name|fputd
operator|!=
name|NULL
condition|)
name|save_fpu
argument_list|(
name|fputd
argument_list|)
expr_stmt|;
if|if
condition|(
name|vectd
operator|!=
name|NULL
condition|)
name|save_vec
argument_list|(
name|vectd
argument_list|)
expr_stmt|;
if|if
condition|(
name|setjmp
argument_list|(
name|resetjb
argument_list|)
operator|==
literal|0
condition|)
block|{
name|sprgs
index|[
literal|0
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_SPRG0
argument_list|)
expr_stmt|;
name|sprgs
index|[
literal|1
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_SPRG1
argument_list|)
expr_stmt|;
name|sprgs
index|[
literal|2
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_SPRG2
argument_list|)
expr_stmt|;
name|sprgs
index|[
literal|3
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_SPRG3
argument_list|)
expr_stmt|;
name|srrs
index|[
literal|0
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_SRR0
argument_list|)
expr_stmt|;
name|srrs
index|[
literal|1
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_SRR1
argument_list|)
expr_stmt|;
name|timebase
operator|=
name|mftb
argument_list|()
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
name|flush_disable_caches
argument_list|()
expr_stmt|;
name|hid0
operator|=
name|mfspr
argument_list|(
name|SPR_HID0
argument_list|)
expr_stmt|;
name|hid0
operator|=
operator|(
name|hid0
operator|&
operator|~
operator|(
name|HID0_DOZE
operator||
name|HID0_NAP
operator|)
operator|)
operator||
name|HID0_SLEEP
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
name|isync
argument_list|()
expr_stmt|;
name|msr
operator|=
name|mfmsr
argument_list|()
operator||
name|PSL_POW
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_HID0
argument_list|,
name|hid0
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
while|while
condition|(
literal|1
condition|)
name|mtmsr
argument_list|(
name|msr
argument_list|)
expr_stmt|;
block|}
name|mttb
argument_list|(
name|timebase
argument_list|)
expr_stmt|;
name|PCPU_SET
argument_list|(
name|curthread
argument_list|,
name|curthread
argument_list|)
expr_stmt|;
name|PCPU_SET
argument_list|(
name|curpcb
argument_list|,
name|curthread
operator|->
name|td_pcb
argument_list|)
expr_stmt|;
name|pmap_activate
argument_list|(
name|curthread
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_SPRG0
argument_list|,
name|sprgs
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_SPRG1
argument_list|,
name|sprgs
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_SPRG2
argument_list|,
name|sprgs
index|[
literal|2
index|]
argument_list|)
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_SPRG3
argument_list|,
name|sprgs
index|[
literal|3
index|]
argument_list|)
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_SRR0
argument_list|,
name|srrs
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_SRR1
argument_list|,
name|srrs
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|mtmsr
argument_list|(
name|saved_msr
argument_list|)
expr_stmt|;
if|if
condition|(
name|fputd
operator|==
name|curthread
condition|)
name|enable_fpu
argument_list|(
name|curthread
argument_list|)
expr_stmt|;
if|if
condition|(
name|vectd
operator|==
name|curthread
condition|)
name|enable_vec
argument_list|(
name|curthread
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
block|}
end_function

end_unit

