#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov  3 14:44:12 2023
# Process ID: 8820
# Current directory: /nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2
# Command line: vivado
# Log file: /nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/vivado.log
# Journal file: /nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab2 /nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2 -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/And.vhd /nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/OR.vhd /nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/minterms.vhd}
import_files -force -norecurse
import_files -fileset constrs_1 -force -norecurse /nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/minterms.XDC
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run synth_1 -name synth_1
synth_design -rtl -name rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.runs/impl_1/minterms.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.runs/impl_1/minterms.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.runs/impl_1/minterms.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.runs/impl_1/minterms.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.runs/impl_1/minterms.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/lab2/lab2.runs/impl_1/minterms.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
write_schematic -format pdf -orientation portrait /nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/schematic_imp.pdf
current_design synth_1
write_schematic -format pdf -orientation portrait /nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/schematicsynthesis.pdf
current_design rtl_1
write_schematic -format pdf -orientation portrait /nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab2/schematicinitial.pdf
current_design synth_1
