#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5569d5e78b50 .scope module, "custom_core_wrapper" "custom_core_wrapper" 2 20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "ibus_addr";
    .port_info 3 /OUTPUT 1 "ibus_cyc";
    .port_info 4 /OUTPUT 1 "ibus_stb";
    .port_info 5 /INPUT 1 "ibus_ack";
    .port_info 6 /INPUT 32 "ibus_dat_i";
    .port_info 7 /OUTPUT 32 "dbus_addr";
    .port_info 8 /OUTPUT 32 "dbus_dat_o";
    .port_info 9 /INPUT 32 "dbus_dat_i";
    .port_info 10 /OUTPUT 1 "dbus_we";
    .port_info 11 /OUTPUT 4 "dbus_sel";
    .port_info 12 /OUTPUT 1 "dbus_cyc";
    .port_info 13 /OUTPUT 1 "dbus_stb";
    .port_info 14 /INPUT 1 "dbus_ack";
    .port_info 15 /INPUT 1 "dbus_err";
    .port_info 16 /INPUT 32 "external_interrupt";
o0x7fb98d1e5a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5569d5eb4b00_0 .net "clk", 0 0, o0x7fb98d1e5a38;  0 drivers
o0x7fb98d1e5e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5569d5eb4c10_0 .net "dbus_ack", 0 0, o0x7fb98d1e5e88;  0 drivers
v0x5569d5eb4cd0_0 .net "dbus_addr", 31 0, L_0x5569d5ebecd0;  1 drivers
v0x5569d5eb4dd0_0 .net "dbus_cyc", 0 0, L_0x5569d5e50c90;  1 drivers
o0x7fb98d1e5f78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5569d5eb4ea0_0 .net "dbus_dat_i", 31 0, o0x7fb98d1e5f78;  0 drivers
v0x5569d5eb4f90_0 .net "dbus_dat_o", 31 0, L_0x5569d5ebedd0;  1 drivers
o0x7fb98d1e6008 .functor BUFZ 1, C4<z>; HiZ drive
v0x5569d5eb5060_0 .net "dbus_err", 0 0, o0x7fb98d1e6008;  0 drivers
v0x5569d5eb5130_0 .net "dbus_sel", 3 0, L_0x5569d5ebefa0;  1 drivers
v0x5569d5eb5200_0 .net "dbus_stb", 0 0, L_0x5569d5ebec10;  1 drivers
v0x5569d5eb52d0_0 .net "dbus_we", 0 0, L_0x5569d5ebee90;  1 drivers
o0x7fb98d1e6158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5569d5eb53a0_0 .net "external_interrupt", 31 0, o0x7fb98d1e6158;  0 drivers
o0x7fb98d1e6188 .functor BUFZ 1, C4<z>; HiZ drive
v0x5569d5eb5470_0 .net "ibus_ack", 0 0, o0x7fb98d1e6188;  0 drivers
v0x5569d5eb5540_0 .net "ibus_addr", 31 0, L_0x5569d5e73a00;  1 drivers
v0x5569d5eb5610_0 .net "ibus_cyc", 0 0, L_0x5569d5e79d60;  1 drivers
o0x7fb98d1e6248 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5569d5eb56e0_0 .net "ibus_dat_i", 31 0, o0x7fb98d1e6248;  0 drivers
v0x5569d5eb57b0_0 .net "ibus_stb", 0 0, L_0x5569d5e7c220;  1 drivers
o0x7fb98d1e5b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5569d5eb5880_0 .net "rst_n", 0 0, o0x7fb98d1e5b58;  0 drivers
S_0x5569d5e56df0 .scope module, "cpu" "custom_riscv_core" 2 76, 3 25 0, S_0x5569d5e78b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "iwb_adr_o";
    .port_info 3 /INPUT 32 "iwb_dat_i";
    .port_info 4 /OUTPUT 1 "iwb_cyc_o";
    .port_info 5 /OUTPUT 1 "iwb_stb_o";
    .port_info 6 /INPUT 1 "iwb_ack_i";
    .port_info 7 /OUTPUT 32 "dwb_adr_o";
    .port_info 8 /OUTPUT 32 "dwb_dat_o";
    .port_info 9 /INPUT 32 "dwb_dat_i";
    .port_info 10 /OUTPUT 1 "dwb_we_o";
    .port_info 11 /OUTPUT 4 "dwb_sel_o";
    .port_info 12 /OUTPUT 1 "dwb_cyc_o";
    .port_info 13 /OUTPUT 1 "dwb_stb_o";
    .port_info 14 /INPUT 1 "dwb_ack_i";
    .port_info 15 /INPUT 1 "dwb_err_i";
    .port_info 16 /INPUT 32 "interrupts";
P_0x5569d5e57a00 .param/l "RESET_VECTOR" 0 3 26, C4<00000000000000000000000000000000>;
P_0x5569d5e57a40 .param/l "STATE_DECODE" 1 3 151, C4<001>;
P_0x5569d5e57a80 .param/l "STATE_EXECUTE" 1 3 152, C4<010>;
P_0x5569d5e57ac0 .param/l "STATE_FETCH" 1 3 150, C4<000>;
P_0x5569d5e57b00 .param/l "STATE_MEM" 1 3 153, C4<011>;
P_0x5569d5e57b40 .param/l "STATE_WRITEBACK" 1 3 154, C4<100>;
L_0x5569d5e79d60 .functor BUFZ 1, v0x5569d5eb3b00_0, C4<0>, C4<0>, C4<0>;
L_0x5569d5e7c220 .functor BUFZ 1, v0x5569d5eb3d60_0, C4<0>, C4<0>, C4<0>;
L_0x5569d5e73a00 .functor BUFZ 32, v0x5569d5eb4090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5569d5e50c90 .functor BUFZ 1, v0x5569d5eb2990_0, C4<0>, C4<0>, C4<0>;
L_0x5569d5ebec10 .functor BUFZ 1, v0x5569d5eb3030_0, C4<0>, C4<0>, C4<0>;
L_0x5569d5ebecd0 .functor BUFZ 32, v0x5569d5eb27f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5569d5ebedd0 .functor BUFZ 32, v0x5569d5eb2c10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5569d5ebee90 .functor BUFZ 1, v0x5569d5eb31b0_0, C4<0>, C4<0>, C4<0>;
L_0x5569d5ebefa0 .functor BUFZ 4, v0x5569d5eb2e90_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5569d5ebf7e0 .functor AND 1, v0x5569d5eb0110_0, L_0x5569d5ebf6f0, C4<1>, C4<1>;
L_0x5569d5ebfa30 .functor AND 1, L_0x5569d5ebf7e0, L_0x5569d5ebf950, C4<1>, C4<1>;
L_0x7fb98d19c018 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb1b50_0 .net/2u *"_ivl_18", 6 0, L_0x7fb98d19c018;  1 drivers
v0x5569d5eb1c50_0 .net *"_ivl_20", 0 0, L_0x5569d5ebf060;  1 drivers
L_0x7fb98d19c060 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb1d10_0 .net/2u *"_ivl_28", 2 0, L_0x7fb98d19c060;  1 drivers
v0x5569d5eb1e00_0 .net *"_ivl_30", 0 0, L_0x5569d5ebf6f0;  1 drivers
v0x5569d5eb1ec0_0 .net *"_ivl_33", 0 0, L_0x5569d5ebf7e0;  1 drivers
v0x5569d5eb1f80_0 .net *"_ivl_35", 0 0, L_0x5569d5ebf950;  1 drivers
v0x5569d5eb2040_0 .net "alu_op", 3 0, v0x5569d5e8d500_0;  1 drivers
v0x5569d5eb2150_0 .net "alu_operand_a", 31 0, L_0x5569d5ebf1a0;  1 drivers
v0x5569d5eb2210_0 .net "alu_operand_b", 31 0, L_0x5569d5ebf380;  1 drivers
v0x5569d5eb22b0_0 .net "alu_result", 31 0, v0x5569d5e50db0_0;  1 drivers
v0x5569d5eb2380_0 .var "alu_result_reg", 31 0;
v0x5569d5eb2440_0 .net "alu_src_imm", 0 0, v0x5569d5eaf740_0;  1 drivers
v0x5569d5eb2510_0 .net "alu_zero", 0 0, L_0x5569d5ed05c0;  1 drivers
v0x5569d5eb25e0_0 .net "clk", 0 0, o0x7fb98d1e5a38;  alias, 0 drivers
v0x5569d5eb26b0_0 .net "dwb_ack_i", 0 0, o0x7fb98d1e5e88;  alias, 0 drivers
v0x5569d5eb2750_0 .net "dwb_adr_o", 31 0, L_0x5569d5ebecd0;  alias, 1 drivers
v0x5569d5eb27f0_0 .var "dwb_adr_reg", 31 0;
v0x5569d5eb28d0_0 .net "dwb_cyc_o", 0 0, L_0x5569d5e50c90;  alias, 1 drivers
v0x5569d5eb2990_0 .var "dwb_cyc_reg", 0 0;
v0x5569d5eb2a50_0 .net "dwb_dat_i", 31 0, o0x7fb98d1e5f78;  alias, 0 drivers
v0x5569d5eb2b30_0 .net "dwb_dat_o", 31 0, L_0x5569d5ebedd0;  alias, 1 drivers
v0x5569d5eb2c10_0 .var "dwb_dat_reg", 31 0;
v0x5569d5eb2cf0_0 .net "dwb_err_i", 0 0, o0x7fb98d1e6008;  alias, 0 drivers
v0x5569d5eb2db0_0 .net "dwb_sel_o", 3 0, L_0x5569d5ebefa0;  alias, 1 drivers
v0x5569d5eb2e90_0 .var "dwb_sel_reg", 3 0;
v0x5569d5eb2f70_0 .net "dwb_stb_o", 0 0, L_0x5569d5ebec10;  alias, 1 drivers
v0x5569d5eb3030_0 .var "dwb_stb_reg", 0 0;
v0x5569d5eb30f0_0 .net "dwb_we_o", 0 0, L_0x5569d5ebee90;  alias, 1 drivers
v0x5569d5eb31b0_0 .var "dwb_we_reg", 0 0;
v0x5569d5eb3270_0 .net "funct3", 2 0, L_0x5569d5ed07f0;  1 drivers
v0x5569d5eb3360_0 .net "funct7", 6 0, L_0x5569d5ed08e0;  1 drivers
v0x5569d5eb3430_0 .net "immediate", 31 0, v0x5569d5eaf980_0;  1 drivers
v0x5569d5eb3500_0 .var "instruction", 31 0;
v0x5569d5eb35d0_0 .net "interrupts", 31 0, o0x7fb98d1e6158;  alias, 0 drivers
v0x5569d5eb3690_0 .net "is_branch", 0 0, v0x5569d5eafb90_0;  1 drivers
v0x5569d5eb3760_0 .net "is_jump", 0 0, v0x5569d5eafc50_0;  1 drivers
v0x5569d5eb3830_0 .net "is_system", 0 0, v0x5569d5eafd10_0;  1 drivers
v0x5569d5eb3900_0 .net "iwb_ack_i", 0 0, o0x7fb98d1e6188;  alias, 0 drivers
v0x5569d5eb39a0_0 .net "iwb_adr_o", 31 0, L_0x5569d5e73a00;  alias, 1 drivers
v0x5569d5eb3a40_0 .net "iwb_cyc_o", 0 0, L_0x5569d5e79d60;  alias, 1 drivers
v0x5569d5eb3b00_0 .var "iwb_cyc_reg", 0 0;
v0x5569d5eb3bc0_0 .net "iwb_dat_i", 31 0, o0x7fb98d1e6248;  alias, 0 drivers
v0x5569d5eb3ca0_0 .net "iwb_stb_o", 0 0, L_0x5569d5e7c220;  alias, 1 drivers
v0x5569d5eb3d60_0 .var "iwb_stb_reg", 0 0;
v0x5569d5eb3e20_0 .net "mem_read", 0 0, v0x5569d5eafdd0_0;  1 drivers
v0x5569d5eb3ef0_0 .net "mem_write", 0 0, v0x5569d5eafe90_0;  1 drivers
v0x5569d5eb3fc0_0 .net "opcode", 6 0, L_0x5569d5ed0700;  1 drivers
v0x5569d5eb4090_0 .var "pc", 31 0;
v0x5569d5eb4130_0 .net "rd_addr", 4 0, L_0x5569d5ed0ba0;  1 drivers
v0x5569d5eb41f0_0 .net "rd_data", 31 0, L_0x5569d5ebf560;  1 drivers
v0x5569d5eb42b0_0 .net "rd_wen", 0 0, L_0x5569d5ebfa30;  1 drivers
v0x5569d5eb4380_0 .net "reg_write", 0 0, v0x5569d5eb0110_0;  1 drivers
v0x5569d5eb4450_0 .net "rs1_addr", 4 0, L_0x5569d5ed0a60;  1 drivers
v0x5569d5eb4540_0 .net "rs1_data", 31 0, L_0x5569d5ecfe70;  1 drivers
v0x5569d5eb45e0_0 .net "rs2_addr", 4 0, L_0x5569d5ed0b00;  1 drivers
v0x5569d5eb46d0_0 .net "rs2_data", 31 0, L_0x5569d5ed0350;  1 drivers
v0x5569d5eb4770_0 .net "rst_n", 0 0, o0x7fb98d1e5b58;  alias, 0 drivers
v0x5569d5eb4840_0 .var "state", 2 0;
L_0x5569d5ebf060 .cmp/eq 7, L_0x5569d5ed0700, L_0x7fb98d19c018;
L_0x5569d5ebf1a0 .functor MUXZ 32, L_0x5569d5ecfe70, v0x5569d5eb4090_0, L_0x5569d5ebf060, C4<>;
L_0x5569d5ebf380 .functor MUXZ 32, L_0x5569d5ed0350, v0x5569d5eaf980_0, v0x5569d5eaf740_0, C4<>;
L_0x5569d5ebf560 .functor MUXZ 32, v0x5569d5eb2380_0, o0x7fb98d1e5f78, v0x5569d5eafdd0_0, C4<>;
L_0x5569d5ebf6f0 .cmp/eq 3, v0x5569d5eb4840_0, L_0x7fb98d19c060;
L_0x5569d5ebf950 .reduce/nor v0x5569d5eafb90_0;
S_0x5569d5e57de0 .scope module, "alu_inst" "alu" 3 303, 4 3 0, S_0x5569d5e56df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7fb98d19c258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569d5e7c380_0 .net/2u *"_ivl_0", 31 0, L_0x7fb98d19c258;  1 drivers
v0x5569d5e7c420_0 .net "alu_op", 3 0, v0x5569d5e8d500_0;  alias, 1 drivers
v0x5569d5e73b20_0 .net "operand_a", 31 0, L_0x5569d5ebf1a0;  alias, 1 drivers
v0x5569d5e73bc0_0 .net "operand_b", 31 0, L_0x5569d5ebf380;  alias, 1 drivers
v0x5569d5e50db0_0 .var "result", 31 0;
v0x5569d5e50e50_0 .net "zero", 0 0, L_0x5569d5ed05c0;  alias, 1 drivers
E_0x5569d5dec160 .event anyedge, v0x5569d5e7c420_0, v0x5569d5e73b20_0, v0x5569d5e73bc0_0;
L_0x5569d5ed05c0 .cmp/eq 32, v0x5569d5e50db0_0, L_0x7fb98d19c258;
S_0x5569d5e581c0 .scope module, "decoder_inst" "decoder" 3 312, 5 3 0, S_0x5569d5e56df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 3 "funct3";
    .port_info 3 /OUTPUT 7 "funct7";
    .port_info 4 /OUTPUT 5 "rs1_addr";
    .port_info 5 /OUTPUT 5 "rs2_addr";
    .port_info 6 /OUTPUT 5 "rd_addr";
    .port_info 7 /OUTPUT 32 "immediate";
    .port_info 8 /OUTPUT 4 "alu_op";
    .port_info 9 /OUTPUT 1 "alu_src_imm";
    .port_info 10 /OUTPUT 1 "mem_read";
    .port_info 11 /OUTPUT 1 "mem_write";
    .port_info 12 /OUTPUT 1 "reg_write";
    .port_info 13 /OUTPUT 1 "is_branch";
    .port_info 14 /OUTPUT 1 "is_jump";
    .port_info 15 /OUTPUT 1 "is_system";
v0x5569d5e8d500_0 .var "alu_op", 3 0;
v0x5569d5eaf740_0 .var "alu_src_imm", 0 0;
v0x5569d5eaf7e0_0 .net "funct3", 2 0, L_0x5569d5ed07f0;  alias, 1 drivers
v0x5569d5eaf8a0_0 .net "funct7", 6 0, L_0x5569d5ed08e0;  alias, 1 drivers
v0x5569d5eaf980_0 .var "immediate", 31 0;
v0x5569d5eafab0_0 .net "instruction", 31 0, v0x5569d5eb3500_0;  1 drivers
v0x5569d5eafb90_0 .var "is_branch", 0 0;
v0x5569d5eafc50_0 .var "is_jump", 0 0;
v0x5569d5eafd10_0 .var "is_system", 0 0;
v0x5569d5eafdd0_0 .var "mem_read", 0 0;
v0x5569d5eafe90_0 .var "mem_write", 0 0;
v0x5569d5eaff50_0 .net "opcode", 6 0, L_0x5569d5ed0700;  alias, 1 drivers
v0x5569d5eb0030_0 .net "rd_addr", 4 0, L_0x5569d5ed0ba0;  alias, 1 drivers
v0x5569d5eb0110_0 .var "reg_write", 0 0;
v0x5569d5eb01d0_0 .net "rs1_addr", 4 0, L_0x5569d5ed0a60;  alias, 1 drivers
v0x5569d5eb02b0_0 .net "rs2_addr", 4 0, L_0x5569d5ed0b00;  alias, 1 drivers
E_0x5569d5dec410 .event anyedge, v0x5569d5eaff50_0, v0x5569d5eaf7e0_0, v0x5569d5eafab0_0, v0x5569d5eaf8a0_0;
E_0x5569d5db93b0 .event anyedge, v0x5569d5eaff50_0, v0x5569d5eafab0_0;
L_0x5569d5ed0700 .part v0x5569d5eb3500_0, 0, 7;
L_0x5569d5ed07f0 .part v0x5569d5eb3500_0, 12, 3;
L_0x5569d5ed08e0 .part v0x5569d5eb3500_0, 25, 7;
L_0x5569d5ed0a60 .part v0x5569d5eb3500_0, 15, 5;
L_0x5569d5ed0b00 .part v0x5569d5eb3500_0, 20, 5;
L_0x5569d5ed0ba0 .part v0x5569d5eb3500_0, 7, 5;
S_0x5569d5e76420 .scope module, "regfile_inst" "regfile" 3 290, 6 2 0, S_0x5569d5e56df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 5 "rd_addr";
    .port_info 7 /INPUT 32 "rd_data";
    .port_info 8 /INPUT 1 "rd_wen";
L_0x7fb98d19c0a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb06e0_0 .net/2u *"_ivl_0", 4 0, L_0x7fb98d19c0a8;  1 drivers
L_0x7fb98d19c138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb07e0_0 .net *"_ivl_11", 1 0, L_0x7fb98d19c138;  1 drivers
L_0x7fb98d19c180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb08c0_0 .net/2u *"_ivl_14", 4 0, L_0x7fb98d19c180;  1 drivers
v0x5569d5eb0980_0 .net *"_ivl_16", 0 0, L_0x5569d5ed0000;  1 drivers
L_0x7fb98d19c1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb0a40_0 .net/2u *"_ivl_18", 31 0, L_0x7fb98d19c1c8;  1 drivers
v0x5569d5eb0b70_0 .net *"_ivl_2", 0 0, L_0x5569d5ebfb90;  1 drivers
v0x5569d5eb0c30_0 .net *"_ivl_20", 31 0, L_0x5569d5ed00f0;  1 drivers
v0x5569d5eb0d10_0 .net *"_ivl_22", 6 0, L_0x5569d5ed01d0;  1 drivers
L_0x7fb98d19c210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb0df0_0 .net *"_ivl_25", 1 0, L_0x7fb98d19c210;  1 drivers
L_0x7fb98d19c0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb0ed0_0 .net/2u *"_ivl_4", 31 0, L_0x7fb98d19c0f0;  1 drivers
v0x5569d5eb0fb0_0 .net *"_ivl_6", 31 0, L_0x5569d5ecfc90;  1 drivers
v0x5569d5eb1090_0 .net *"_ivl_8", 6 0, L_0x5569d5ecfd30;  1 drivers
v0x5569d5eb1170_0 .net "clk", 0 0, o0x7fb98d1e5a38;  alias, 0 drivers
v0x5569d5eb1230_0 .var/i "i", 31 0;
v0x5569d5eb1310_0 .net "rd_addr", 4 0, L_0x5569d5ed0ba0;  alias, 1 drivers
v0x5569d5eb13d0_0 .net "rd_data", 31 0, L_0x5569d5ebf560;  alias, 1 drivers
v0x5569d5eb1490_0 .net "rd_wen", 0 0, L_0x5569d5ebfa30;  alias, 1 drivers
v0x5569d5eb1550 .array "registers", 31 0, 31 0;
v0x5569d5eb1610_0 .net "rs1_addr", 4 0, L_0x5569d5ed0a60;  alias, 1 drivers
v0x5569d5eb1700_0 .net "rs1_data", 31 0, L_0x5569d5ecfe70;  alias, 1 drivers
v0x5569d5eb17c0_0 .net "rs2_addr", 4 0, L_0x5569d5ed0b00;  alias, 1 drivers
v0x5569d5eb18b0_0 .net "rs2_data", 31 0, L_0x5569d5ed0350;  alias, 1 drivers
v0x5569d5eb1970_0 .net "rst_n", 0 0, o0x7fb98d1e5b58;  alias, 0 drivers
E_0x5569d5e97410/0 .event negedge, v0x5569d5eb1970_0;
E_0x5569d5e97410/1 .event posedge, v0x5569d5eb1170_0;
E_0x5569d5e97410 .event/or E_0x5569d5e97410/0, E_0x5569d5e97410/1;
L_0x5569d5ebfb90 .cmp/eq 5, L_0x5569d5ed0a60, L_0x7fb98d19c0a8;
L_0x5569d5ecfc90 .array/port v0x5569d5eb1550, L_0x5569d5ecfd30;
L_0x5569d5ecfd30 .concat [ 5 2 0 0], L_0x5569d5ed0a60, L_0x7fb98d19c138;
L_0x5569d5ecfe70 .functor MUXZ 32, L_0x5569d5ecfc90, L_0x7fb98d19c0f0, L_0x5569d5ebfb90, C4<>;
L_0x5569d5ed0000 .cmp/eq 5, L_0x5569d5ed0b00, L_0x7fb98d19c180;
L_0x5569d5ed00f0 .array/port v0x5569d5eb1550, L_0x5569d5ed01d0;
L_0x5569d5ed01d0 .concat [ 5 2 0 0], L_0x5569d5ed0b00, L_0x7fb98d19c210;
L_0x5569d5ed0350 .functor MUXZ 32, L_0x5569d5ed00f0, L_0x7fb98d19c1c8, L_0x5569d5ed0000, C4<>;
S_0x5569d5e59140 .scope module, "tb_c_memory" "tb_c_memory" 7 18;
 .timescale -9 -12;
L_0x5569d5ed3610 .functor BUFZ 1, v0x5569d5ebe180_0, C4<0>, C4<0>, C4<0>;
L_0x5569d5ed3e20 .functor BUFZ 1, v0x5569d5ebd930_0, C4<0>, C4<0>, C4<0>;
v0x5569d5ebc990_0 .net *"_ivl_10", 0 0, L_0x5569d5ed30e0;  1 drivers
v0x5569d5ebca70_0 .net *"_ivl_12", 31 0, L_0x5569d5ed3220;  1 drivers
v0x5569d5ebcb50_0 .net *"_ivl_15", 29 0, L_0x5569d5ed32c0;  1 drivers
L_0x7fb98d19c600 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x5569d5ebcc40_0 .net/2u *"_ivl_16", 31 0, L_0x7fb98d19c600;  1 drivers
v0x5569d5ebcd20_0 .net *"_ivl_23", 29 0, L_0x5569d5ed36d0;  1 drivers
v0x5569d5ebce50_0 .net *"_ivl_24", 31 0, L_0x5569d5ed3770;  1 drivers
L_0x7fb98d19c648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5569d5ebcf30_0 .net *"_ivl_27", 1 0, L_0x7fb98d19c648;  1 drivers
L_0x7fb98d19c690 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x5569d5ebd010_0 .net/2u *"_ivl_28", 31 0, L_0x7fb98d19c690;  1 drivers
v0x5569d5ebd0f0_0 .net *"_ivl_3", 29 0, L_0x5569d5ed2f50;  1 drivers
v0x5569d5ebd1d0_0 .net *"_ivl_30", 0 0, L_0x5569d5ed3900;  1 drivers
v0x5569d5ebd290_0 .net *"_ivl_32", 31 0, L_0x5569d5ed3a40;  1 drivers
v0x5569d5ebd370_0 .net *"_ivl_35", 29 0, L_0x5569d5ed3b40;  1 drivers
L_0x7fb98d19c6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569d5ebd450_0 .net/2u *"_ivl_36", 31 0, L_0x7fb98d19c6d8;  1 drivers
v0x5569d5ebd530_0 .net *"_ivl_4", 31 0, L_0x5569d5ed2ff0;  1 drivers
L_0x7fb98d19c570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5569d5ebd610_0 .net *"_ivl_7", 1 0, L_0x7fb98d19c570;  1 drivers
L_0x7fb98d19c5b8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x5569d5ebd6f0_0 .net/2u *"_ivl_8", 31 0, L_0x7fb98d19c5b8;  1 drivers
v0x5569d5ebd7d0_0 .var "clk", 0 0;
v0x5569d5ebd870 .array "dmem", 255 0, 31 0;
v0x5569d5ebd930_0 .var "dmem_ack", 0 0;
v0x5569d5ebd9f0_0 .net "dwb_ack_i", 0 0, L_0x5569d5ed3e20;  1 drivers
v0x5569d5ebda90_0 .net "dwb_adr_o", 31 0, v0x5569d5eba360_0;  1 drivers
v0x5569d5ebdb30_0 .net "dwb_cyc_o", 0 0, L_0x5569d5ed0ec0;  1 drivers
v0x5569d5ebdc00_0 .net "dwb_dat_i", 31 0, L_0x5569d5ed3c70;  1 drivers
v0x5569d5ebdcd0_0 .net "dwb_dat_o", 31 0, L_0x5569d5ed1140;  1 drivers
L_0x7fb98d19c720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5569d5ebdda0_0 .net "dwb_err_i", 0 0, L_0x7fb98d19c720;  1 drivers
v0x5569d5ebde70_0 .net "dwb_sel_o", 3 0, L_0x5569d5ed1310;  1 drivers
v0x5569d5ebdf40_0 .net "dwb_stb_o", 0 0, L_0x5569d5ed0f80;  1 drivers
v0x5569d5ebe010_0 .net "dwb_we_o", 0 0, L_0x5569d5ed1200;  1 drivers
v0x5569d5ebe0e0 .array "imem", 255 0, 31 0;
v0x5569d5ebe180_0 .var "imem_ack", 0 0;
v0x5569d5ebe220_0 .var/i "init_i", 31 0;
L_0x7fb98d19c2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569d5ebe2c0_0 .net "interrupts", 31 0, L_0x7fb98d19c2a0;  1 drivers
v0x5569d5ebe390_0 .net "iwb_ack_i", 0 0, L_0x5569d5ed3610;  1 drivers
v0x5569d5ebe670_0 .net "iwb_adr_o", 31 0, L_0x5569d5ed0e00;  1 drivers
v0x5569d5ebe740_0 .net "iwb_cyc_o", 0 0, L_0x5569d5ed0c80;  1 drivers
v0x5569d5ebe810_0 .net "iwb_dat_i", 31 0, L_0x5569d5ed3440;  1 drivers
v0x5569d5ebe8e0_0 .net "iwb_stb_o", 0 0, L_0x5569d5ed0d40;  1 drivers
v0x5569d5ebe9b0_0 .var "rst_n", 0 0;
L_0x5569d5ed2f50 .part L_0x5569d5ed0e00, 2, 30;
L_0x5569d5ed2ff0 .concat [ 30 2 0 0], L_0x5569d5ed2f50, L_0x7fb98d19c570;
L_0x5569d5ed30e0 .cmp/gt 32, L_0x7fb98d19c5b8, L_0x5569d5ed2ff0;
L_0x5569d5ed3220 .array/port v0x5569d5ebe0e0, L_0x5569d5ed32c0;
L_0x5569d5ed32c0 .part L_0x5569d5ed0e00, 2, 30;
L_0x5569d5ed3440 .functor MUXZ 32, L_0x7fb98d19c600, L_0x5569d5ed3220, L_0x5569d5ed30e0, C4<>;
L_0x5569d5ed36d0 .part v0x5569d5eba360_0, 2, 30;
L_0x5569d5ed3770 .concat [ 30 2 0 0], L_0x5569d5ed36d0, L_0x7fb98d19c648;
L_0x5569d5ed3900 .cmp/gt 32, L_0x7fb98d19c690, L_0x5569d5ed3770;
L_0x5569d5ed3a40 .array/port v0x5569d5ebd870, L_0x5569d5ed3b40;
L_0x5569d5ed3b40 .part v0x5569d5eba360_0, 2, 30;
L_0x5569d5ed3c70 .functor MUXZ 32, L_0x7fb98d19c6d8, L_0x5569d5ed3a40, L_0x5569d5ed3900, C4<>;
S_0x5569d5eb5a00 .scope module, "dut" "custom_riscv_core" 7 36, 3 25 0, S_0x5569d5e59140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "iwb_adr_o";
    .port_info 3 /INPUT 32 "iwb_dat_i";
    .port_info 4 /OUTPUT 1 "iwb_cyc_o";
    .port_info 5 /OUTPUT 1 "iwb_stb_o";
    .port_info 6 /INPUT 1 "iwb_ack_i";
    .port_info 7 /OUTPUT 32 "dwb_adr_o";
    .port_info 8 /OUTPUT 32 "dwb_dat_o";
    .port_info 9 /INPUT 32 "dwb_dat_i";
    .port_info 10 /OUTPUT 1 "dwb_we_o";
    .port_info 11 /OUTPUT 4 "dwb_sel_o";
    .port_info 12 /OUTPUT 1 "dwb_cyc_o";
    .port_info 13 /OUTPUT 1 "dwb_stb_o";
    .port_info 14 /INPUT 1 "dwb_ack_i";
    .port_info 15 /INPUT 1 "dwb_err_i";
    .port_info 16 /INPUT 32 "interrupts";
P_0x5569d5eb5c00 .param/l "RESET_VECTOR" 0 3 26, C4<00000000000000000000000000000000>;
P_0x5569d5eb5c40 .param/l "STATE_DECODE" 1 3 151, C4<001>;
P_0x5569d5eb5c80 .param/l "STATE_EXECUTE" 1 3 152, C4<010>;
P_0x5569d5eb5cc0 .param/l "STATE_FETCH" 1 3 150, C4<000>;
P_0x5569d5eb5d00 .param/l "STATE_MEM" 1 3 153, C4<011>;
P_0x5569d5eb5d40 .param/l "STATE_WRITEBACK" 1 3 154, C4<100>;
L_0x5569d5ed0c80 .functor BUFZ 1, v0x5569d5ebb990_0, C4<0>, C4<0>, C4<0>;
L_0x5569d5ed0d40 .functor BUFZ 1, v0x5569d5ebbbf0_0, C4<0>, C4<0>, C4<0>;
L_0x5569d5ed0e00 .functor BUFZ 32, v0x5569d5ebbf20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5569d5ed0ec0 .functor BUFZ 1, v0x5569d5eba610_0, C4<0>, C4<0>, C4<0>;
L_0x5569d5ed0f80 .functor BUFZ 1, v0x5569d5ebacb0_0, C4<0>, C4<0>, C4<0>;
L_0x5569d5ed1140 .functor BUFZ 32, v0x5569d5eba890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5569d5ed1200 .functor BUFZ 1, v0x5569d5ebae30_0, C4<0>, C4<0>, C4<0>;
L_0x5569d5ed1310 .functor BUFZ 4, v0x5569d5ebab10_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5569d5ed1b50 .functor AND 1, v0x5569d5eb78e0_0, L_0x5569d5ed1a60, C4<1>, C4<1>;
L_0x5569d5ed1da0 .functor AND 1, L_0x5569d5ed1b50, L_0x5569d5ed1cc0, C4<1>, C4<1>;
L_0x7fb98d19c2e8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb96c0_0 .net/2u *"_ivl_18", 6 0, L_0x7fb98d19c2e8;  1 drivers
v0x5569d5eb97c0_0 .net *"_ivl_20", 0 0, L_0x5569d5ed13d0;  1 drivers
L_0x7fb98d19c330 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb9880_0 .net/2u *"_ivl_28", 2 0, L_0x7fb98d19c330;  1 drivers
v0x5569d5eb9970_0 .net *"_ivl_30", 0 0, L_0x5569d5ed1a60;  1 drivers
v0x5569d5eb9a30_0 .net *"_ivl_33", 0 0, L_0x5569d5ed1b50;  1 drivers
v0x5569d5eb9af0_0 .net *"_ivl_35", 0 0, L_0x5569d5ed1cc0;  1 drivers
v0x5569d5eb9bb0_0 .net "alu_op", 3 0, v0x5569d5eb6d70_0;  1 drivers
v0x5569d5eb9cc0_0 .net "alu_operand_a", 31 0, L_0x5569d5ed1510;  1 drivers
v0x5569d5eb9d80_0 .net "alu_operand_b", 31 0, L_0x5569d5ed16f0;  1 drivers
v0x5569d5eb9e20_0 .net "alu_result", 31 0, v0x5569d5eb6630_0;  1 drivers
v0x5569d5eb9ef0_0 .var "alu_result_reg", 31 0;
v0x5569d5eb9fb0_0 .net "alu_src_imm", 0 0, v0x5569d5eb6e50_0;  1 drivers
v0x5569d5eba080_0 .net "alu_zero", 0 0, L_0x5569d5ed2840;  1 drivers
v0x5569d5eba150_0 .net "clk", 0 0, v0x5569d5ebd7d0_0;  1 drivers
v0x5569d5eba220_0 .net "dwb_ack_i", 0 0, L_0x5569d5ed3e20;  alias, 1 drivers
v0x5569d5eba2c0_0 .net "dwb_adr_o", 31 0, v0x5569d5eba360_0;  alias, 1 drivers
v0x5569d5eba360_0 .var "dwb_adr_reg", 31 0;
v0x5569d5eba550_0 .net "dwb_cyc_o", 0 0, L_0x5569d5ed0ec0;  alias, 1 drivers
v0x5569d5eba610_0 .var "dwb_cyc_reg", 0 0;
v0x5569d5eba6d0_0 .net "dwb_dat_i", 31 0, L_0x5569d5ed3c70;  alias, 1 drivers
v0x5569d5eba7b0_0 .net "dwb_dat_o", 31 0, L_0x5569d5ed1140;  alias, 1 drivers
v0x5569d5eba890_0 .var "dwb_dat_reg", 31 0;
v0x5569d5eba970_0 .net "dwb_err_i", 0 0, L_0x7fb98d19c720;  alias, 1 drivers
v0x5569d5ebaa30_0 .net "dwb_sel_o", 3 0, L_0x5569d5ed1310;  alias, 1 drivers
v0x5569d5ebab10_0 .var "dwb_sel_reg", 3 0;
v0x5569d5ebabf0_0 .net "dwb_stb_o", 0 0, L_0x5569d5ed0f80;  alias, 1 drivers
v0x5569d5ebacb0_0 .var "dwb_stb_reg", 0 0;
v0x5569d5ebad70_0 .net "dwb_we_o", 0 0, L_0x5569d5ed1200;  alias, 1 drivers
v0x5569d5ebae30_0 .var "dwb_we_reg", 0 0;
v0x5569d5ebaef0_0 .net "funct3", 2 0, L_0x5569d5ed2ac0;  1 drivers
v0x5569d5ebafe0_0 .net "funct7", 6 0, L_0x5569d5ed2bb0;  1 drivers
v0x5569d5ebb0b0_0 .net "immediate", 31 0, v0x5569d5eb70c0_0;  1 drivers
v0x5569d5ebb180_0 .var "instruction", 31 0;
v0x5569d5ebb460_0 .net "interrupts", 31 0, L_0x7fb98d19c2a0;  alias, 1 drivers
v0x5569d5ebb520_0 .net "is_branch", 0 0, v0x5569d5eb72d0_0;  1 drivers
v0x5569d5ebb5f0_0 .net "is_jump", 0 0, v0x5569d5eb7390_0;  1 drivers
v0x5569d5ebb6c0_0 .net "is_system", 0 0, v0x5569d5eb7450_0;  1 drivers
v0x5569d5ebb790_0 .net "iwb_ack_i", 0 0, L_0x5569d5ed3610;  alias, 1 drivers
v0x5569d5ebb830_0 .net "iwb_adr_o", 31 0, L_0x5569d5ed0e00;  alias, 1 drivers
v0x5569d5ebb8d0_0 .net "iwb_cyc_o", 0 0, L_0x5569d5ed0c80;  alias, 1 drivers
v0x5569d5ebb990_0 .var "iwb_cyc_reg", 0 0;
v0x5569d5ebba50_0 .net "iwb_dat_i", 31 0, L_0x5569d5ed3440;  alias, 1 drivers
v0x5569d5ebbb30_0 .net "iwb_stb_o", 0 0, L_0x5569d5ed0d40;  alias, 1 drivers
v0x5569d5ebbbf0_0 .var "iwb_stb_reg", 0 0;
v0x5569d5ebbcb0_0 .net "mem_read", 0 0, v0x5569d5eb75a0_0;  1 drivers
v0x5569d5ebbd80_0 .net "mem_write", 0 0, v0x5569d5eb7660_0;  1 drivers
v0x5569d5ebbe50_0 .net "opcode", 6 0, L_0x5569d5ed29d0;  1 drivers
v0x5569d5ebbf20_0 .var "pc", 31 0;
v0x5569d5ebbfc0_0 .net "rd_addr", 4 0, L_0x5569d5ed2e70;  1 drivers
v0x5569d5ebc080_0 .net "rd_data", 31 0, L_0x5569d5ed18d0;  1 drivers
v0x5569d5ebc140_0 .net "rd_wen", 0 0, L_0x5569d5ed1da0;  1 drivers
v0x5569d5ebc210_0 .net "reg_write", 0 0, v0x5569d5eb78e0_0;  1 drivers
v0x5569d5ebc2e0_0 .net "rs1_addr", 4 0, L_0x5569d5ed2d30;  1 drivers
v0x5569d5ebc3d0_0 .net "rs1_data", 31 0, L_0x5569d5ed2210;  1 drivers
v0x5569d5ebc470_0 .net "rs2_addr", 4 0, L_0x5569d5ed2dd0;  1 drivers
v0x5569d5ebc560_0 .net "rs2_data", 31 0, L_0x5569d5ed2660;  1 drivers
v0x5569d5ebc600_0 .net "rst_n", 0 0, v0x5569d5ebe9b0_0;  1 drivers
v0x5569d5ebc6d0_0 .var "state", 2 0;
L_0x5569d5ed13d0 .cmp/eq 7, L_0x5569d5ed29d0, L_0x7fb98d19c2e8;
L_0x5569d5ed1510 .functor MUXZ 32, L_0x5569d5ed2210, v0x5569d5ebbf20_0, L_0x5569d5ed13d0, C4<>;
L_0x5569d5ed16f0 .functor MUXZ 32, L_0x5569d5ed2660, v0x5569d5eb70c0_0, v0x5569d5eb6e50_0, C4<>;
L_0x5569d5ed18d0 .functor MUXZ 32, v0x5569d5eb9ef0_0, L_0x5569d5ed3c70, v0x5569d5eb75a0_0, C4<>;
L_0x5569d5ed1a60 .cmp/eq 3, v0x5569d5ebc6d0_0, L_0x7fb98d19c330;
L_0x5569d5ed1cc0 .reduce/nor v0x5569d5eb72d0_0;
S_0x5569d5eb6030 .scope module, "alu_inst" "alu" 3 303, 4 3 0, S_0x5569d5eb5a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7fb98d19c528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb6280_0 .net/2u *"_ivl_0", 31 0, L_0x7fb98d19c528;  1 drivers
v0x5569d5eb6380_0 .net "alu_op", 3 0, v0x5569d5eb6d70_0;  alias, 1 drivers
v0x5569d5eb6460_0 .net "operand_a", 31 0, L_0x5569d5ed1510;  alias, 1 drivers
v0x5569d5eb6550_0 .net "operand_b", 31 0, L_0x5569d5ed16f0;  alias, 1 drivers
v0x5569d5eb6630_0 .var "result", 31 0;
v0x5569d5eb6760_0 .net "zero", 0 0, L_0x5569d5ed2840;  alias, 1 drivers
E_0x5569d5e97450 .event anyedge, v0x5569d5eb6380_0, v0x5569d5eb6460_0, v0x5569d5eb6550_0;
L_0x5569d5ed2840 .cmp/eq 32, v0x5569d5eb6630_0, L_0x7fb98d19c528;
S_0x5569d5eb68c0 .scope module, "decoder_inst" "decoder" 3 312, 5 3 0, S_0x5569d5eb5a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 3 "funct3";
    .port_info 3 /OUTPUT 7 "funct7";
    .port_info 4 /OUTPUT 5 "rs1_addr";
    .port_info 5 /OUTPUT 5 "rs2_addr";
    .port_info 6 /OUTPUT 5 "rd_addr";
    .port_info 7 /OUTPUT 32 "immediate";
    .port_info 8 /OUTPUT 4 "alu_op";
    .port_info 9 /OUTPUT 1 "alu_src_imm";
    .port_info 10 /OUTPUT 1 "mem_read";
    .port_info 11 /OUTPUT 1 "mem_write";
    .port_info 12 /OUTPUT 1 "reg_write";
    .port_info 13 /OUTPUT 1 "is_branch";
    .port_info 14 /OUTPUT 1 "is_jump";
    .port_info 15 /OUTPUT 1 "is_system";
v0x5569d5eb6d70_0 .var "alu_op", 3 0;
v0x5569d5eb6e50_0 .var "alu_src_imm", 0 0;
v0x5569d5eb6ef0_0 .net "funct3", 2 0, L_0x5569d5ed2ac0;  alias, 1 drivers
v0x5569d5eb6fe0_0 .net "funct7", 6 0, L_0x5569d5ed2bb0;  alias, 1 drivers
v0x5569d5eb70c0_0 .var "immediate", 31 0;
v0x5569d5eb71f0_0 .net "instruction", 31 0, v0x5569d5ebb180_0;  1 drivers
v0x5569d5eb72d0_0 .var "is_branch", 0 0;
v0x5569d5eb7390_0 .var "is_jump", 0 0;
v0x5569d5eb7450_0 .var "is_system", 0 0;
v0x5569d5eb75a0_0 .var "mem_read", 0 0;
v0x5569d5eb7660_0 .var "mem_write", 0 0;
v0x5569d5eb7720_0 .net "opcode", 6 0, L_0x5569d5ed29d0;  alias, 1 drivers
v0x5569d5eb7800_0 .net "rd_addr", 4 0, L_0x5569d5ed2e70;  alias, 1 drivers
v0x5569d5eb78e0_0 .var "reg_write", 0 0;
v0x5569d5eb79a0_0 .net "rs1_addr", 4 0, L_0x5569d5ed2d30;  alias, 1 drivers
v0x5569d5eb7a80_0 .net "rs2_addr", 4 0, L_0x5569d5ed2dd0;  alias, 1 drivers
E_0x5569d5e97490 .event anyedge, v0x5569d5eb7720_0, v0x5569d5eb6ef0_0, v0x5569d5eb71f0_0, v0x5569d5eb6fe0_0;
E_0x5569d5eb6d10 .event anyedge, v0x5569d5eb7720_0, v0x5569d5eb71f0_0;
L_0x5569d5ed29d0 .part v0x5569d5ebb180_0, 0, 7;
L_0x5569d5ed2ac0 .part v0x5569d5ebb180_0, 12, 3;
L_0x5569d5ed2bb0 .part v0x5569d5ebb180_0, 25, 7;
L_0x5569d5ed2d30 .part v0x5569d5ebb180_0, 15, 5;
L_0x5569d5ed2dd0 .part v0x5569d5ebb180_0, 20, 5;
L_0x5569d5ed2e70 .part v0x5569d5ebb180_0, 7, 5;
S_0x5569d5eb7df0 .scope module, "regfile_inst" "regfile" 3 290, 6 2 0, S_0x5569d5eb5a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 5 "rd_addr";
    .port_info 7 /INPUT 32 "rd_data";
    .port_info 8 /INPUT 1 "rd_wen";
L_0x7fb98d19c378 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb8110_0 .net/2u *"_ivl_0", 4 0, L_0x7fb98d19c378;  1 drivers
L_0x7fb98d19c408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb8210_0 .net *"_ivl_11", 1 0, L_0x7fb98d19c408;  1 drivers
L_0x7fb98d19c450 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb82f0_0 .net/2u *"_ivl_14", 4 0, L_0x7fb98d19c450;  1 drivers
v0x5569d5eb83e0_0 .net *"_ivl_16", 0 0, L_0x5569d5ed23a0;  1 drivers
L_0x7fb98d19c498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb84a0_0 .net/2u *"_ivl_18", 31 0, L_0x7fb98d19c498;  1 drivers
v0x5569d5eb85d0_0 .net *"_ivl_2", 0 0, L_0x5569d5ed1f00;  1 drivers
v0x5569d5eb8690_0 .net *"_ivl_20", 31 0, L_0x5569d5ed2490;  1 drivers
v0x5569d5eb8770_0 .net *"_ivl_22", 6 0, L_0x5569d5ed2570;  1 drivers
L_0x7fb98d19c4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb8850_0 .net *"_ivl_25", 1 0, L_0x7fb98d19c4e0;  1 drivers
L_0x7fb98d19c3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569d5eb8930_0 .net/2u *"_ivl_4", 31 0, L_0x7fb98d19c3c0;  1 drivers
v0x5569d5eb8a10_0 .net *"_ivl_6", 31 0, L_0x5569d5ed1ff0;  1 drivers
v0x5569d5eb8af0_0 .net *"_ivl_8", 6 0, L_0x5569d5ed2090;  1 drivers
v0x5569d5eb8bd0_0 .net "clk", 0 0, v0x5569d5ebd7d0_0;  alias, 1 drivers
v0x5569d5eb8c90_0 .var/i "i", 31 0;
v0x5569d5eb8d70_0 .net "rd_addr", 4 0, L_0x5569d5ed2e70;  alias, 1 drivers
v0x5569d5eb8e30_0 .net "rd_data", 31 0, L_0x5569d5ed18d0;  alias, 1 drivers
v0x5569d5eb8ef0_0 .net "rd_wen", 0 0, L_0x5569d5ed1da0;  alias, 1 drivers
v0x5569d5eb90c0 .array "registers", 31 0, 31 0;
v0x5569d5eb9180_0 .net "rs1_addr", 4 0, L_0x5569d5ed2d30;  alias, 1 drivers
v0x5569d5eb9270_0 .net "rs1_data", 31 0, L_0x5569d5ed2210;  alias, 1 drivers
v0x5569d5eb9330_0 .net "rs2_addr", 4 0, L_0x5569d5ed2dd0;  alias, 1 drivers
v0x5569d5eb9420_0 .net "rs2_data", 31 0, L_0x5569d5ed2660;  alias, 1 drivers
v0x5569d5eb94e0_0 .net "rst_n", 0 0, v0x5569d5ebe9b0_0;  alias, 1 drivers
E_0x5569d5eb80b0/0 .event negedge, v0x5569d5eb94e0_0;
E_0x5569d5eb80b0/1 .event posedge, v0x5569d5eb8bd0_0;
E_0x5569d5eb80b0 .event/or E_0x5569d5eb80b0/0, E_0x5569d5eb80b0/1;
L_0x5569d5ed1f00 .cmp/eq 5, L_0x5569d5ed2d30, L_0x7fb98d19c378;
L_0x5569d5ed1ff0 .array/port v0x5569d5eb90c0, L_0x5569d5ed2090;
L_0x5569d5ed2090 .concat [ 5 2 0 0], L_0x5569d5ed2d30, L_0x7fb98d19c408;
L_0x5569d5ed2210 .functor MUXZ 32, L_0x5569d5ed1ff0, L_0x7fb98d19c3c0, L_0x5569d5ed1f00, C4<>;
L_0x5569d5ed23a0 .cmp/eq 5, L_0x5569d5ed2dd0, L_0x7fb98d19c450;
L_0x5569d5ed2490 .array/port v0x5569d5eb90c0, L_0x5569d5ed2570;
L_0x5569d5ed2570 .concat [ 5 2 0 0], L_0x5569d5ed2dd0, L_0x7fb98d19c4e0;
L_0x5569d5ed2660 .functor MUXZ 32, L_0x5569d5ed2490, L_0x7fb98d19c498, L_0x5569d5ed23a0, C4<>;
    .scope S_0x5569d5e76420;
T_0 ;
    %wait E_0x5569d5e97410;
    %load/vec4 v0x5569d5eb1970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569d5eb1230_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5569d5eb1230_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5569d5eb1230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569d5eb1550, 0, 4;
    %load/vec4 v0x5569d5eb1230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5569d5eb1230_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5569d5eb1490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x5569d5eb1310_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5569d5eb13d0_0;
    %load/vec4 v0x5569d5eb1310_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569d5eb1550, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5569d5e57de0;
T_1 ;
    %wait E_0x5569d5dec160;
    %load/vec4 v0x5569d5e7c420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5569d5e50db0_0, 0, 32;
    %jmp T_1.11;
T_1.0 ;
    %load/vec4 v0x5569d5e73b20_0;
    %load/vec4 v0x5569d5e73bc0_0;
    %add;
    %store/vec4 v0x5569d5e50db0_0, 0, 32;
    %jmp T_1.11;
T_1.1 ;
    %load/vec4 v0x5569d5e73b20_0;
    %load/vec4 v0x5569d5e73bc0_0;
    %sub;
    %store/vec4 v0x5569d5e50db0_0, 0, 32;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v0x5569d5e73b20_0;
    %load/vec4 v0x5569d5e73bc0_0;
    %and;
    %store/vec4 v0x5569d5e50db0_0, 0, 32;
    %jmp T_1.11;
T_1.3 ;
    %load/vec4 v0x5569d5e73b20_0;
    %load/vec4 v0x5569d5e73bc0_0;
    %or;
    %store/vec4 v0x5569d5e50db0_0, 0, 32;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v0x5569d5e73b20_0;
    %load/vec4 v0x5569d5e73bc0_0;
    %xor;
    %store/vec4 v0x5569d5e50db0_0, 0, 32;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v0x5569d5e73b20_0;
    %load/vec4 v0x5569d5e73bc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5569d5e50db0_0, 0, 32;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0x5569d5e73b20_0;
    %load/vec4 v0x5569d5e73bc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5569d5e50db0_0, 0, 32;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x5569d5e73b20_0;
    %load/vec4 v0x5569d5e73bc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5569d5e50db0_0, 0, 32;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x5569d5e73b20_0;
    %load/vec4 v0x5569d5e73bc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %store/vec4 v0x5569d5e50db0_0, 0, 32;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x5569d5e73b20_0;
    %load/vec4 v0x5569d5e73bc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v0x5569d5e50db0_0, 0, 32;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5569d5e581c0;
T_2 ;
    %wait E_0x5569d5db93b0;
    %load/vec4 v0x5569d5eaff50_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569d5eaf980_0, 0, 32;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5569d5eaf980_0, 0, 32;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5569d5eaf980_0, 0, 32;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5569d5eaf980_0, 0, 32;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5569d5eaf980_0, 0, 32;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eaf980_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5569d5eaf980_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5569d5eaf980_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eaf980_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5569d5e581c0;
T_3 ;
    %wait E_0x5569d5dec410;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eaf740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eafdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eafe90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eb0110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eafb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eafc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eafd10_0, 0, 1;
    %load/vec4 v0x5569d5eaff50_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.11;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eaf740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb0110_0, 0, 1;
    %load/vec4 v0x5569d5eaf7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v0x5569d5eafab0_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_3.21, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_3.22, 8;
T_3.21 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_3.22, 8;
 ; End of false expr.
    %blend;
T_3.22;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
    %jmp T_3.11;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eaf740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb0110_0, 0, 1;
    %load/vec4 v0x5569d5eaf7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.23 ;
    %load/vec4 v0x5569d5eaf8a0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %jmp T_3.31;
T_3.28 ;
    %load/vec4 v0x5569d5eaf8a0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.34, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_3.35, 8;
T_3.34 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_3.35, 8;
 ; End of false expr.
    %blend;
T_3.35;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.11;
T_3.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eaf740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eafdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb0110_0, 0, 1;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eaf740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eafe90_0, 0, 1;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eafb90_0, 0, 1;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eaf740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eafc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb0110_0, 0, 1;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eaf740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eafc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb0110_0, 0, 1;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eaf740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb0110_0, 0, 1;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569d5e8d500_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eaf740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb0110_0, 0, 1;
    %jmp T_3.11;
T_3.9 ;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5569d5e56df0;
T_4 ;
    %wait E_0x5569d5e97410;
    %load/vec4 v0x5569d5eb4770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5569d5eb4090_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5569d5eb4840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5eb3b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5eb3d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5eb2990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5eb3030_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5569d5eb4840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569d5eb3b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569d5eb3d60_0, 0;
    %load/vec4 v0x5569d5eb3900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x5569d5eb3bc0_0;
    %assign/vec4 v0x5569d5eb3500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5eb3b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5eb3d60_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5569d5eb4840_0, 0;
T_4.8 ;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5569d5eb4840_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x5569d5eb22b0_0;
    %assign/vec4 v0x5569d5eb2380_0, 0;
    %load/vec4 v0x5569d5eb3e20_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.12, 8;
    %load/vec4 v0x5569d5eb3ef0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.12;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5569d5eb4840_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5569d5eb4840_0, 0;
T_4.11 ;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x5569d5eb3e20_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.15, 8;
    %load/vec4 v0x5569d5eb3ef0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.15;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569d5eb2990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569d5eb3030_0, 0;
    %load/vec4 v0x5569d5eb2380_0;
    %assign/vec4 v0x5569d5eb27f0_0, 0;
    %load/vec4 v0x5569d5eb3ef0_0;
    %assign/vec4 v0x5569d5eb31b0_0, 0;
    %load/vec4 v0x5569d5eb3ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v0x5569d5eb46d0_0;
    %assign/vec4 v0x5569d5eb2c10_0, 0;
    %load/vec4 v0x5569d5eb3270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5569d5eb2e90_0, 0;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x5569d5eb2380_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5569d5eb2e90_0, 0;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 3, 0, 4;
    %load/vec4 v0x5569d5eb2380_0;
    %parti/s 1, 1, 2;
    %concati/vec4 0, 0, 1;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5569d5eb2e90_0, 0;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5569d5eb2e90_0, 0;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.17;
T_4.16 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5569d5eb2e90_0, 0;
T_4.17 ;
    %load/vec4 v0x5569d5eb26b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5eb2990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5eb3030_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5569d5eb4840_0, 0;
T_4.23 ;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5569d5eb4840_0, 0;
T_4.14 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5569d5eb3760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %load/vec4 v0x5569d5eb3fc0_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_4.27, 4;
    %load/vec4 v0x5569d5eb4090_0;
    %load/vec4 v0x5569d5eb3430_0;
    %add;
    %assign/vec4 v0x5569d5eb4090_0, 0;
    %jmp T_4.28;
T_4.27 ;
    %load/vec4 v0x5569d5eb4540_0;
    %load/vec4 v0x5569d5eb3430_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %assign/vec4 v0x5569d5eb4090_0, 0;
T_4.28 ;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v0x5569d5eb3690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.29, 8;
    %load/vec4 v0x5569d5eb3270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %load/vec4 v0x5569d5eb4090_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5569d5eb4090_0, 0;
    %jmp T_4.38;
T_4.31 ;
    %load/vec4 v0x5569d5eb2510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.39, 8;
    %load/vec4 v0x5569d5eb4090_0;
    %load/vec4 v0x5569d5eb3430_0;
    %add;
    %assign/vec4 v0x5569d5eb4090_0, 0;
    %jmp T_4.40;
T_4.39 ;
    %load/vec4 v0x5569d5eb4090_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5569d5eb4090_0, 0;
T_4.40 ;
    %jmp T_4.38;
T_4.32 ;
    %load/vec4 v0x5569d5eb2510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.41, 8;
    %load/vec4 v0x5569d5eb4090_0;
    %load/vec4 v0x5569d5eb3430_0;
    %add;
    %assign/vec4 v0x5569d5eb4090_0, 0;
    %jmp T_4.42;
T_4.41 ;
    %load/vec4 v0x5569d5eb4090_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5569d5eb4090_0, 0;
T_4.42 ;
    %jmp T_4.38;
T_4.33 ;
    %load/vec4 v0x5569d5eb22b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.43, 8;
    %load/vec4 v0x5569d5eb4090_0;
    %load/vec4 v0x5569d5eb3430_0;
    %add;
    %assign/vec4 v0x5569d5eb4090_0, 0;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x5569d5eb4090_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5569d5eb4090_0, 0;
T_4.44 ;
    %jmp T_4.38;
T_4.34 ;
    %load/vec4 v0x5569d5eb22b0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.45, 8;
    %load/vec4 v0x5569d5eb4090_0;
    %load/vec4 v0x5569d5eb3430_0;
    %add;
    %assign/vec4 v0x5569d5eb4090_0, 0;
    %jmp T_4.46;
T_4.45 ;
    %load/vec4 v0x5569d5eb4090_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5569d5eb4090_0, 0;
T_4.46 ;
    %jmp T_4.38;
T_4.35 ;
    %load/vec4 v0x5569d5eb22b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.47, 8;
    %load/vec4 v0x5569d5eb4090_0;
    %load/vec4 v0x5569d5eb3430_0;
    %add;
    %assign/vec4 v0x5569d5eb4090_0, 0;
    %jmp T_4.48;
T_4.47 ;
    %load/vec4 v0x5569d5eb4090_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5569d5eb4090_0, 0;
T_4.48 ;
    %jmp T_4.38;
T_4.36 ;
    %load/vec4 v0x5569d5eb22b0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.49, 8;
    %load/vec4 v0x5569d5eb4090_0;
    %load/vec4 v0x5569d5eb3430_0;
    %add;
    %assign/vec4 v0x5569d5eb4090_0, 0;
    %jmp T_4.50;
T_4.49 ;
    %load/vec4 v0x5569d5eb4090_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5569d5eb4090_0, 0;
T_4.50 ;
    %jmp T_4.38;
T_4.38 ;
    %pop/vec4 1;
    %jmp T_4.30;
T_4.29 ;
    %load/vec4 v0x5569d5eb4090_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5569d5eb4090_0, 0;
T_4.30 ;
T_4.26 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5569d5eb4840_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5569d5e78b50;
T_5 ;
    %vpi_call 2 116 "$display", "\000" {0 0 0};
    %vpi_call 2 117 "$display", "=================================================================" {0 0 0};
    %vpi_call 2 118 "$display", "INFO: custom_core_wrapper - Approach 2 (Simple Passthrough)" {0 0 0};
    %vpi_call 2 119 "$display", "=================================================================" {0 0 0};
    %vpi_call 2 120 "$display", "This wrapper uses DIRECT WISHBONE passthrough." {0 0 0};
    %vpi_call 2 121 "$display", "\000" {0 0 0};
    %vpi_call 2 122 "$display", "Advantages:" {0 0 0};
    %vpi_call 2 123 "$display", "  - No protocol conversion needed" {0 0 0};
    %vpi_call 2 124 "$display", "  - Just ~5 lines of wire connections" {0 0 0};
    %vpi_call 2 125 "$display", "  - Clean and easy to understand" {0 0 0};
    %vpi_call 2 126 "$display", "  - Zero latency overhead" {0 0 0};
    %vpi_call 2 127 "$display", "\000" {0 0 0};
    %vpi_call 2 128 "$display", "The core (custom_riscv_core.v) uses native Wishbone," {0 0 0};
    %vpi_call 2 129 "$display", "so this wrapper is just a passthrough module." {0 0 0};
    %vpi_call 2 130 "$display", "=================================================================" {0 0 0};
    %vpi_call 2 131 "$display", "\000" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5569d5eb7df0;
T_6 ;
    %wait E_0x5569d5eb80b0;
    %load/vec4 v0x5569d5eb94e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569d5eb8c90_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x5569d5eb8c90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5569d5eb8c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569d5eb90c0, 0, 4;
    %load/vec4 v0x5569d5eb8c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5569d5eb8c90_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5569d5eb8ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0x5569d5eb8d70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5569d5eb8e30_0;
    %load/vec4 v0x5569d5eb8d70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569d5eb90c0, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5569d5eb6030;
T_7 ;
    %wait E_0x5569d5e97450;
    %load/vec4 v0x5569d5eb6380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5569d5eb6630_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v0x5569d5eb6460_0;
    %load/vec4 v0x5569d5eb6550_0;
    %add;
    %store/vec4 v0x5569d5eb6630_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v0x5569d5eb6460_0;
    %load/vec4 v0x5569d5eb6550_0;
    %sub;
    %store/vec4 v0x5569d5eb6630_0, 0, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v0x5569d5eb6460_0;
    %load/vec4 v0x5569d5eb6550_0;
    %and;
    %store/vec4 v0x5569d5eb6630_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v0x5569d5eb6460_0;
    %load/vec4 v0x5569d5eb6550_0;
    %or;
    %store/vec4 v0x5569d5eb6630_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v0x5569d5eb6460_0;
    %load/vec4 v0x5569d5eb6550_0;
    %xor;
    %store/vec4 v0x5569d5eb6630_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v0x5569d5eb6460_0;
    %load/vec4 v0x5569d5eb6550_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5569d5eb6630_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0x5569d5eb6460_0;
    %load/vec4 v0x5569d5eb6550_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5569d5eb6630_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v0x5569d5eb6460_0;
    %load/vec4 v0x5569d5eb6550_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5569d5eb6630_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v0x5569d5eb6460_0;
    %load/vec4 v0x5569d5eb6550_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v0x5569d5eb6630_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0x5569d5eb6460_0;
    %load/vec4 v0x5569d5eb6550_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v0x5569d5eb6630_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5569d5eb68c0;
T_8 ;
    %wait E_0x5569d5eb6d10;
    %load/vec4 v0x5569d5eb7720_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569d5eb70c0_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5569d5eb70c0_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5569d5eb70c0_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5569d5eb70c0_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5569d5eb70c0_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eb70c0_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5569d5eb70c0_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5569d5eb70c0_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eb70c0_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5569d5eb68c0;
T_9 ;
    %wait E_0x5569d5e97490;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eb6e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eb75a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eb7660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eb78e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eb72d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eb7390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eb7450_0, 0, 1;
    %load/vec4 v0x5569d5eb7720_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.11;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb6e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb78e0_0, 0, 1;
    %load/vec4 v0x5569d5eb6ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %jmp T_9.20;
T_9.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %jmp T_9.20;
T_9.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %jmp T_9.20;
T_9.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %jmp T_9.20;
T_9.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %jmp T_9.20;
T_9.16 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %jmp T_9.20;
T_9.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %jmp T_9.20;
T_9.18 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %jmp T_9.20;
T_9.19 ;
    %load/vec4 v0x5569d5eb71f0_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_9.21, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_9.22, 8;
T_9.21 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_9.22, 8;
 ; End of false expr.
    %blend;
T_9.22;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %jmp T_9.20;
T_9.20 ;
    %pop/vec4 1;
    %jmp T_9.11;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5eb6e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb78e0_0, 0, 1;
    %load/vec4 v0x5569d5eb6ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %jmp T_9.31;
T_9.23 ;
    %load/vec4 v0x5569d5eb6fe0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_9.32, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_9.33, 8;
T_9.32 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_9.33, 8;
 ; End of false expr.
    %blend;
T_9.33;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %jmp T_9.31;
T_9.24 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %jmp T_9.31;
T_9.25 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %jmp T_9.31;
T_9.26 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %jmp T_9.31;
T_9.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %jmp T_9.31;
T_9.28 ;
    %load/vec4 v0x5569d5eb6fe0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_9.34, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_9.35, 8;
T_9.34 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_9.35, 8;
 ; End of false expr.
    %blend;
T_9.35;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %jmp T_9.31;
T_9.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %jmp T_9.31;
T_9.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %jmp T_9.31;
T_9.31 ;
    %pop/vec4 1;
    %jmp T_9.11;
T_9.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb6e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb75a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb78e0_0, 0, 1;
    %jmp T_9.11;
T_9.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb6e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb7660_0, 0, 1;
    %jmp T_9.11;
T_9.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb72d0_0, 0, 1;
    %jmp T_9.11;
T_9.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb6e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb7390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb78e0_0, 0, 1;
    %jmp T_9.11;
T_9.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb6e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb7390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb78e0_0, 0, 1;
    %jmp T_9.11;
T_9.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb6e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb78e0_0, 0, 1;
    %jmp T_9.11;
T_9.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569d5eb6d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb6e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5eb78e0_0, 0, 1;
    %jmp T_9.11;
T_9.9 ;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5569d5eb5a00;
T_10 ;
    %wait E_0x5569d5eb80b0;
    %load/vec4 v0x5569d5ebc600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5569d5ebc6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5ebb990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5ebbbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5eba610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5ebacb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5569d5ebc6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569d5ebb990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569d5ebbbf0_0, 0;
    %load/vec4 v0x5569d5ebb790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x5569d5ebba50_0;
    %assign/vec4 v0x5569d5ebb180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5ebb990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5ebbbf0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5569d5ebc6d0_0, 0;
T_10.8 ;
    %jmp T_10.7;
T_10.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5569d5ebc6d0_0, 0;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x5569d5eb9e20_0;
    %assign/vec4 v0x5569d5eb9ef0_0, 0;
    %load/vec4 v0x5569d5ebbcb0_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.12, 8;
    %load/vec4 v0x5569d5ebbd80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.12;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5569d5ebc6d0_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5569d5ebc6d0_0, 0;
T_10.11 ;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x5569d5ebbcb0_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.15, 8;
    %load/vec4 v0x5569d5ebbd80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.15;
    %jmp/0xz  T_10.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569d5eba610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569d5ebacb0_0, 0;
    %load/vec4 v0x5569d5eb9ef0_0;
    %assign/vec4 v0x5569d5eba360_0, 0;
    %load/vec4 v0x5569d5ebbd80_0;
    %assign/vec4 v0x5569d5ebae30_0, 0;
    %load/vec4 v0x5569d5ebbd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0x5569d5ebc560_0;
    %assign/vec4 v0x5569d5eba890_0, 0;
    %load/vec4 v0x5569d5ebaef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5569d5ebab10_0, 0;
    %jmp T_10.22;
T_10.18 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x5569d5eb9ef0_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5569d5ebab10_0, 0;
    %jmp T_10.22;
T_10.19 ;
    %pushi/vec4 3, 0, 4;
    %load/vec4 v0x5569d5eb9ef0_0;
    %parti/s 1, 1, 2;
    %concati/vec4 0, 0, 1;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5569d5ebab10_0, 0;
    %jmp T_10.22;
T_10.20 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5569d5ebab10_0, 0;
    %jmp T_10.22;
T_10.22 ;
    %pop/vec4 1;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5569d5ebab10_0, 0;
T_10.17 ;
    %load/vec4 v0x5569d5eba220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5eba610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5ebacb0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5569d5ebc6d0_0, 0;
T_10.23 ;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5569d5ebc6d0_0, 0;
T_10.14 ;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x5569d5ebb5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.25, 8;
    %load/vec4 v0x5569d5ebbe50_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0x5569d5ebbf20_0;
    %load/vec4 v0x5569d5ebb0b0_0;
    %add;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
    %jmp T_10.28;
T_10.27 ;
    %load/vec4 v0x5569d5ebc3d0_0;
    %load/vec4 v0x5569d5ebb0b0_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
T_10.28 ;
    %jmp T_10.26;
T_10.25 ;
    %load/vec4 v0x5569d5ebb520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.29, 8;
    %load/vec4 v0x5569d5ebaef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.36, 6;
    %load/vec4 v0x5569d5ebbf20_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
    %jmp T_10.38;
T_10.31 ;
    %load/vec4 v0x5569d5eba080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.39, 8;
    %load/vec4 v0x5569d5ebbf20_0;
    %load/vec4 v0x5569d5ebb0b0_0;
    %add;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
    %jmp T_10.40;
T_10.39 ;
    %load/vec4 v0x5569d5ebbf20_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
T_10.40 ;
    %jmp T_10.38;
T_10.32 ;
    %load/vec4 v0x5569d5eba080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.41, 8;
    %load/vec4 v0x5569d5ebbf20_0;
    %load/vec4 v0x5569d5ebb0b0_0;
    %add;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
    %jmp T_10.42;
T_10.41 ;
    %load/vec4 v0x5569d5ebbf20_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
T_10.42 ;
    %jmp T_10.38;
T_10.33 ;
    %load/vec4 v0x5569d5eb9e20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.43, 8;
    %load/vec4 v0x5569d5ebbf20_0;
    %load/vec4 v0x5569d5ebb0b0_0;
    %add;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
    %jmp T_10.44;
T_10.43 ;
    %load/vec4 v0x5569d5ebbf20_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
T_10.44 ;
    %jmp T_10.38;
T_10.34 ;
    %load/vec4 v0x5569d5eb9e20_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.45, 8;
    %load/vec4 v0x5569d5ebbf20_0;
    %load/vec4 v0x5569d5ebb0b0_0;
    %add;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
    %jmp T_10.46;
T_10.45 ;
    %load/vec4 v0x5569d5ebbf20_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
T_10.46 ;
    %jmp T_10.38;
T_10.35 ;
    %load/vec4 v0x5569d5eb9e20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.47, 8;
    %load/vec4 v0x5569d5ebbf20_0;
    %load/vec4 v0x5569d5ebb0b0_0;
    %add;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
    %jmp T_10.48;
T_10.47 ;
    %load/vec4 v0x5569d5ebbf20_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
T_10.48 ;
    %jmp T_10.38;
T_10.36 ;
    %load/vec4 v0x5569d5eb9e20_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.49, 8;
    %load/vec4 v0x5569d5ebbf20_0;
    %load/vec4 v0x5569d5ebb0b0_0;
    %add;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
    %jmp T_10.50;
T_10.49 ;
    %load/vec4 v0x5569d5ebbf20_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
T_10.50 ;
    %jmp T_10.38;
T_10.38 ;
    %pop/vec4 1;
    %jmp T_10.30;
T_10.29 ;
    %load/vec4 v0x5569d5ebbf20_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5569d5ebbf20_0, 0;
T_10.30 ;
T_10.26 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5569d5ebc6d0_0, 0;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5569d5e59140;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5ebd7d0_0, 0, 1;
T_11.0 ;
    %delay 10000, 0;
    %load/vec4 v0x5569d5ebd7d0_0;
    %inv;
    %store/vec4 v0x5569d5ebd7d0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x5569d5e59140;
T_12 ;
    %wait E_0x5569d5eb80b0;
    %load/vec4 v0x5569d5ebe9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5ebe180_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5569d5ebe740_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.5, 10;
    %load/vec4 v0x5569d5ebe8e0_0;
    %and;
T_12.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x5569d5ebe180_0;
    %nor/r;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0 T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.3, 8;
T_12.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.3, 8;
 ; End of false expr.
    %blend;
T_12.3;
    %assign/vec4 v0x5569d5ebe180_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5569d5e59140;
T_13 ;
    %wait E_0x5569d5eb80b0;
    %load/vec4 v0x5569d5ebe9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5ebd930_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5569d5ebdb30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.5, 10;
    %load/vec4 v0x5569d5ebdf40_0;
    %and;
T_13.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0x5569d5ebd930_0;
    %nor/r;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569d5ebd930_0, 0;
    %load/vec4 v0x5569d5ebe010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.8, 9;
    %load/vec4 v0x5569d5ebda90_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_13.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x5569d5ebde70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %load/vec4 v0x5569d5ebdcd0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5569d5ebda90_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569d5ebd870, 0, 4;
T_13.9 ;
    %load/vec4 v0x5569d5ebde70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %load/vec4 v0x5569d5ebdcd0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5569d5ebda90_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569d5ebd870, 4, 5;
T_13.11 ;
    %load/vec4 v0x5569d5ebde70_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %load/vec4 v0x5569d5ebdcd0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5569d5ebda90_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569d5ebd870, 4, 5;
T_13.13 ;
    %load/vec4 v0x5569d5ebde70_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %load/vec4 v0x5569d5ebdcd0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5569d5ebda90_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569d5ebd870, 4, 5;
T_13.15 ;
T_13.6 ;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569d5ebd930_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5569d5e59140;
T_14 ;
    %pushi/vec4 268436883, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 1049235, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 5611555, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 2097811, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 5612067, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 3146387, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 5612579, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 4194963, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 5613091, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 5243539, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 5613603, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 1299, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 369411, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 6620467, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 4563715, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 6620467, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 8758019, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 6620467, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 12952323, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 6620467, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 17146627, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 6620467, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 301991443, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 179307155, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 5640227, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 398083, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 6620467, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 318768787, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 10486419, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 5668899, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 426755, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 6620467, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %pushi/vec4 34, 0, 32;
    %store/vec4 v0x5569d5ebe220_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x5569d5ebe220_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x5569d5ebe220_0;
    %store/vec4a v0x5569d5ebe0e0, 4, 0;
    %load/vec4 v0x5569d5ebe220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5569d5ebe220_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569d5ebe220_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x5569d5ebe220_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5569d5ebe220_0;
    %store/vec4a v0x5569d5ebd870, 4, 0;
    %load/vec4 v0x5569d5ebe220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5569d5ebe220_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .thread T_14;
    .scope S_0x5569d5e59140;
T_15 ;
    %vpi_call 7 118 "$dumpfile", "build/c_memory.vcd" {0 0 0};
    %vpi_call 7 119 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5569d5e59140 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569d5ebe9b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569d5ebe9b0_0, 0, 1;
    %vpi_call 7 125 "$display", "\000" {0 0 0};
    %vpi_call 7 126 "$display", "========================================================================" {0 0 0};
    %vpi_call 7 127 "$display", "PHASE 4 MILESTONE: Memory Access from Compiled C Code" {0 0 0};
    %vpi_call 7 128 "$display", "========================================================================" {0 0 0};
    %vpi_call 7 129 "$display", "\000" {0 0 0};
    %vpi_call 7 130 "$display", "Program: Compiled from C using GCC for RV32I" {0 0 0};
    %vpi_call 7 131 "$display", "Tests: Word/Halfword/Byte Load/Store, Wishbone bus interface" {0 0 0};
    %vpi_call 7 132 "$display", "\000" {0 0 0};
    %vpi_call 7 133 "$display", "Operations:" {0 0 0};
    %vpi_call 7 134 "$display", "  1. Store words: 1, 2, 3, 4, 5 (SW)" {0 0 0};
    %vpi_call 7 135 "$display", "  2. Load words and sum (LW)" {0 0 0};
    %vpi_call 7 136 "$display", "  3. Store and load halfword: 0xAB = 171 (SH/LH)" {0 0 0};
    %vpi_call 7 137 "$display", "  4. Store and load byte: 10 (SB/LB)" {0 0 0};
    %vpi_call 7 138 "$display", "\000" {0 0 0};
    %vpi_call 7 139 "$display", "Expected result: 1+2+3+4+5+171+10 = 196 in a0" {0 0 0};
    %vpi_call 7 140 "$display", "\000" {0 0 0};
    %vpi_call 7 141 "$display", "Running program..." {0 0 0};
    %vpi_call 7 142 "$display", "\000" {0 0 0};
    %delay 10000000, 0;
    %vpi_call 7 147 "$display", "\000" {0 0 0};
    %vpi_call 7 148 "$display", "========================================================================" {0 0 0};
    %vpi_call 7 149 "$display", "Results" {0 0 0};
    %vpi_call 7 150 "$display", "========================================================================" {0 0 0};
    %vpi_call 7 151 "$display", "\000" {0 0 0};
    %vpi_call 7 152 "$display", "Result (a0/x10): %0d (expected: 196)", &A<v0x5569d5eb90c0, 10> {0 0 0};
    %vpi_call 7 153 "$display", "\000" {0 0 0};
    %vpi_call 7 156 "$display", "Data Memory Contents:" {0 0 0};
    %vpi_call 7 157 "$display", "  dmem[0x40] (word 64, addr 0x100): 0x%h (expected: 0x00000001)", &A<v0x5569d5ebd870, 64> {0 0 0};
    %vpi_call 7 158 "$display", "  dmem[0x41] (word 65, addr 0x104): 0x%h (expected: 0x00000002)", &A<v0x5569d5ebd870, 65> {0 0 0};
    %vpi_call 7 159 "$display", "  dmem[0x42] (word 66, addr 0x108): 0x%h (expected: 0x00000003)", &A<v0x5569d5ebd870, 66> {0 0 0};
    %vpi_call 7 160 "$display", "  dmem[0x43] (word 67, addr 0x10C): 0x%h (expected: 0x00000004)", &A<v0x5569d5ebd870, 67> {0 0 0};
    %vpi_call 7 161 "$display", "  dmem[0x44] (word 68, addr 0x110): 0x%h (expected: 0x00000005)", &A<v0x5569d5ebd870, 68> {0 0 0};
    %vpi_call 7 162 "$display", "  dmem[0x48] (word 72, addr 0x120): 0x%h (expected: 0x000000AB halfword)", &A<v0x5569d5ebd870, 72> {0 0 0};
    %vpi_call 7 163 "$display", "  dmem[0x4C] (word 76, addr 0x130): 0x%h (expected: 0x0000000A byte)", &A<v0x5569d5ebd870, 76> {0 0 0};
    %vpi_call 7 164 "$display", "\000" {0 0 0};
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5569d5eb90c0, 4;
    %cmpi/e 196, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.8, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5569d5ebd870, 4;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.8;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_15.7, 14;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5569d5ebd870, 4;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.7;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_15.6, 13;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5569d5ebd870, 4;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.6;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_15.5, 12;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5569d5ebd870, 4;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.5;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_15.4, 11;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5569d5ebd870, 4;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.3, 10;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5569d5ebd870, 4;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pushi/vec4 171, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5569d5ebd870, 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %vpi_call 7 174 "$display", "*** PHASE 4 MILESTONE PASSED! ***" {0 0 0};
    %vpi_call 7 175 "$display", "\000" {0 0 0};
    %vpi_call 7 176 "$display", "Your core successfully executed:" {0 0 0};
    %vpi_call 7 177 "$display", "  - Word load/store (LW/SW)" {0 0 0};
    %vpi_call 7 178 "$display", "  - Halfword load/store (LH/SH)" {0 0 0};
    %vpi_call 7 179 "$display", "  - Byte load/store (LB/SB)" {0 0 0};
    %vpi_call 7 180 "$display", "  - Wishbone bus transactions" {0 0 0};
    %vpi_call 7 181 "$display", "  - Byte-select write operations" {0 0 0};
    %vpi_call 7 182 "$display", "\000" {0 0 0};
    %vpi_call 7 183 "$display", "Memory result = %0d (CORRECT!)", &A<v0x5569d5eb90c0, 10> {0 0 0};
    %jmp T_15.1;
T_15.0 ;
    %vpi_call 7 185 "$display", "*** MILESTONE INCOMPLETE ***" {0 0 0};
    %vpi_call 7 186 "$display", "\000" {0 0 0};
    %vpi_call 7 187 "$display", "Expected result = 196" {0 0 0};
    %vpi_call 7 188 "$display", "Got: %0d", &A<v0x5569d5eb90c0, 10> {0 0 0};
    %vpi_call 7 189 "$display", "\000" {0 0 0};
    %vpi_call 7 190 "$display", "Debug information:" {0 0 0};
    %vpi_call 7 191 "$display", "  Current PC: 0x%h", v0x5569d5ebbf20_0 {0 0 0};
    %vpi_call 7 192 "$display", "  a0 (x10) = %0d", &A<v0x5569d5eb90c0, 10> {0 0 0};
    %vpi_call 7 193 "$display", "  a1 (x11) = 0x%h (base addr)", &A<v0x5569d5eb90c0, 11> {0 0 0};
T_15.1 ;
    %vpi_call 7 196 "$display", "========================================================================" {0 0 0};
    %vpi_call 7 197 "$display", "\000" {0 0 0};
    %vpi_call 7 199 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5569d5e59140;
T_16 ;
    %delay 50000000, 0;
    %vpi_call 7 204 "$display", "\000" {0 0 0};
    %vpi_call 7 205 "$display", "ERROR: Timeout! Program did not complete in time." {0 0 0};
    %vpi_call 7 206 "$display", "Last PC: 0x%h", v0x5569d5ebbf20_0 {0 0 0};
    %vpi_call 7 207 "$display", "\000" {0 0 0};
    %vpi_call 7 208 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "../../rtl/core/custom_core_wrapper.v";
    "../../rtl/core/custom_riscv_core.v";
    "../../rtl/core/alu.v";
    "../../rtl/core/decoder.v";
    "../../rtl/core/regfile.v";
    "tb_c_memory.v";
