xpm_cdc.sv,systemverilog,xpm,../../../../../../opt/Xilinx/2025.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"
xpm_memory.sv,systemverilog,xpm,../../../../../../opt/Xilinx/2025.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../opt/Xilinx/2025.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"
axi_bram_ctrl_v4_1_rfs.vhd,vhdl,axi_bram_ctrl_v4_1_13,../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd,incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"
design_1_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd,incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_11,../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a32c/simulation/blk_mem_gen_v8_4.v,incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"
design_1_axi_bram_ctrl_0_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v,incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_17,../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"
design_1_rst_clk_wiz_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd,incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"
design_1_fetch_unit_0_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_fetch_unit_0_2/sim/design_1_fetch_unit_0_2.vhd,incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be"
glbl.v,Verilog,xil_defaultlib,glbl.v
