vendor_name = ModelSim
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula03/parte01/FullAdder.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula03/parte01/FullAdderSim.vwf
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula03/parte01/Adder4.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula03/parte01/Adder4Sim.vwf
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula03/parte01/AdderDemo.bdf
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula03/parte01/AddSub4.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula03/parte01/AddSub4Sim.vwf
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula03/parte01/db/AdderDemo.cbx.xml
design_name = addsub4
instance = comp, \sum[0]~output\, sum[0]~output, addsub4, 1
instance = comp, \sum[1]~output\, sum[1]~output, addsub4, 1
instance = comp, \sum[2]~output\, sum[2]~output, addsub4, 1
instance = comp, \sum[3]~output\, sum[3]~output, addsub4, 1
instance = comp, \cout~output\, cout~output, addsub4, 1
instance = comp, \a[0]~input\, a[0]~input, addsub4, 1
instance = comp, \b[0]~input\, b[0]~input, addsub4, 1
instance = comp, \adder|bit0|s~0\, adder|bit0|s~0, addsub4, 1
instance = comp, \sub~input\, sub~input, addsub4, 1
instance = comp, \adder|bit0|cout~0\, adder|bit0|cout~0, addsub4, 1
instance = comp, \a[1]~input\, a[1]~input, addsub4, 1
instance = comp, \b[1]~input\, b[1]~input, addsub4, 1
instance = comp, \adder|bit1|s~1\, adder|bit1|s~1, addsub4, 1
instance = comp, \adder|bit1|s~2\, adder|bit1|s~2, addsub4, 1
instance = comp, \b[2]~input\, b[2]~input, addsub4, 1
instance = comp, \s_b[2]~0\, s_b[2]~0, addsub4, 1
instance = comp, \a[2]~input\, a[2]~input, addsub4, 1
instance = comp, \adder|bit1|s~4\, adder|bit1|s~4, addsub4, 1
instance = comp, \b[3]~input\, b[3]~input, addsub4, 1
instance = comp, \s_b[3]~1\, s_b[3]~1, addsub4, 1
instance = comp, \a[3]~input\, a[3]~input, addsub4, 1
instance = comp, \adder|bit1|s~6\, adder|bit1|s~6, addsub4, 1
instance = comp, \adder|bit1|s~8\, adder|bit1|s~8, addsub4, 1
