<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>VLSI Designing - (Front-End)</h2>
</div>

# Course Report

## Name: Soniya Janjuluri

## Qualifications: 4th year B.Tech pursuing

Welcome to the course report for the VLSI Designing - (Front-End)! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                                  | Link                                    |
|----------------------------------------------|-----------------------------------------|
| Mini Projects  | [click here] (https://github.com/Soniya-Janjuluri/G9_VLSI/tree/main/Mini%20Projects/SONIYA%20JANJULURI/miniprojects) |

| Final Project: UART | [click here] (https://github.com/Soniya-Janjuluri/G9_VLSI/tree/main/Final%20Capstone%20Project/SONIYA%20JANJULURI/Major%20project) |

